Fitter report for Arcade-TimePilot84
Fri Dec 24 18:50:58 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Dec 24 18:50:57 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Arcade-TimePilot84                              ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 17,016 / 41,910 ( 41 % )                        ;
; Total registers                 ; 18821                                           ;
; Total pins                      ; 145 / 314 ( 46 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,267,058 / 5,662,720 ( 22 % )                  ;
; Total RAM Blocks                ; 181 / 553 ( 33 % )                              ;
; Total DSP Blocks                ; 49 / 112 ( 44 % )                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; On                                    ; Off                                   ;
; Final Placement Optimizations                                              ; Always                                ; Automatically                         ;
; Periphery to Core Placement and Routing Optimization                       ; On                                    ; Off                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.6%      ;
;     Processor 3            ;   4.0%      ;
;     Processor 4            ;   3.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action           ; Operation                                         ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                              ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Add1~10                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Add23~14                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; Equal33~0                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|Add5~38                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_rptr~11                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add16~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add17~38                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add18~50                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add19~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add20~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add45~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add71~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add72~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add73~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add77~14                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add80~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add81~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add90~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add91~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add92~46                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add160~49                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add161~25                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Add163~14                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~4                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~6                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN806_BDD807                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan27~8_RESYN808_BDD809                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan28~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan28~4                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan28~5                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan28~5_RESYN810_BDD811                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan35~1                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan35~7                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan35~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan35~8_RESYN836_BDD837                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan35~8_RESYN838_BDD839                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|LessThan43~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Selector60~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|Selector73~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_adrsi~0                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hacc[1]~22                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc[0]~13                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vacc~10                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_adrs~5                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc_next~11                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_vacc~12                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|off_v~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|Add0~2                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; audio_out:audio_out|i2s:i2s|bit_cnt~0                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; cnt[0]~5                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ddr_svc:ddr_svc|Add1~14                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ddr_svc:ddr_svc|state~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|Add1~33                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|Add2~34                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|Selector9~0                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|Selector14~1                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add9~21                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add10~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add12~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add13~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add13~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add14~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add15~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add15~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~1                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~1_OTERM371                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~5                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~5_OTERM369                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~9                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~9_OTERM367                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~13                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~13_OTERM365                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~17                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~17_OTERM363                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~21_OTERM359                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~21_RTM0361                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~21_RTM0361                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~25                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~25_OTERM357                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~29                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~29_OTERM355                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~33                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~33_OTERM353                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~37                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~37_OTERM351                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~41                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~41_OTERM349                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~45                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~45_OTERM347                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~49                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~49_OTERM345                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~53                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~53_OTERM343                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~57                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~57_OTERM341                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~61                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add16~61_OTERM339                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add17~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add20~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add21~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add22~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Add23~10                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState~199                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState~205                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState~208                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState~212                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~0_OTERM381                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~1_OTERM405                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal53~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal53~0_OTERM383                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal57~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal57~0_OTERM397                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal60~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal60~0_OTERM395                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsST8~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsST8~0_OTERM399                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~0_OTERM387                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~1                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~1_OTERM401                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~2                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~2_OTERM403                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Mux159~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|NextState~15                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|NextState~16                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector49~6                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector51~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector53~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector53~3                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector54~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector54~2_RTM0210                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector54~6                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector54~7                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector55~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector55~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector58~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector58~7                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector59~0                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector59~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector59~4_RTM0360                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector59~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector67~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector140~2                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector140~4                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~3                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~3_RTM0240                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~3_RTM0240                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~4                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~4_RTM0241                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~5_RTM0416                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector144~5_RTM0416                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector145~3                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector145~28                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector145~28_RTM0258                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector145~28_RTM0258                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector145~32                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector145~32_RTM0259                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector146~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector172~0                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector172~0_OTERM373                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector172~0_RTM0375                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector172~0_RTM0375                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector172~1                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector172~1_RTM0374                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector214~2                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector214~3                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector214~4                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector294~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector294~9                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector295~8                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector296~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector301~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector303~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector304~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector305~4                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector305~9                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector306~4                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector307~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector307~10                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector308~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector308~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector309~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector309~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector309~8                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector343~1                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector361~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector361~2                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector401~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Selector401~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor1                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~0                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~0_OTERM467                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~0_RTM0469                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~0_RTM0469                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~4                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor14~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor14~0_OTERM393                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr2~2                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr2~4                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr2~5                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~0_RTM0468                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~1                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~1_OTERM411                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~1_RTM0413                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~1_RTM0413                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~2                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~2_RTM0412                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~3                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~3_OTERM457                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr4~4                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr5~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr5~0_OTERM471                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40_RTM0218                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40_RTM0222                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40_RTM0244                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40_RTM0336                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_RTM0337                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_RTM0337                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1_OTERM217                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1_RTM0219                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1_RTM0219                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~2                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~2_OTERM243                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~2_RTM0245                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~2_RTM0245                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~3                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~3_OTERM221                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~3_RTM0223                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~3_RTM0223                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr41~0                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr41~0_OTERM209                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr41~0_RTM0211                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr41~0_RTM0211                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr48~0                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr48~0_OTERM225                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr48~0_RTM0227                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr48~0_RTM0227                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr48~2                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr48~2_RTM0226                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr53~0                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr139~1                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[4]~29                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[5]~0                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[5]~0_OTERM391                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM507                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM509                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM511                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM513                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM515                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM517                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~28                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~49                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~49_RTM0518                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~49_RTM0518                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~50                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~50_RTM0519                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[0]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[1]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[2]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[3]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[4]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[5]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[6]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[7]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[8]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[9]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[10]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[11]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[12]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[13]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[14]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr[15]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr_nxt~0                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|addr_nxt~1                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|aluop~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~0                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~0_OTERM377                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~0_RTM0379                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~0_RTM0379                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~1_OTERM389                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~7                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM247                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM249_OTERM639                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM249_OTERM641                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM249_OTERM643                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM249_OTERM645                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM249_OTERM647                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM249_OTERM649                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM251                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM253                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM255_OTERM651                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[2]_OTERM257                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM229                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM231                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM233_OTERM689                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM233_OTERM691                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM233_OTERM693                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM233_OTERM695                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM233_OTERM697                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM235                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM237                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM239_OTERM665                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM239_OTERM667                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM239_OTERM669                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[3]_OTERM239_OTERM671                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc_nxt~1                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc_nxt~24                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc_nxt~30_RTM0378                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc_nxt~30_RTM0378                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[1]~18                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[8]~9                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[14]~10                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[0]~54                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[0]~56                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[8]~3                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[8]~18                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|result~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|result~0_OTERM385                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[0]~52                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[15]~13                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[9]~16                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[10]~19                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[11]~10                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[11]~11                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[11]~22                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~0                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~0_OTERM415                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~0_RTM0417                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~0_RTM0417                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~2                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~5                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~6                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~8                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~9                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~24                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[14]                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[14]_OTERM523                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp_nxt~4                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[0]~79                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u_nxt~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add9~21                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add10~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add12~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add13~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add13~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add14~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add15~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add15~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~1                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~1_OTERM319                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~5                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~5_OTERM317                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~9                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~9_OTERM315                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~13                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~13_OTERM313                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~17                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~17_OTERM311                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~21_OTERM307                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~21_RTM0309                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~21_RTM0309                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~25                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~25_OTERM305                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~29                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~29_OTERM303                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~33                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~33_OTERM301                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~37                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~37_OTERM299                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~41                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~41_OTERM297                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~45                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~45_OTERM295                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~49                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~49_OTERM293                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~53                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~53_OTERM291                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~57                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~57_OTERM289                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~61                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add16~61_OTERM287                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add17~21                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add17~22                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add20~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add21~26                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add22~30                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Add23~10                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState~196                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState~206                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState~222                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState~285                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal33~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal35~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal35~0_OTERM447                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal46~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal46~0_OTERM425                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal53~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal53~0_OTERM423                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal60~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal60~0_OTERM437                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal70~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal70~0_OTERM439                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsST8~0                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsST8~0_OTERM431                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~0_OTERM419                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~1                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~1_OTERM429                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Mux61~2                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Mux100~4_RTM0616                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Mux100~4_RTM0616                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Mux100~7                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Mux100~7_RTM0617                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Mux159~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|NextState~16                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|NextState~17                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector44~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector44~6                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector45~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector45~1_RTM0490                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector46~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector46~1_RTM0206                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector46~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector47~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector47~1_RTM0202                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector47~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector48~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector49~6                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector50~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector50~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector50~10                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector51~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector51~3                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector51~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector52~0                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector53~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector53~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector53~3                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector54~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector54~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector54~8                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector55~0                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector55~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector55~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector55~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector56~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector57~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector58~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector58~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector59~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector59~1_RTM0308                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector59~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~4                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~5                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~5_RTM0682                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~5_RTM0682                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~6                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~6_RTM0683                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~6_RTM0687                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~12                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~12_RTM0686                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector67~12_RTM0686                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector68~7                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector68~7_RTM0504                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector68~7_RTM0504                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector68~8                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector68~8_RTM0505                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector140~3                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~3                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~3_RTM0663                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~9                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~9_RTM0628                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~9_RTM0628                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~10                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~10_RTM0284                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~10_RTM0284                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~10_RTM0284_RTM0629                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~11                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector144~11_RTM0285                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~2                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~4                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~30                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~30_RTM0333                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~33                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~33_RTM0332                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector145~33_RTM0332                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector172~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector186~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector294~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector294~13                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector295~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector296~1                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector296~3                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector301~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector302~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector303~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector304~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector305~1                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector305~8                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector305~11                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector306~2                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector306~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector307~10                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector308~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector308~6                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector309~2                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector309~3                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector309~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector345~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector361~1                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector366~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector401~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Selector401~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~0                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~0_OTERM427                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~1                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~1_OTERM485                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~1_RTM0487                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~1_RTM0487                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~2                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~4                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor14~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor14~0_OTERM435                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor16~0                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor16~0_RTM0452                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor16~1                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor16~1_OTERM451                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor16~1_RTM0453                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor16~1_RTM0453                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr2~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr3~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr3~0_RTM0486                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr3~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~0_OTERM465                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~1_RTM0444                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~2                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~2_OTERM443                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~2_RTM0445                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~2_RTM0445                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr4~3                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr5~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr5~0_OTERM449                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40_RTM0146                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40_RTM0150                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40_RTM0214                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40_RTM0270                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~0                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~0_OTERM269                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~0_RTM0271                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~0_RTM0271                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_OTERM149                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_RTM0151                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_RTM0151                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~2                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~2_OTERM213                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~2_RTM0215                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~2_RTM0215                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~3                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~3_OTERM145                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~3_RTM0147                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~3_RTM0147                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr41~0                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr41~0_OTERM201                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr41~0_RTM0203                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr41~0_RTM0203                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr48~2                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr53~0                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr139~1                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM673                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM675                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM677                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM679                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM681                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM685                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]_OTERM473                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]_OTERM475                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]_OTERM477                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]_OTERM479                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]_OTERM481                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]~46                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]~46_RTM0482                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]~46_RTM0482                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]~47                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]~47_RTM0483                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[0]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[1]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[2]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[3]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[4]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[5]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[6]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[7]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[8]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[9]                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[10]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[11]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[12]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[13]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[14]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr[15]                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~0                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~0_RTM0462                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~3                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~3_OTERM489                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~3_RTM0491                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~3_RTM0491                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~4                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~4_OTERM205                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~4_RTM0207                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~4_RTM0207                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~0                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~0_OTERM459                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~1                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~1_OTERM421                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM493                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM495                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM497                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM499                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM501                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM503                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM321                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM323                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM325                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM327_OTERM631                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM327_OTERM633                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM327_OTERM635                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM327_OTERM637                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM329                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[2]_OTERM331                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM273                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM275                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM277_OTERM597                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM277_OTERM599                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM277_OTERM601                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM277_OTERM603                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM277_OTERM605                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM279_OTERM607                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM279_OTERM609                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM279_OTERM611                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM279_OTERM613                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM279_OTERM615                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM281_OTERM653                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM281_OTERM655                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM281_OTERM657                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM281_OTERM659                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM281_OTERM661                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM283_OTERM619                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM283_OTERM621                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM283_OTERM623                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM283_OTERM625                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM283_OTERM627                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc_nxt~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc_nxt~1                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc_nxt~12                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[1]~18                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[14]~10                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[15]~9                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea_nxt~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[0]~54                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[0]~56                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[12]~3                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[12]~19                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|result~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|result~0_OTERM433                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[0]~48                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[5]~35                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[9]~14                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[9]~15                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[10]~19                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[11]~23                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_NEW_REG460_RTM0662                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_NEW_REG460_RTM0662                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_OTERM461                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_RTM0463                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_RTM0463                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~3                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~5                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~8                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~9                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~10                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~12                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~25                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[14]                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[14]_OTERM521                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp_nxt~3                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[0]~38                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[11]~4                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|Add2~2                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add1~54                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add4~54                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add5~30                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add6~6                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add7~49                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add7~50                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add8~49                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add8~50                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add11~54                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add13~58                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Add15~49                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|A~28                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F~20                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IncDecZ~1                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[9]~17                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[9]~18                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC~31                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC~35                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|RegDIL[0]~5                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP~20                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_ALU:alu|Add3~30                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_ALU:alu|Add5~26                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_ALU:alu|DAA_Q[1]~15                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_ALU:alu|DAA_Q[1]~16                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ~59                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ~60                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ~61                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn0|dout[0]~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn2|dout[0]~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn3|dout[0]~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn2_sound[0]~0                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn3_sound[0]~0                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~29                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~29_OTERM805                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~29_RTM074                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~29_RTM090                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~33                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~33_OTERM803                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~33_RTM078                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~33_RTM094                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~37                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~37_OTERM801                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~37_RTM082                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~37_RTM098                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~41                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~41_OTERM799                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~41_RTM086                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~41_RTM0102                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~45                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~45_OTERM797                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~45_RTM0106                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|Add1~49_OTERM795                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|Add0~10                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[0]                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[0]_OTERM767                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[0]~4                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[1]                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[1]_OTERM765                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[1]~3                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[2]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[2]~2                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[3]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|a_q[3]~1                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|freq_cnt_q[6]~2                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|lfsr_q[0]                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|lfsr_q[0]_OTERM711                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_NEW_REG84_OTERM763                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM85                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_RTM087                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_NEW_REG80_OTERM759                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM81                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_RTM083                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_NEW_REG76_OTERM755                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM77                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_RTM079                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_NEW_REG72_OTERM715                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM73                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_RTM075                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[0]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[1]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[2]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[3]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_NEW_REG104_OTERM769                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_OTERM105                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM0107                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_NEW_REG100_OTERM761                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM101                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_RTM0103                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_NEW_REG96_OTERM757                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM97                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_RTM099                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_NEW_REG92_OTERM753                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM93                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_RTM095                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_NEW_REG88_OTERM713                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM89                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_RTM091                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~17                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~17_RTM0262                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~17_RTM0566                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~29                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~29_OTERM781                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~29_RTM02                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~29_RTM034                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~33                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~33_OTERM779                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~33_RTM06                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~33_RTM038                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~37                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~37_OTERM777                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~37_RTM010                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~37_RTM042                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~41                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~41_OTERM775                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~41_RTM014                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~41_RTM046                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~45                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~45_OTERM773                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~45_RTM050                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|Add1~49_OTERM771                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|Add0~10                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[0]                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[0]_OTERM731                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[0]~4                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[1]                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[1]_OTERM729                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[1]~3                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[2]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[2]~2                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[3]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|a_q[3]~1                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|freq_cnt_q[6]~3                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|lfsr_q[0]                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|lfsr_q[0]_OTERM705                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_NEW_REG12_OTERM727                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM13                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_RTM015                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_NEW_REG8_OTERM723                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM9                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_RTM011                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_NEW_REG4_OTERM719                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM5                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_RTM07                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_NEW_REG0_OTERM709                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM1                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_RTM03                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[0]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[0]_OTERM551                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[1]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[1]_OTERM549                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[2]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[2]_OTERM543                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[3]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[3]_OTERM541                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0_OTERM261                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM0263                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM0263                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM587                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM585                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM583                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM581                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[0]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[0]_OTERM531                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[1]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[1]_OTERM529                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[2]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[2]_OTERM527                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[3]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[3]_OTERM525                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM563                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM561                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM559                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM557                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0_OTERM565                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0_RTM0567                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0_RTM0567                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[0]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[1]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[2]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[3]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_NEW_REG48_OTERM733                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_OTERM49                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM051                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_NEW_REG44_OTERM725                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM45                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_RTM047                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_NEW_REG40_OTERM721                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM41                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_RTM043                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_NEW_REG36_OTERM717                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM37                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_RTM039                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_NEW_REG32_OTERM707                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM33                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_RTM035                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~17                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~17_RTM0266                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~17_RTM0578                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~29                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~29_OTERM793                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~29_RTM018                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~29_RTM054                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~33                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~33_OTERM791                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~33_RTM022                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~33_RTM058                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~37                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~37_OTERM789                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~37_RTM026                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~37_RTM062                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~41                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~41_OTERM787                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~41_RTM030                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~41_RTM066                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~45                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~45_OTERM785                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~45_RTM070                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|Add0~10                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[0]                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[0]_OTERM749                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[0]~4                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[1]                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[1]_OTERM747                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[1]~3                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[2]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[2]~2                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[3]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|a_q[3]~1                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|freq_cnt_q[6]~3                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|lfsr_q[0]                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|lfsr_q[0]_OTERM699                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_NEW_REG28_OTERM745                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM29                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux1~0_RTM031                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_NEW_REG24_OTERM741                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM25                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux2~0_RTM027                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_NEW_REG20_OTERM737                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM21                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux3~0_RTM023                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_NEW_REG16_OTERM703                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM17                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b|Mux4~0_RTM019                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[0]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[0]_OTERM555                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[1]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[1]_OTERM553                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[2]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[2]_OTERM547                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[3]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[3]_OTERM545                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0_OTERM265                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM0267                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM0267                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM595                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM593                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM591                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM589                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[0]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[0]_OTERM539                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[1]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[1]_OTERM537                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[2]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[2]_OTERM535                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[3]                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[3]_OTERM533                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM575                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM573                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM571                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM569                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0_OTERM577                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0_RTM0579                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b|product_o[3]~0_RTM0579                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[0]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[0]~4                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[1]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[1]~3                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[2]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[2]~2                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[3]                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|a_q[3]~1                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_NEW_REG68_OTERM751                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_OTERM69                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux0~0_RTM071                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_NEW_REG64_OTERM743                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_OTERM65                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux1~0_RTM067                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_NEW_REG60_OTERM739                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_OTERM61                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux2~0_RTM063                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_NEW_REG56_OTERM735                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_OTERM57                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux3~0_RTM059                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_NEW_REG52_OTERM701                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_OTERM53                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b|Mux4~0_RTM055                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add1~29                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add2~21                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add3~25                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Add3~26                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal2~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal3~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal4~2                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal5~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add0~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add1~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add2~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add3~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add4~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Add5~34                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~49                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~52                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~55                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~58                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~60                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|mul24x3~62                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan0~1                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|LessThan1~1                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i~1                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i~5                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Add1~49                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Add5~74                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Add7~6                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Add9~66                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Add13~17                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Add13~18                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Selector295~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|Selector426~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|data_addr~16                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|ram_addr~11                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hiscore:hi|wait_timer~17                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add4~34                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Add10~10                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|Selector214~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt~10                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|Add7~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr~1                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~1_OTERM199                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~5                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM197                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~9_OTERM195                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~13                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~13_OTERM193                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~17                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~17_OTERM191                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~21                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~21_OTERM189                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~25                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~25_OTERM187                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~29                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM185                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~33                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM183                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~37                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~37_OTERM181                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~41                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM179                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~45                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM177                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~49                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM175                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~53_OTERM173                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~57                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~57_OTERM171                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~61                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~61_OTERM169                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~65                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~65_OTERM167                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~69                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~69_OTERM165                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~73                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~73_OTERM163                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~77                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~77_OTERM161                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~81                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~81_OTERM159                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~85                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~85_OTERM157                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_NEW_REG152_RTM0154                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_OTERM153                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM0155                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~89_RTM0155                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add2~90                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add17~2                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add18~0                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add18~3                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add19~17                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add20~50                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add22~26                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Add24~34                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~2                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal9~7                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~6                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~7                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~10                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~11                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~11_RESYN818_BDD819                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal10~11_RESYN820_BDD821                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~0                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~1                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~1_RESYN812_BDD813                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~2                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~3                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~3_RESYN814_BDD815                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~5                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|Equal12~5_RESYN816_BDD817                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|ShiftRight0~0                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|always3~4                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|always3~5                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|always3~7                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|always3~7_RESYN826_BDD827                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|always3~7_RESYN828_BDD829                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[0]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[1]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[2]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[3]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[4]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[5]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[6]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[7]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[8]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[9]                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[10]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[11]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[12]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[13]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[14]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[15]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[16]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[17]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[18]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[19]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[20]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cnt[21]                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_osd_start~8                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~0                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~5                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~5_RESYN832_BDD833                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~8                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_hcnt2~8_RESYN834_BDD835                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_vcnt~14                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]~1_RESYN822_BDD823                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]~1_RESYN824_BDD825                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixsz~0                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixsz~0_RESYN830_BDD831                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|v_cnt~4                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add17~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add19~53                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add20~54                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add22~10                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Add24~86                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|Equal12~2                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_osd_start~3                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|osd_hcnt2~2                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|osd_vcnt~35                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|v_cnt~3                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77                                      ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~117                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~121                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~122                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~125                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~127                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~129                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~130                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~131                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~132                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~134                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~135                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~36                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~210                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~237                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~321                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~345                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~349                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~374                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~375                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~400                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~401                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~402                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~403                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~404                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~429                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~430                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~431                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~432                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~457                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~10               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~2 ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add6~50                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add10~33                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Add21~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Equal5~7                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|LessThan5~5                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|Selector39~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac~12                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add1~6                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add2~2                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Add3~14                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux7~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux15~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; scanlines:HDMI_scanlines|Mux23~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add1~29                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|Add2~18                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~9                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~36_RTM0143                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM0142                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|Add12~39_RTM0142                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_comb_bita0~COUT                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~0                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM111                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[4]_OTERM113                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[5]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM131                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM133                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM139                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[6]_OTERM141                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[7]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM127                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM129                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[8]_OTERM137                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[9]                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM109                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM115                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM117                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM125                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM135                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[11]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM119                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[12]_OTERM121                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[13]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[14]_OTERM123                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[15]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[16]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[17]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[18]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[19]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[20]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[21]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[22]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[23]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add155~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add156~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add153~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add154~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add111~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add110~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add109~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[0]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[0]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[1]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[1]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[2]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[2]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[3]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[4]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[4]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[5]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[5]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[5]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[6]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[6]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[6]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[7]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[7]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[7]~SCLR_LUT                                                                                                                                                                    ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[8]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[8]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[9]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[9]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[10]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[10]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[11]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[11]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[12]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[12]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AY               ;                       ;
; ascal:ascal|o_stride[13]                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_stride[13]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a0                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a1                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a2                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a3                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a4                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a5                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a6                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a7                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a8                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a9                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a10                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a11                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a12                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a13                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a14                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a15                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a16                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a17                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a18                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a19                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a20                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a21                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a22                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a23                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a24                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a25                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a26                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a27                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a28                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a29                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a30                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a31                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a32                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a33                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a34                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ram_block1a35                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add211~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add212~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add209~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add210~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add167~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add166~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add165~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[8]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[0]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[9]                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[1]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[10]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[2]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[11]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[3]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[12]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[4]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[13]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[5]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[14]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[6]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[15]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[7]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[8]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[0]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[9]                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[1]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[10]                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[2]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[11]                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[3]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[12]                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[4]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[13]                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[5]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[14]                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[6]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_code[15]                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|q_b[7]                                                               ; PORTBDATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tilemap_Dshift[0]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|q_a[0]                                   ; PORTADATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tilemap_Dshift[1]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|q_a[1]                                   ; PORTADATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tilemap_Dshift[2]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|q_a[2]                                   ; PORTADATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tilemap_Dshift[3]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|q_a[3]                                   ; PORTADATAOUT     ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[0]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[0]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[0]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[1]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[1]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[1]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[1]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[2]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[2]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[2]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[2]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[3]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[3]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[3]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[3]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[4]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[4]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[4]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[4]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[5]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[5]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[5]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[5]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[6]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[6]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[6]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[6]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[7]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[7]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[7]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[7]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[8]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[8]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[8]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[8]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[9]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[9]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[9]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[9]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[10]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[10]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[10]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[10]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[11]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[11]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[11]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[11]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[12]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[12]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[12]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[12]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[13]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[13]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[13]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[13]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[14]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[14]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[14]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[14]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[15]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[15]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[15]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[15]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[0]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[0]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[1]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[1]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[2]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[2]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[3]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[3]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[4]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[4]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[5]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[5]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[6]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[6]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[7]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[7]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[8]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[8]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[9]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[9]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[10]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[10]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[11]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[11]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[12]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[12]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[13]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[13]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[14]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[14]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[15]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x1[15]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[0]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[0]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[0]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[0]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[1]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[1]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[1]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[1]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[2]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[2]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[2]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[2]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[3]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[3]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[3]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[3]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[4]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[4]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[4]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[4]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[5]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[5]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[5]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[5]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[6]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[6]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[6]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[6]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[7]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[7]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[7]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[7]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[8]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[8]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[8]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[8]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[9]                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[9]                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[9]~_Duplicate_1                                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[9]~SCLR_LUT                                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[10]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[10]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[10]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[10]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[11]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[11]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[11]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[11]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[12]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[12]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[12]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[12]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[13]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[13]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[13]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[13]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[14]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[14]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[14]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[14]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[15]                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[15]                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[15]~_Duplicate_1                                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|y0[15]~SCLR_LUT                                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[0]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[0]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[0]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[1]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[1]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[1]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[1]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[2]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[2]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[2]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[2]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[3]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[3]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[3]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[3]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[4]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[4]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[4]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[4]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[5]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[5]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[5]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[5]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[6]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[6]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[6]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[6]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[7]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[7]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[7]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[7]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[8]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[8]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[8]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[8]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[9]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[9]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[9]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[9]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[10]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[10]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[10]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[10]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[11]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[11]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[11]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[11]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[12]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[12]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[12]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[12]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[13]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[13]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[13]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[13]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[14]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[14]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[14]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[14]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[15]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[15]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[15]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x0[15]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[0]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[0]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[1]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[1]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[2]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[2]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[3]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[3]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[4]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[4]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[5]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[5]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[6]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[6]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[7]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[7]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[8]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[8]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[9]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[9]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[10]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[10]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[11]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[11]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[12]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[12]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[13]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[13]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[14]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[14]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[15]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[15]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[0]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[0]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[0]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[0]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[1]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[1]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[1]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[1]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[2]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[2]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[2]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[2]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[3]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[3]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[3]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[3]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[4]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[4]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[4]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[4]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[5]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[5]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[5]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[5]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[6]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[6]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[6]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[6]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[7]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[7]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[7]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[7]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[8]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[8]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[8]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[8]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[9]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[9]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[9]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[9]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[10]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[10]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[10]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[10]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[11]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[11]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[11]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[11]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[12]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[12]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[12]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[12]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[13]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[13]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[13]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[13]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[14]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[14]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[14]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[14]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[15]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[15]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[15]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|y0[15]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[0]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[0]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[0]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[1]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[1]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[1]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[1]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[2]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[2]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[2]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[2]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[3]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[3]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[3]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[3]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[4]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[4]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[4]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[4]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[5]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[5]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[5]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[5]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[6]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[6]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[6]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[6]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[7]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[7]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[7]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[7]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[8]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[8]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[8]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[8]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[9]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[9]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[9]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[9]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[10]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[10]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[10]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[10]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[11]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[11]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[11]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[11]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[12]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[12]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[12]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[12]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[13]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[13]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[13]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[13]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[14]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[14]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[14]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[14]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[15]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[15]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[15]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x0[15]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[0]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[0]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[1]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[1]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[2]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[2]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[3]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[3]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[4]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[4]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[5]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[5]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[6]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[6]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[7]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[7]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[8]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[8]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[9]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[9]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[10]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[10]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[11]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[11]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[12]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[12]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[13]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[13]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[14]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[14]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[15]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8                                                                                        ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[15]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[0]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[0]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[0]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[0]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[1]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[1]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[1]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[1]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[2]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[2]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[2]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[2]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[3]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[3]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[3]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[3]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[4]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[4]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[4]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[4]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[5]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[5]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[5]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[5]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[6]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[6]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[6]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[6]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[7]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[7]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[7]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[7]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[8]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[8]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[8]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[8]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[9]                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[9]                                                                                     ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[9]~_Duplicate_1                                                                            ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[9]~SCLR_LUT                                                                            ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[10]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[10]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[10]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[10]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[11]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[11]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[11]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[11]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[12]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[12]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[12]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[12]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[13]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[13]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[13]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[13]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[14]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[14]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[14]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[14]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[15]                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac                                                                                     ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[15]                                                                                    ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[15]~_Duplicate_1                                                                           ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|y0[15]~SCLR_LUT                                                                           ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[0]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[0]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[0]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[1]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[1]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[1]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[1]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[2]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[2]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[2]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[2]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[3]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[3]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[3]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[3]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[4]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[4]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[4]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[4]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[5]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[5]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[5]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[5]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[6]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[6]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[6]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[6]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[7]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[7]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[7]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[7]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[8]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[8]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[8]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[8]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[9]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[9]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[9]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[9]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[10]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[10]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[10]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[10]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[11]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[11]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[11]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[11]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[12]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[12]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[12]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[12]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[13]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[13]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[13]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[13]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[14]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[14]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[14]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[14]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[15]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[15]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[15]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x0[15]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[0]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[0]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[1]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[1]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[2]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[2]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[3]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[3]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[4]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[4]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[5]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[5]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[6]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[6]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[7]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[7]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[8]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[8]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[9]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[9]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[10]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[10]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[11]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[11]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[12]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[12]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[13]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[13]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[14]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[14]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[15]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[15]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[0]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[0]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[0]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[0]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[1]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[1]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[1]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[1]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[2]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[2]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[2]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[2]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[3]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[3]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[3]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[3]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[4]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[4]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[4]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[4]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[5]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[5]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[5]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[5]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[6]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[6]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[6]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[6]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[7]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[7]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[7]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[7]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[8]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[8]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[8]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[8]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[9]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[9]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[9]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[9]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[10]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[10]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[10]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[10]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[11]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[11]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[11]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[11]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[12]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[12]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[12]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[12]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[13]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[13]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[13]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[13]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[14]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[14]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[14]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[14]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[15]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[15]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[15]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|y0[15]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[0]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[0]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[0]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[1]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[1]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[1]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[1]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[2]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[2]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[2]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[2]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[3]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[3]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[3]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[3]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[4]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[4]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[4]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[4]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[5]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[5]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[5]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[5]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[6]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[6]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[6]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[6]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[7]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[7]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[7]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[7]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[8]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[8]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[8]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[8]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[9]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[9]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[9]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[9]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[10]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[10]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[10]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[10]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[11]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[11]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[11]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[11]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[12]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[12]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[12]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[12]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[13]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[13]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[13]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[13]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[14]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[14]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[14]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[14]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[15]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[15]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[15]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x0[15]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[0]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[0]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[1]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[1]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[2]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[2]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[3]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[3]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[4]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[4]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[5]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[5]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[6]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[6]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[7]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[7]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[8]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[8]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[9]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[9]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[10]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[10]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[11]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[11]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[12]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[12]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[13]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[13]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[14]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[14]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[15]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8                                                                                              ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|x1[15]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[0]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[0]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[0]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[0]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[1]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[1]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[1]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[1]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[2]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[2]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[2]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[2]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[3]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[3]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[3]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[3]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[4]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[4]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[4]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[4]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[5]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[5]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[5]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[5]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[6]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[6]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[6]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[6]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[7]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[7]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[7]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[7]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[8]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[8]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[8]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[8]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[9]                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[9]                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[9]~_Duplicate_1                                                                                  ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[9]~SCLR_LUT                                                                                  ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[10]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[10]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[10]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[10]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[11]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[11]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[11]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[11]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[12]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[12]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[12]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[12]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[13]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[13]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[13]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[13]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[14]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[14]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[14]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[14]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[15]                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac                                                                                           ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[15]                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[15]~_Duplicate_1                                                                                 ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[15]~SCLR_LUT                                                                                 ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[0]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[0]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[0]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[0]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[1]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[1]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[1]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[1]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[2]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[2]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[2]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[2]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[3]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[3]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[3]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[3]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[4]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[4]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[4]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[4]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[5]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[5]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[5]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[5]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[6]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[6]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[6]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[6]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[7]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[7]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[7]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[7]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[8]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[8]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[8]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[8]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[9]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[9]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[9]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[9]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[10]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[10]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[10]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[10]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[11]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[11]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[11]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[11]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[12]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[12]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[12]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[12]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[13]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[13]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[13]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[13]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[14]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[14]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[14]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[14]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[15]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; BX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[15]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[15]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x0[15]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[0]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[0]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[1]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[1]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[2]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[2]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[3]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[3]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[4]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[4]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[5]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[5]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[6]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[6]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[7]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[7]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[8]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[8]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[9]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[9]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[10]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[10]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[11]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[11]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[12]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[12]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[13]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[13]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[14]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[14]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[15]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8                                                                                      ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[15]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[0]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[0]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[0]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[0]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[1]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[1]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[1]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[1]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[2]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[2]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[2]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[2]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[3]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[3]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[3]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[3]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[4]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[4]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[4]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[4]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[5]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[5]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[5]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[5]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[6]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[6]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[6]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[6]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[7]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[7]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[7]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[7]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[8]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[8]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[8]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[8]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[9]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[9]                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[9]~_Duplicate_1                                                                          ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[9]~SCLR_LUT                                                                          ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[10]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[10]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[10]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[10]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[11]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[11]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[11]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[11]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[12]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[12]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[12]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[12]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[13]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[13]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[13]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[13]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[14]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[14]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[14]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[14]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[15]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac                                                                                   ; AX               ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[15]                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization             ; Q         ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[15]~_Duplicate_1                                                                         ; Q                ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|y0[15]~SCLR_LUT                                                                         ; Created          ; Register Packing                                  ; Timing optimization             ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                       ; I                ;                       ;
; FB_FMT[1]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; FB_FMT[1]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; HSET[8]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; HSET[8]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; LFB_BASE[18]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[18]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; LFB_BASE[25]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; LFB_BASE[25]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; VSET[3]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; VSET[3]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; acx_att[0]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; acx_att[0]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; acx_att[1]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; acx_att[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; acx_att[4]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; acx_att[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; alsa:alsa|acc[22]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[22]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|buf_len[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_len[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; alsa:alsa|buf_len[18]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[14]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[14]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|buf_wptr[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|buf_wptr[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[18]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|data2[2]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[10]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[10]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[22]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[22]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[31]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[31]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[32]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[32]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[33]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[33]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[34]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[34]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[38]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[38]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[44]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[44]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[48]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[48]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[57]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[57]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[58]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[58]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[3]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[4]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[4]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[5]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[5]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|avl_address[0]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_address[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|i_acpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_adrsi[13]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[21]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_de_delay[0]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_de_delay[3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_de_delay[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[4]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divcpt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divcpt[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_hacc[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hacc[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hbcpt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hbcpt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hcpt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hmax[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hmax[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hsize[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hsize[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hsize[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hsize[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_lrad[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lrad[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_lwad[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_shift[38]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[38]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_v_frac[11]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_v_frac[11]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vcpt[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vcpt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vcpt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vcpt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vcpt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vmax[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vmax[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vsize[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vsize[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vsize[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vsize[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wdelay[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_acpt4[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt4[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_acpt4[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt4[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_acpt4[3]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt4[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_adrsb                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_adrsb~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_copyv[8]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_copyv[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_dcpt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_dcptv[1][1]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_divcpt[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divcpt[1]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divcpt[2]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_dshi[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dshi[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dshi[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dshi[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_hbcpt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_ibuf0[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ibuf0[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_ibuf0[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ibuf0[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_obuf0[0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_obuf0[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_obuf0[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_obuf0[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_pshift[0]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_pshift[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[141]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[141]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_state.sHSYNC                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sHSYNC~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_l|a3[5]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_l|a3[5]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[13]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[13]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; audio_out:audio_out|aud_mix_top:audmix_r|a3[14]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|aud_mix_top:audmix_r|a3[14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; audio_out:audio_out|cl2[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|cl2[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[4]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[5]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[5]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|spdif_out_q                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|spdif_out_q~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[7]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|subframe_count_q[7]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; cfg_custom_p2[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[8]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[8]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; cfg_custom_p2[14]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[14]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; cfg_custom_p2[16]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_custom_p2[16]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; cnt[3]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cnt[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[13]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[13]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_hdmi|h_cnt[15]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[15]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_vga|h_cnt[9]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[9]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_vga|h_cnt[10]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[10]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; custd2                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; custd2~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; deb_user[5]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_user[5]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; div[4]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[16]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[16]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|div[0]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|div[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|div[1]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|div[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|div[2]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|div[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[0]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[4]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[5]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[5]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[6]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[1]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[3]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[4]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[4]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[5]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[5]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[6]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[8]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|v_cnt[8]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|vblk                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|vblk~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_l[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_l[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_l[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_l[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_l[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_l[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_l[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_l[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_l[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_l[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_l[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_l[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_ALU16_LO                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_ALU16_LO~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_BRA_DONTCARE                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_BRA_DONTCARE~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_FETCH_I1                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_FETCH_I1~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_FETCH_I2                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_FETCH_I2~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_INDIRECT_LO                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_INDIRECT_LO~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_IRQ_VECTOR_HI                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_IRQ_VECTOR_HI~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_LBRA_DONTCARE2                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_LBRA_DONTCARE2~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_PUL_ACTION                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_PUL_ACTION~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_RESET0                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_RESET0~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_RTS_LO                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_RTS_LO~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~1_OTERM405                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~1_OTERM405DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IRQLatched                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IRQLatched~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[6]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[7]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst2[4]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst2[4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst2[6]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst2[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsST8~0_OTERM399                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsST8~0_OTERM399DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~0_OTERM387                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~0_OTERM387DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~0_OTERM467                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideNor4~0_OTERM467DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~3_OTERM221                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~3_OTERM221DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr41~0_OTERM209                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr41~0_OTERM209DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~0_OTERM377                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~0_OTERM377DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~1_OTERM389                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|always3~1_OTERM389DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|b[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|b[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|b[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|b[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[4]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[5]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|cc[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[3]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[4]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[5]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[6]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[7]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[8]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[9]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[11]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[1]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[6]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[7]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|pc[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[8]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[9]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[9]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[11]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[11]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[12]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[15]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|s[15]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[3]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~0_OTERM415                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[12]~0_OTERM415DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[13]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|tmp[13]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[10]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[10]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[12]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[13]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[15]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|u[15]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|x[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|x[8]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[7]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[9]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[9]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[12]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[14]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[14]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_ALU_EA                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_ALU_EA~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_ALU_WRITEBACK                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_ALU_WRITEBACK~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_CWAI_POST                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_CWAI_POST~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_IDX_DOFF_DONTCARE1                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_IDX_DOFF_DONTCARE1~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_IDX_DOFF_DONTCARE2                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_IDX_DOFF_DONTCARE2~DUPLICATE                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_INDIRECT_DONTCARE                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_INDIRECT_DONTCARE~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_INDIRECT_LO                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_INDIRECT_LO~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_IRQ_VECTOR_LO                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_IRQ_VECTOR_LO~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_PSH_ACTION                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_PSH_ACTION~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_PUL_ACTION                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_PUL_ACTION~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_RTS_HI                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_RTS_HI~DUPLICATE                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal35~0_OTERM447                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal35~0_OTERM447DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal60~0_OTERM437                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Equal60~0_OTERM437DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|HALTLatched                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|HALTLatched~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IRQLatched                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IRQLatched~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[2]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[5]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[6]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[7]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst1[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|InstPage2                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|InstPage2~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsST8~0_OTERM431                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsST8~0_OTERM431DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~0_OTERM419                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~0_OTERM419DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~1_OTERM429                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|IsStore16~1_OTERM429DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~0_OTERM427                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor4~0_OTERM427DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor14~0_OTERM435                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideNor14~0_OTERM435DUPLICATE                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr5~0_OTERM449                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr5~0_OTERM449DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~0_OTERM269                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~0_OTERM269DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_OTERM149                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_OTERM149DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~2_OTERM213                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~2_OTERM213DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~3_OTERM145                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~3_OTERM145DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~3_OTERM489                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|addr_nxt~3_OTERM489DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~0_OTERM459                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~0_OTERM459DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~1_OTERM421                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|always3~1_OTERM421DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM495                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM495~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[4]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[5]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[6]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[6]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[7]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[5]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[7]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[8]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[10]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[3]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[4]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[5]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[7]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[7]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[8]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[9]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[10]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[10]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[11]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[11]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[12]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[12]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[13]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[13]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[14]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[14]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[15]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|pc[15]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|result~0_OTERM433                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|result~0_OTERM433DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[8]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[10]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[10]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[11]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[11]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[12]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[13]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[14]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[14]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[15]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|s[15]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[3]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[5]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[5]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[11]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[11]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_OTERM461                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[12]~0_OTERM461DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[13]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[13]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[14]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[14]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[15]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[15]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[4]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[5]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[5]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[7]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[8]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[8]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[10]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[10]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[12]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[12]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[13]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[15]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|u[15]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[3]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[13]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[14]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[14]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[2]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[6]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[6]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[7]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[7]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[9]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[9]~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[13]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[13]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|n_div[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|n_div[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lbuff0_clr                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lbuff0_clr~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lbuff1_ld                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lbuff1_ld~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[5]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_attrib[5]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|vcnt_lat[7]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|vcnt_lat[7]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|BusB[1]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|BusB[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[6]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|ISet[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|ISet[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|ISet[1]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|ISet[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[7]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|I[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IntCycle                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IntCycle~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[0]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[2]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[11]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[11]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[3]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[5]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[5]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Read_To_Reg_r[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Read_To_Reg_r[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Read_To_Reg_r[3]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Read_To_Reg_r[3]~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[4]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[11]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[11]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[1][2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[1][2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[2][4]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[2][4]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[0][6]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[0][6]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[1][0]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[1][0]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][0]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][0]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][4]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][4]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][5]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][5]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][6]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][6]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[6][2]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[6][2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[7][6]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[7][6]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[0]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[2]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|XY_State[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|XY_State[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_clock_div:clock_div_b|cnt_q[2]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_clock_div:clock_div_b|cnt_q[2]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_latch_ctrl:latch_ctrl_b|reg_q[2]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_latch_ctrl:latch_ctrl_b|reg_q[2]~DUPLICATE                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_latch_ctrl:latch_ctrl_b|we_q                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_latch_ctrl:latch_ctrl_b|we_q~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|nf_q[1]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|nf_q[1]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|a_q[1]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|a_q[1]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|f_q[2]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|f_q[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|f_q[8]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|f_q[8]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|f_q[6]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|f_q[6]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_clock_div:clock_div_b|cnt_q[1]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_clock_div:clock_div_b|cnt_q[1]~DUPLICATE                                                                                 ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_latch_ctrl:latch_ctrl_b|we_q                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_latch_ctrl:latch_ctrl_b|we_q~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|f_q[6]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|f_q[6]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[5]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[5]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[6]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[6]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[9]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[9]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|f_q[2]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|f_q[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|f_q[4]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|f_q[4]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]~DUPLICATE                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[2]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[2]~DUPLICATE                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|nf_q[0]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|nf_q[0]~DUPLICATE                                                                                          ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|f_q[4]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|f_q[4]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|f_q[5]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|f_q[5]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|f_q[2]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|f_q[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|f_q[4]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|f_q[4]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|f_q[8]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|f_q[8]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn_D[7]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn_D[7]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|timer[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|timer[0]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|timer[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|timer[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[9]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[10]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[12]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[14]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[14]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[17]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[22]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[25]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[25]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[30]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|cnt[30]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[7]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[7]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[9]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[11]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[11]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[17]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[17]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[27]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|cnt[27]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_B[2]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_B[2]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_G[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_G[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_R[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_R[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|old_vs                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|old_vs~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|Result[4]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[6]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[6]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[12]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[12]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[13]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[13]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[15]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[15]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[18]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[18]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[3]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[3]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[6]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[6]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[7]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[7]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[10]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[22]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[22]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[2]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[2]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[3]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[3]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[6]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[6]~DUPLICATE                                                                                         ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[5]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[5]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[14]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[16]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[16]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[22]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[1]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[8]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[8]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[16]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[16]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[17]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[17]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[1]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[2]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[2]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[8]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[8]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[14]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[14]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[22]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[22]~DUPLICATE                                                                                       ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[4]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|op[4]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[9]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[9]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[10]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[11]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next0[11]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[7]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[7]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[10]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[18]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[18]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[19]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[19]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[20]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[20]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[23]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[23]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[1]~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[15]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[15]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[18]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[18]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[0]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[3]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[5]                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[5]~DUPLICATE                                                                                                ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[6]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[6]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[7]                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[7]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[2]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[10]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[10]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[18]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[18]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[19]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[19]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[24]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[24]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[29]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[29]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[30]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hcnt[30]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[9]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[9]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[27]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[27]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[28]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[28]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[29]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[29]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|hiscore:hi|CHANGEMASK[3]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|CHANGEMASK[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hiscore:hi|CHANGEMASK[6]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|CHANGEMASK[6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hiscore:hi|CHECK_HOLD[4]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|CHECK_HOLD[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hiscore:hi|CHECK_HOLD[5]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|CHECK_HOLD[5]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hiscore:hi|CHECK_HOLD[6]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|CHECK_HOLD[6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hiscore:hi|CHECK_HOLD[10]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|CHECK_HOLD[10]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hiscore:hi|last_data_from_hps2[4]                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|last_data_from_hps2[4]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; emu:emu|hiscore:hi|last_data_from_hps[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hiscore:hi|last_data_from_hps[0]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[0]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[8]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[8]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[16]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[16]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[20]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[20]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.addr[22]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.addr[22]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cmd[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|fio_block.cmd[1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|fio_block.cmd[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[0]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[2]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[15]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_addr[15]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_download                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_download~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[0]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[1]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ioctl_index[2]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ioctl_index[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[1]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[1]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[2]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[3]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[5]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[5]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key[6]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key[6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_key_raw[6]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_key_raw[6]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[4]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[12]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[12]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[13]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[13]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[16]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[16]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[2]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[3]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[18]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[26]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[28]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[29]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[6]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[8]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[8]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[19]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[21]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[23]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[24]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[26]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[27]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[27]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[28]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[22]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[0]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[9]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[9]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[30]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[30]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[4]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[4]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[19]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[19]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[5]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~reg1                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[8]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[10]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[10]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[12]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[20]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[21]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~reg1                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[23]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[26]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[28]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|is_set3[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|is_set3[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|bwidth[5]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|bwidth[5]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[3]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[3]~reg1                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[3]~reg1DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[4]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[10]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[10]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|hcnt[10]~reg1                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|hcnt[10]~reg1DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[15]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[15]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[18]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[18]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|next_addr[21]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|next_addr[21]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|ram_addr[17]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|ram_addr[17]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|ram_addr[18]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|ram_addr[18]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|ram_wr                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|ram_wr~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|vcnt[2]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|vcnt[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|vcnt[9]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|vcnt[9]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; emu:emu|screen_rotate:screen_rotate|vcnt[11]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|screen_rotate:screen_rotate|vcnt[11]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; has_cmd                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; has_cmd~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|old_clk                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|old_clk~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[1]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[3]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|state.00                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|state.00~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; osd:hdmi_osd|Add2~5_OTERM197                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~5_OTERM197DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; osd:hdmi_osd|Add2~29_OTERM185                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~29_OTERM185DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~33_OTERM183                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~33_OTERM183DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~41_OTERM179                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~41_OTERM179DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~45_OTERM177                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~45_OTERM177DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|Add2~49_OTERM175                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|Add2~49_OTERM175DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; osd:hdmi_osd|bcnt[1]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[2]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[1]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[3]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[7]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[10]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[10]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[15]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[16]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[19]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[21]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[22]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[22]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|infoh[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoh[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoy[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoy[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|osd_mux                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|osd_mux~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|pixcnt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[15]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|bcnt[6]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[6]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[9]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[9]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|bcnt[10]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[10]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[8]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[8]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|hs_out                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|hs_out~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|infow[4]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infow[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|infow[6]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|infow[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|old_strobe                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|old_strobe~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|pixcnt[9]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[11]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|pixcnt[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[18]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|rot[1]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|rot[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE ;                  ;                       ;
; scanlines:VGA_scanlines|vs1                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:VGA_scanlines|vs1~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; state[0]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; state[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_h|cnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[4]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[12]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[18]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[22]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[1]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[2]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[9]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[14]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[19]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[22]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[22]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[29]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[29]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[30]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[30]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[31]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[2]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[3]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[11]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[11]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[13]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[13]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[17]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[17]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|add[21]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|map[4]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|map[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[4]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[7]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[9]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[9]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[12]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sys_umuldiv:ar_muldiv|sys_umul:umul|result[17]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23]~DUPLICATE                                                                                                     ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|state_write~DUPLICATE                                                                                                           ;                  ;                       ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminating~DUPLICATE                                                                                                     ;                  ;                       ;
; sysmem_lite:sysmem|timeout[7]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[7]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sysmem_lite:sysmem|timeout[9]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[9]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; sysmem_lite:sysmem|timeout[12]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[12]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[13]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[13]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[15]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[15]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; sysmem_lite:sysmem|timeout[23]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[23]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vcnt[1]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vcnt[2]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[2]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vcnt[7]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[7]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vcnt[9]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[9]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vcnt[12]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[12]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|din1[3]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|din1[3]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|din1[11]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|din1[11]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|din1[18]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|din1[18]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pb_2[15]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pb_2[15]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pr_2[12]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pr_2[12]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|pr_2[14]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|pr_2[14]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; vga_out:vga_out|y_1b[5]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_1b[5]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|y_2[10]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_2[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_out|y_2[11]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_out|y_2[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; vga_out:vga_scaler_out|pb_1g[5]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pb_1g[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[14]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pb_2[14]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_scaler_out|pb_2[15]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pb_2[15]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; vga_out:vga_scaler_out|pr_1g[10]_OTERM109                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pr_1g[10]_OTERM109~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; vga_out:vga_scaler_out|pr_2[14]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vga_out:vga_scaler_out|pr_2[14]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Input Register                   ; sys_top        ;              ; SDRAM_DQ[*]                                ; ON              ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Fast Output Register                  ; sys_top        ;              ; SDRAM_*                                    ; ON              ; QSF Assignment                 ;
; Fast Output Enable Register           ; sys_top        ;              ; SDRAM_DQ[*]                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 43536 ) ; 0.00 % ( 0 / 43536 )       ; 0.00 % ( 0 / 43536 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 43536 ) ; 0.00 % ( 0 / 43536 )       ; 0.00 % ( 0 / 43536 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 43490 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 46 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/output_files/Arcade-TimePilot84.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17,016 / 41,910       ; 41 %  ;
; ALMs needed [=A-B+C]                                        ; 17,016                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 19,016 / 41,910       ; 45 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,481                 ;       ;
;         [b] ALMs used for LUT logic                         ; 10,148                ;       ;
;         [c] ALMs used for registers                         ; 4,387                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,670 / 41,910        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 670 / 41,910          ; 2 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 523                   ;       ;
;         [c] Due to LAB input limits                         ; 147                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,515 / 4,191         ; 60 %  ;
;     -- Logic LABs                                           ; 2,515                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 23,758                ;       ;
;     -- 7 input functions                                    ; 330                   ;       ;
;     -- 6 input functions                                    ; 5,747                 ;       ;
;     -- 5 input functions                                    ; 3,566                 ;       ;
;     -- 4 input functions                                    ; 4,237                 ;       ;
;     -- <=3 input functions                                  ; 9,878                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 5,634                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 18,792                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 17,735 / 83,820       ; 21 %  ;
;         -- Secondary logic registers                        ; 1,057 / 83,820        ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 18,064                ;       ;
;         -- Routing optimization registers                   ; 728                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 29                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 181 / 553             ; 33 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,267,058 / 5,662,720 ; 22 %  ;
; Total block memory implementation bits                      ; 1,853,440 / 5,662,720 ; 33 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 49 / 112              ; 44 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 9                     ;       ;
;     -- Global clocks                                        ; 8 / 16                ; 50 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 16.1% / 16.5% / 14.8% ;       ;
; Peak interconnect usage (total/H/V)                         ; 41.3% / 42.9% / 36.2% ;       ;
; Maximum fan-out                                             ; 13072                 ;       ;
; Highest non-global fan-out                                  ; 1697                  ;       ;
; Total fan-out                                               ; 173714                ;       ;
; Average fan-out                                             ; 3.56                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17016 / 41910 ( 41 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 17016                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 19016 / 41910 ( 45 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4481                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 10148                  ; 0                              ;
;         [c] ALMs used for registers                         ; 4387                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2670 / 41910 ( 6 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 670 / 41910 ( 2 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 523                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 147                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2515 / 4191 ( 60 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2515                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 23758                  ; 0                              ;
;     -- 7 input functions                                    ; 330                    ; 0                              ;
;     -- 6 input functions                                    ; 5747                   ; 0                              ;
;     -- 5 input functions                                    ; 3566                   ; 0                              ;
;     -- 4 input functions                                    ; 4237                   ; 0                              ;
;     -- <=3 input functions                                  ; 9878                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 5634                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 17735 / 83820 ( 21 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1057 / 83820 ( 1 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 18064                  ; 0                              ;
;         -- Routing optimization registers                   ; 728                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 140                    ; 5                              ;
; I/O registers                                               ; 27                     ; 2                              ;
; Total block memory bits                                     ; 1267058                ; 0                              ;
; Total block memory implementation bits                      ; 1853440                ; 0                              ;
; M10K block                                                  ; 181 / 553 ( 32 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 49 / 112 ( 43 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 9 / 116 ( 7 % )                ;
; Double data rate I/O output circuitry                       ; 27 / 400 ( 6 % )       ; 1 / 400 ( < 1 % )              ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 19571                  ; 365                            ;
;     -- Registered Input Connections                         ; 18954                  ; 0                              ;
;     -- Output Connections                                   ; 396                    ; 19540                          ;
;     -- Registered Output Connections                        ; 76                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 180335                 ; 20033                          ;
;     -- Registered Connections                               ; 87794                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 62                     ; 19905                          ;
;     -- hard_block:auto_generated_inst                       ; 19905                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 368                            ;
;     -- Output Ports                                         ; 97                     ; 254                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 57                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1227                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 171                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group              ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HDMI_I2C_SDA~2 (inverted)        ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3] ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)          ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)            ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)            ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)            ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~8 (inverted)               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; IO_SCL        ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; LED[0]        ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; IO_SDA        ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 442.368 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 90.422453 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3639383488 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 49.152 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 9                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 417.792 MHz                ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 95.741421 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 1528321163 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK3_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 24.576 MHz                 ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 17                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 17015.5 (684.4)      ; 19015.5 (897.9)                  ; 2669.5 (222.2)                                    ; 669.5 (8.8)                      ; 0.0 (0.0)            ; 23758 (1070)        ; 18792 (1269)              ; 29 (29)       ; 1267058           ; 181   ; 49         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 272.3 (272.3)        ; 364.2 (364.2)                    ; 91.8 (91.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 396 (396)           ; 547 (547)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1583.2 (1578.9)      ; 2013.8 (2009.8)                  ; 441.1 (441.5)                                     ; 10.5 (10.5)                      ; 0.0 (0.0)            ; 2322 (2314)         ; 2562 (2556)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                            ; shift_taps_tuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_hrn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_hrn1:auto_generated                                                                                                                                             ; altsyncram_hrn1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_6io1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated                                                                                                                                             ; altsyncram_6io1            ; work         ;
;       |altsyncram:pal1_mem_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                             ; altsyncram_2aj1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 801.3 (75.2)         ; 892.8 (89.9)                     ; 101.8 (14.7)                                      ; 10.3 (0.0)                       ; 0.0 (0.0)            ; 1295 (135)          ; 936 (133)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 69.3 (69.3)          ; 71.4 (71.4)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 68.0 (68.0)          ; 68.0 (68.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 425.8 (47.1)         ; 465.8 (74.6)                     ; 50.3 (29.6)                                       ; 10.3 (2.1)                       ; 0.0 (0.0)            ; 699 (57)            ; 353 (113)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 113.3 (113.3)        ; 131.0 (131.0)                    ; 20.3 (20.3)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 189 (189)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 134.1 (134.1)        ; 130.7 (130.7)                    ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 228 (228)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 131.2 (131.2)        ; 129.5 (129.5)                    ; 0.3 (0.3)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 225 (225)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 44.7 (44.7)          ; 58.0 (58.0)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 44.6 (44.6)          ; 52.0 (52.0)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 20.5 (20.5)          ; 28.7 (28.7)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 32.3 (32.3)          ; 39.5 (39.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 24.0 (24.0)          ; 30.1 (30.1)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 23.5 (23.5)          ; 31.6 (31.6)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 29.0 (29.0)          ; 78.0 (78.0)                      ; 49.5 (49.5)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 26 (26)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 10255.2 (25.0)       ; 11081.2 (26.3)                   ; 1454.9 (2.3)                                      ; 629.0 (0.9)                      ; 0.0 (0.0)            ; 13147 (39)          ; 9691 (31)                 ; 0 (0)         ; 939904            ; 132   ; 15         ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |TimePilot84:TP84_inst|                                                                  ; 5069.9 (0.0)         ; 5407.6 (0.0)                     ; 410.8 (0.0)                                       ; 73.1 (0.0)                       ; 0.0 (0.0)            ; 8105 (0)            ; 2369 (0)                  ; 0 (0)         ; 867328            ; 112   ; 15         ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst                                                                                                                                                                                    ; TimePilot84                ; work         ;
;          |TimePilot84_CPU:main_pcb|                                                            ; 3358.5 (233.9)       ; 3566.8 (257.3)                   ; 263.7 (29.4)                                      ; 55.4 (6.1)                       ; 0.0 (0.0)            ; 5271 (343)          ; 1129 (151)                ; 0 (0)         ; 793600            ; 103   ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb                                                                                                                                                           ; TimePilot84_CPU            ; work         ;
;             |color_prom_1:u2C|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_1:u2C                                                                                                                                          ; color_prom_1               ; work         ;
;                |dpram_dc:color_prom_1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_1:u2C|dpram_dc:color_prom_1                                                                                                                    ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_1:u2C|dpram_dc:color_prom_1|altsyncram:altsyncram_component                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_oel2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_1:u2C|dpram_dc:color_prom_1|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated                                                     ; altsyncram_oel2            ; work         ;
;             |color_prom_2:u2D|                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_2:u2D                                                                                                                                          ; color_prom_2               ; work         ;
;                |dpram_dc:color_prom_2|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_2:u2D|dpram_dc:color_prom_2                                                                                                                    ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_2:u2D|dpram_dc:color_prom_2|altsyncram:altsyncram_component                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_oel2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_2:u2D|dpram_dc:color_prom_2|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated                                                     ; altsyncram_oel2            ; work         ;
;             |color_prom_3:u1E|                                                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_3:u1E                                                                                                                                          ; color_prom_3               ; work         ;
;                |dpram_dc:color_prom_3|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_3:u1E|dpram_dc:color_prom_3                                                                                                                    ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_3:u1E|dpram_dc:color_prom_3|altsyncram:altsyncram_component                                                                                    ; altsyncram                 ; work         ;
;                      |altsyncram_oel2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_3:u1E|dpram_dc:color_prom_3|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated                                                     ; altsyncram_oel2            ; work         ;
;             |dpram_dc:u4F|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F                                                                                                                                              ; dpram_dc                   ; work         ;
;                |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_ekl2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated                                                                               ; altsyncram_ekl2            ; work         ;
;             |dpram_dc:u5F|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F                                                                                                                                              ; dpram_dc                   ; work         ;
;                |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_ekl2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated                                                                               ; altsyncram_ekl2            ; work         ;
;             |dpram_dc:u9F|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u9F                                                                                                                                              ; dpram_dc                   ; work         ;
;                |altsyncram:altsyncram_component|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u9F|altsyncram:altsyncram_component                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_ekl2:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u9F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated                                                                               ; altsyncram_ekl2            ; work         ;
;             |eprom_10:u13A|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_10:u13A                                                                                                                                             ; eprom_10                   ; work         ;
;                |dpram_dc:eprom_10|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_10:u13A|dpram_dc:eprom_10                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_10:u13A|dpram_dc:eprom_10|altsyncram:altsyncram_component                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_10:u13A|dpram_dc:eprom_10|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                            ; altsyncram_ukl2            ; work         ;
;             |eprom_11:u14A|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_11:u14A                                                                                                                                             ; eprom_11                   ; work         ;
;                |dpram_dc:eprom_11|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_11:u14A|dpram_dc:eprom_11                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_11:u14A|dpram_dc:eprom_11|altsyncram:altsyncram_component                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_11:u14A|dpram_dc:eprom_11|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                            ; altsyncram_ukl2            ; work         ;
;             |eprom_12:u15A|                                                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_12:u15A                                                                                                                                             ; eprom_12                   ; work         ;
;                |dpram_dc:eprom_12|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_12:u15A|dpram_dc:eprom_12                                                                                                                           ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_12:u15A|dpram_dc:eprom_12|altsyncram:altsyncram_component                                                                                           ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_12:u15A|dpram_dc:eprom_12|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                            ; altsyncram_ukl2            ; work         ;
;             |eprom_1:u7J|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_1:u7J                                                                                                                                               ; eprom_1                    ; work         ;
;                |dpram_dc:eprom_1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_1:u7J|dpram_dc:eprom_1                                                                                                                              ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_1:u7J|dpram_dc:eprom_1|altsyncram:altsyncram_component                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_1:u7J|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                               ; altsyncram_ukl2            ; work         ;
;             |eprom_2:u8J|                                                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_2:u8J                                                                                                                                               ; eprom_2                    ; work         ;
;                |dpram_dc:eprom_2|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_2:u8J|dpram_dc:eprom_2                                                                                                                              ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_2:u8J|dpram_dc:eprom_2|altsyncram:altsyncram_component                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_2:u8J|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                               ; altsyncram_ukl2            ; work         ;
;             |eprom_3:u9J|                                                                      ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_3:u9J                                                                                                                                               ; eprom_3                    ; work         ;
;                |dpram_dc:eprom_3|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_3:u9J|dpram_dc:eprom_3                                                                                                                              ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_3:u9J|dpram_dc:eprom_3|altsyncram:altsyncram_component                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_3:u9J|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                               ; altsyncram_ukl2            ; work         ;
;             |eprom_4:u10J|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_4:u10J                                                                                                                                              ; eprom_4                    ; work         ;
;                |dpram_dc:eprom_4|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_4:u10J|dpram_dc:eprom_4                                                                                                                             ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_4:u10J|dpram_dc:eprom_4|altsyncram:altsyncram_component                                                                                             ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_4:u10J|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                              ; altsyncram_ukl2            ; work         ;
;             |eprom_5:u10D|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_5:u10D                                                                                                                                              ; eprom_5                    ; work         ;
;                |dpram_dc:eprom_5|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_5:u10D|dpram_dc:eprom_5                                                                                                                             ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_5:u10D|dpram_dc:eprom_5|altsyncram:altsyncram_component                                                                                             ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_5:u10D|dpram_dc:eprom_5|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                              ; altsyncram_ukl2            ; work         ;
;             |eprom_7:u2J|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_7:u2J                                                                                                                                               ; eprom_7                    ; work         ;
;                |dpram_dc:eprom_7|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_7:u2J|dpram_dc:eprom_7                                                                                                                              ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_7:u2J|dpram_dc:eprom_7|altsyncram:altsyncram_component                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_7:u2J|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                               ; altsyncram_ukl2            ; work         ;
;             |eprom_8:u1J|                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_8:u1J                                                                                                                                               ; eprom_8                    ; work         ;
;                |dpram_dc:eprom_8|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_8:u1J|dpram_dc:eprom_8                                                                                                                              ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_8:u1J|dpram_dc:eprom_8|altsyncram:altsyncram_component                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_8:u1J|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                               ; altsyncram_ukl2            ; work         ;
;             |eprom_9:u12A|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_9:u12A                                                                                                                                              ; eprom_9                    ; work         ;
;                |dpram_dc:eprom_9|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_9:u12A|dpram_dc:eprom_9                                                                                                                             ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_9:u12A|dpram_dc:eprom_9|altsyncram:altsyncram_component                                                                                             ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_9:u12A|dpram_dc:eprom_9|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                              ; altsyncram_ukl2            ; work         ;
;             |k082:u6A|                                                                         ; 44.0 (44.0)          ; 46.2 (46.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A                                                                                                                                                  ; k082                       ; work         ;
;             |k083:u16A|                                                                        ; 13.7 (13.7)          ; 13.8 (13.8)                      ; 0.4 (0.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k083:u16A                                                                                                                                                 ; k083                       ; work         ;
;             |k083:u1G|                                                                         ; 6.4 (6.4)            ; 6.5 (6.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k083:u1G                                                                                                                                                  ; k083                       ; work         ;
;             |k502:u15D|                                                                        ; 10.6 (10.6)          ; 13.6 (13.6)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k502:u15D                                                                                                                                                 ; k502                       ; work         ;
;             |k503:u11A|                                                                        ; 8.8 (8.8)            ; 10.0 (10.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k503:u11A                                                                                                                                                 ; k503                       ; work         ;
;             |mc6809is:u12E|                                                                    ; 1497.0 (1497.0)      ; 1581.3 (1581.3)                  ; 110.0 (110.0)                                     ; 25.7 (25.7)                      ; 0.0 (0.0)            ; 2390 (2390)         ; 408 (408)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E                                                                                                                                             ; mc6809is                   ; work         ;
;             |mc6809is:u12G|                                                                    ; 1531.0 (1531.0)      ; 1623.8 (1623.8)                  ; 116.2 (116.2)                                     ; 23.3 (23.3)                      ; 0.0 (0.0)            ; 2388 (2388)         ; 461 (461)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G                                                                                                                                             ; mc6809is                   ; work         ;
;             |spram:u13D|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u13D                                                                                                                                                ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u13D|altsyncram:ram_rtl_0                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_bka1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u13D|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated                                                                                            ; altsyncram_bka1            ; work         ;
;             |spram:u14D|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u14D                                                                                                                                                ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u14D|altsyncram:ram_rtl_0                                                                                                                           ; altsyncram                 ; work         ;
;                   |altsyncram_bka1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u14D|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated                                                                                            ; altsyncram_bka1            ; work         ;
;             |spram:u8B|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8B                                                                                                                                                 ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8B|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8B|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                             ; altsyncram_uma1            ; work         ;
;             |spram:u8C|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8C                                                                                                                                                 ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8C|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8C|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                             ; altsyncram_uma1            ; work         ;
;             |spram:u9B|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9B                                                                                                                                                 ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9B|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9B|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                             ; altsyncram_uma1            ; work         ;
;             |spram:u9C|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9C                                                                                                                                                 ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9C|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9C|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                             ; altsyncram_uma1            ; work         ;
;             |sprite_lut_prom:u16C|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lut_prom:u16C                                                                                                                                      ; sprite_lut_prom            ; work         ;
;                |dpram_dc:sprite_lut_prom|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lut_prom:u16C|dpram_dc:sprite_lut_prom                                                                                                             ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lut_prom:u16C|dpram_dc:sprite_lut_prom|altsyncram:altsyncram_component                                                                             ; altsyncram                 ; work         ;
;                      |altsyncram_oel2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lut_prom:u16C|dpram_dc:sprite_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated                                              ; altsyncram_oel2            ; work         ;
;             |tile_lut_prom:u1F|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F                                                                                                                                         ; tile_lut_prom              ; work         ;
;                |dpram_dc:tile_lut_prom|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom                                                                                                                  ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component                                                                                  ; altsyncram                 ; work         ;
;                      |altsyncram_oel2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated                                                   ; altsyncram_oel2            ; work         ;
;          |TimePilot84_SND:sound_pcb|                                                           ; 1709.2 (56.6)        ; 1838.3 (66.2)                    ; 146.8 (10.3)                                      ; 17.7 (0.7)                       ; 0.0 (0.0)            ; 2830 (109)          ; 1240 (37)                 ; 0 (0)         ; 73728             ; 9     ; 15         ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb                                                                                                                                                          ; TimePilot84_SND            ; work         ;
;             |T80s:A9|                                                                          ; 1120.8 (11.2)        ; 1173.2 (11.7)                    ; 68.8 (0.5)                                        ; 16.5 (0.0)                       ; 0.0 (0.0)            ; 1692 (13)           ; 402 (12)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9                                                                                                                                                  ; T80s                       ; work         ;
;                |T80:u0|                                                                        ; 1109.7 (496.8)       ; 1161.5 (514.2)                   ; 68.3 (31.3)                                       ; 16.5 (14.0)                      ; 0.0 (0.0)            ; 1679 (745)          ; 390 (250)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0                                                                                                                                           ; T80                        ; work         ;
;                   |T80_ALU:alu|                                                                ; 227.3 (227.3)        ; 236.1 (236.1)                    ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 357 (357)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_ALU:alu                                                                                                                               ; T80_ALU                    ; work         ;
;                   |T80_MCode:mcode|                                                            ; 241.8 (241.8)        ; 246.1 (246.1)                    ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 385 (385)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_MCode:mcode                                                                                                                           ; T80_MCode                  ; work         ;
;                   |T80_Reg:Regs|                                                               ; 143.7 (143.7)        ; 165.2 (165.2)                    ; 24.0 (24.0)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 192 (192)           ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs                                                                                                                              ; T80_Reg                    ; work         ;
;             |eprom_6:A6|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|eprom_6:A6                                                                                                                                               ; eprom_6                    ; work         ;
;                |dpram_dc:eprom_6|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|eprom_6:A6|dpram_dc:eprom_6                                                                                                                              ; dpram_dc                   ; work         ;
;                   |altsyncram:altsyncram_component|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|eprom_6:A6|dpram_dc:eprom_6|altsyncram:altsyncram_component                                                                                              ; altsyncram                 ; work         ;
;                      |altsyncram_ukl2:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|eprom_6:A6|dpram_dc:eprom_6|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated                                                               ; altsyncram_ukl2            ; work         ;
;             |jt49_dcrm2:dcrm_sn0|                                                              ; 36.2 (36.2)          ; 36.5 (36.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn0                                                                                                                                      ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_sn2|                                                              ; 35.5 (35.5)          ; 35.5 (35.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn2                                                                                                                                      ; jt49_dcrm2                 ; work         ;
;             |jt49_dcrm2:dcrm_sn3|                                                              ; 35.5 (35.5)          ; 35.5 (35.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn3                                                                                                                                      ; jt49_dcrm2                 ; work         ;
;             |jtframe_frac_cen:sound_cen|                                                       ; 16.5 (16.5)          ; 17.0 (17.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jtframe_frac_cen:sound_cen                                                                                                                               ; jtframe_frac_cen           ; work         ;
;             |sn76489_top:E5|                                                                   ; 70.0 (6.5)           ; 88.7 (6.5)                       ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (13)            ; 132 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5                                                                                                                                           ; sn76489_top                ; work         ;
;                |sn76489_clock_div:clock_div_b|                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_clock_div:clock_div_b                                                                                                             ; sn76489_clock_div          ; work         ;
;                |sn76489_latch_ctrl:latch_ctrl_b|                                               ; 2.5 (2.5)            ; 3.1 (3.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_latch_ctrl:latch_ctrl_b                                                                                                           ; sn76489_latch_ctrl         ; work         ;
;                |sn76489_noise:noise_b|                                                         ; 16.7 (14.7)          ; 24.4 (22.4)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b                                                                                                                     ; sn76489_noise              ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b                                                                                     ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone1_b|                                                          ; 14.3 (11.2)          ; 18.2 (15.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (24)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone2_b|                                                          ; 15.2 (12.3)          ; 18.5 (16.2)                      ; 3.3 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone3_b|                                                          ; 12.2 (9.7)           ; 15.5 (13.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (20)             ; 27 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;             |sn76489_top:E6|                                                                   ; 70.8 (6.5)           ; 85.7 (6.5)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (13)            ; 142 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6                                                                                                                                           ; sn76489_top                ; work         ;
;                |sn76489_clock_div:clock_div_b|                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_clock_div:clock_div_b                                                                                                             ; sn76489_clock_div          ; work         ;
;                |sn76489_latch_ctrl:latch_ctrl_b|                                               ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_latch_ctrl:latch_ctrl_b                                                                                                           ; sn76489_latch_ctrl         ; work         ;
;                |sn76489_noise:noise_b|                                                         ; 17.6 (15.6)          ; 21.5 (19.5)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b                                                                                                                     ; sn76489_noise              ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b                                                                                     ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone1_b|                                                          ; 14.5 (12.2)          ; 19.2 (15.5)                      ; 4.7 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (24)             ; 31 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.3 (2.3)            ; 3.8 (3.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone2_b|                                                          ; 15.2 (12.7)          ; 17.3 (14.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 33 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone3_b|                                                          ; 12.1 (9.6)           ; 15.8 (13.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (20)             ; 28 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;             |sn76489_top:E7|                                                                   ; 71.0 (6.5)           ; 88.7 (6.5)                       ; 18.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 139 (13)            ; 142 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7                                                                                                                                           ; sn76489_top                ; work         ;
;                |sn76489_clock_div:clock_div_b|                                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_clock_div:clock_div_b                                                                                                             ; sn76489_clock_div          ; work         ;
;                |sn76489_latch_ctrl:latch_ctrl_b|                                               ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b                                                                                                           ; sn76489_latch_ctrl         ; work         ;
;                |sn76489_noise:noise_b|                                                         ; 18.3 (16.3)          ; 24.3 (22.3)                      ; 6.6 (6.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 34 (30)             ; 34 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b                                                                                                                     ; sn76489_noise              ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b                                                                                     ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone1_b|                                                          ; 14.7 (11.7)          ; 18.4 (15.4)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (24)             ; 32 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone2_b|                                                          ; 14.6 (12.3)          ; 18.3 (16.0)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 32 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;                |sn76489_tone:tone3_b|                                                          ; 12.1 (9.6)           ; 15.8 (13.2)                      ; 3.8 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (20)             ; 27 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b                                                                                                                      ; sn76489_tone               ; work         ;
;                   |sn76489_attenuator:attenuator_b|                                            ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b                                                                                      ; sn76489_attenuator         ; work         ;
;             |spram:A2|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A2                                                                                                                                                 ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                             ; altsyncram_uma1            ; work         ;
;             |spram:A3|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A3                                                                                                                                                 ; spram                      ; work         ;
;                |altsyncram:ram_rtl_0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_uma1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated                                                                                             ; altsyncram_uma1            ; work         ;
;             |tp84_lpf:aalpf|                                                                   ; 30.2 (0.0)           ; 38.8 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf                                                                                                                                           ; tp84_lpf                   ; work         ;
;                |iir_1st_order:lpf6db|                                                          ; 30.2 (30.2)          ; 38.8 (38.8)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db                                                                                                                      ; iir_1st_order              ; work         ;
;             |tp84_lpf_heavy:sn0_lpf_heavy|                                                     ; 31.5 (0.0)           ; 33.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy                                                                                                                             ; tp84_lpf_heavy             ; work         ;
;                |iir_1st_order:lpf6db|                                                          ; 31.5 (31.5)          ; 33.2 (33.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db                                                                                                        ; iir_1st_order              ; work         ;
;             |tp84_lpf_light:sn0_lpf_light|                                                     ; 34.8 (0.0)           ; 34.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light                                                                                                                             ; tp84_lpf_light             ; work         ;
;                |iir_1st_order:lpf6db|                                                          ; 34.8 (34.8)          ; 34.8 (34.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db                                                                                                        ; iir_1st_order              ; work         ;
;             |tp84_lpf_light:sn2_lpf|                                                           ; 33.9 (0.0)           ; 34.5 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf                                                                                                                                   ; tp84_lpf_light             ; work         ;
;                |iir_1st_order:lpf6db|                                                          ; 33.9 (33.9)          ; 34.5 (34.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db                                                                                                              ; iir_1st_order              ; work         ;
;             |tp84_lpf_light:sn3_lpf|                                                           ; 34.0 (0.0)           ; 34.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf                                                                                                                                   ; tp84_lpf_light             ; work         ;
;                |iir_1st_order:lpf6db|                                                          ; 34.0 (34.0)          ; 34.0 (34.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db                                                                                                              ; iir_1st_order              ; work         ;
;             |tp84_lpf_medium:sn0_lpf_medium|                                                   ; 30.5 (0.0)           ; 35.7 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium                                                                                                                           ; tp84_lpf_medium            ; work         ;
;                |iir_1st_order:lpf6db|                                                          ; 30.5 (30.5)          ; 35.7 (35.7)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db                                                                                                      ; iir_1st_order              ; work         ;
;          |selector:DLSEL|                                                                      ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|TimePilot84:TP84_inst|selector:DLSEL                                                                                                                                                                     ; selector                   ; work         ;
;       |arcade_video:arcade_video|                                                              ; 773.6 (9.0)          ; 1015.0 (9.9)                     ; 249.4 (0.9)                                       ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 1155 (5)            ; 1635 (18)                 ; 0 (0)         ; 68544             ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video                                                                                                                                                                                ; arcade_video               ; work         ;
;          |sync_fix:sync_h|                                                                     ; 37.3 (37.3)          ; 52.3 (52.3)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_h                                                                                                                                                                ; sync_fix                   ; work         ;
;          |sync_fix:sync_v|                                                                     ; 37.7 (37.7)          ; 50.1 (50.1)                      ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_v                                                                                                                                                                ; sync_fix                   ; work         ;
;          |video_mixer:video_mixer|                                                             ; 689.6 (25.0)         ; 902.7 (28.5)                     ; 221.1 (3.9)                                       ; 8.0 (0.4)                        ; 0.0 (0.0)            ; 1011 (33)           ; 1403 (65)                 ; 0 (0)         ; 68544             ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer                                                                                                                                                        ; video_mixer                ; work         ;
;             |gamma_corr:gamma|                                                                 ; 17.3 (17.3)          ; 32.9 (32.9)                      ; 15.6 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 69 (69)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                       ; gamma_corr                 ; work         ;
;                |altsyncram:gamma_curve_rtl_0|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_4ni1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated                                                                           ; altsyncram_4ni1            ; work         ;
;             |scandoubler:sd|                                                                   ; 647.3 (119.4)        ; 841.2 (159.6)                    ; 201.6 (41.2)                                      ; 7.6 (1.0)                        ; 0.0 (0.0)            ; 967 (218)           ; 1269 (290)                ; 0 (0)         ; 62400             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd                                                                                                                                         ; scandoubler                ; work         ;
;                |Hq2x:Hq2x|                                                                     ; 527.8 (195.3)        ; 681.7 (312.5)                    ; 160.4 (121.3)                                     ; 6.6 (4.1)                        ; 0.0 (0.0)            ; 749 (178)           ; 979 (622)                 ; 0 (0)         ; 62400             ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                               ; Hq2x                       ; work         ;
;                   |Blend:blender|                                                              ; 268.7 (237.9)        ; 306.7 (275.5)                    ; 40.5 (40.1)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 432 (360)           ; 357 (357)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                 ; Blend                      ; work         ;
;                      |DiffCheck:diff_checker|                                                  ; 30.8 (30.8)          ; 31.2 (31.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                          ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck0|                                                       ; 29.2 (29.2)          ; 29.2 (29.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                          ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck1|                                                       ; 32.2 (32.2)          ; 32.5 (32.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                          ; DiffCheck                  ; work         ;
;                   |hq2x_buf:hq2x_out|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49920             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                             ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49920             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                        ; altsyncram                 ; work         ;
;                         |altsyncram_e9n1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49920             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated                                                         ; altsyncram_e9n1            ; work         ;
;                   |hq2x_in:hq2x_in|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 12480             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                               ; hq2x_in                    ; work         ;
;                      |hq2x_buf:buf0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6240              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                 ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6240              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                            ; altsyncram                 ; work         ;
;                            |altsyncram_e6n1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6240              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated                                             ; altsyncram_e6n1            ; work         ;
;                      |hq2x_buf:buf1|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6240              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                 ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6240              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                            ; altsyncram                 ; work         ;
;                            |altsyncram_e6n1:auto_generated|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6240              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated                                             ; altsyncram_e6n1            ; work         ;
;       |hiscore:hi|                                                                             ; 3931.2 (556.0)       ; 4065.8 (654.7)                   ; 678.6 (98.7)                                      ; 544.0 (0.0)                      ; 0.0 (0.0)            ; 3082 (842)          ; 4705 (593)                ; 0 (0)         ; 448               ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi                                                                                                                                                                                               ; hiscore                    ; work         ;
;          |dpram_hs:address_table|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:address_table                                                                                                                                                                        ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0                                                                                                                                                   ; altsyncram                 ; work         ;
;                |altsyncram_20n1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_20n1:auto_generated                                                                                                                    ; altsyncram_20n1            ; work         ;
;          |dpram_hs:enddata_table|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:enddata_table                                                                                                                                                                        ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0                                                                                                                                                   ; altsyncram                 ; work         ;
;                |altsyncram_6tm1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                    ; altsyncram_6tm1            ; work         ;
;          |dpram_hs:hiscore_buffer|                                                             ; 829.5 (829.5)        ; 1404.2 (1404.2)                  ; 575.2 (575.2)                                     ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 968 (968)           ; 2056 (2056)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_buffer                                                                                                                                                                       ; dpram_hs                   ; work         ;
;          |dpram_hs:hiscore_data|                                                               ; 2545.7 (2545.7)      ; 2006.9 (2006.9)                  ; 4.7 (4.7)                                         ; 543.5 (543.5)                    ; 0.0 (0.0)            ; 1272 (1272)         ; 2056 (2056)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:hiscore_data                                                                                                                                                                         ; dpram_hs                   ; work         ;
;          |dpram_hs:length_table|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:length_table                                                                                                                                                                         ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0                                                                                                                                                    ; altsyncram                 ; work         ;
;                |altsyncram_40n1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_40n1:auto_generated                                                                                                                     ; altsyncram_40n1            ; work         ;
;          |dpram_hs:startdata_table|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:startdata_table                                                                                                                                                                      ; dpram_hs                   ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0                                                                                                                                                 ; altsyncram                 ; work         ;
;                |altsyncram_6tm1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                  ; altsyncram_6tm1            ; work         ;
;       |hps_io:hps_io|                                                                          ; 357.8 (149.3)        ; 448.2 (191.7)                    ; 93.2 (43.7)                                       ; 2.8 (1.3)                        ; 0.0 (0.0)            ; 593 (253)           ; 754 (269)                 ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |confstr_rom:confstr_rom|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom                                                                                                                                                                    ; confstr_rom                ; work         ;
;             |altsyncram:Mux6_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0                                                                                                                                              ; altsyncram                 ; work         ;
;                |altsyncram_3q61:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_3q61:auto_generated                                                                                                               ; altsyncram_3q61            ; work         ;
;          |video_calc:video_calc|                                                               ; 208.5 (208.5)        ; 256.5 (256.5)                    ; 49.5 (49.5)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 340 (340)           ; 485 (485)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |pause:pause|                                                                            ; 22.9 (22.9)          ; 25.4 (25.4)                      ; 2.7 (2.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 47 (47)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pause:pause                                                                                                                                                                                              ; pause                      ; work         ;
;       |pll:pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |screen_rotate:screen_rotate|                                                            ; 74.9 (74.9)          ; 92.9 (92.9)                      ; 18.0 (18.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (126)           ; 163 (163)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|screen_rotate:screen_rotate                                                                                                                                                                              ; screen_rotate              ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 150.3 (92.6)         ; 152.6 (93.2)                     ; 2.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 223 (128)           ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 57.7 (57.7)          ; 59.4 (59.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 91.5 (29.2)          ; 94.3 (30.0)                      ; 2.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 170 (55)            ; 110 (44)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 62.3 (62.3)          ; 64.3 (64.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (115)           ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 537.2 (537.2)        ; 569.9 (569.9)                    ; 32.8 (32.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 900 (900)           ; 585 (585)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 494.8 (494.8)        ; 540.0 (540.0)                    ; 45.7 (45.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 860 (860)           ; 638 (638)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                           ; altsyncram_0nl1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 975.5 (0.0)          ; 1049.7 (0.0)                     ; 79.6 (0.0)                                        ; 5.4 (0.0)                        ; 0.0 (0.0)            ; 1513 (0)            ; 637 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 975.5 (0.0)          ; 1049.7 (0.0)                     ; 79.6 (0.0)                                        ; 5.4 (0.0)                        ; 0.0 (0.0)            ; 1513 (0)            ; 637 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 975.5 (863.9)        ; 1049.7 (929.3)                   ; 79.6 (70.7)                                       ; 5.4 (5.2)                        ; 0.0 (0.0)            ; 1513 (1308)         ; 637 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 51.4 (51.4)          ; 55.2 (55.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 40.2 (36.2)          ; 43.7 (38.7)                      ; 3.6 (2.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 76 (71)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.3 (6.3)            ; 7.4 (7.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.2 (10.2)          ; 10.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 529.4 (529.4)        ; 569.0 (569.0)                    ; 43.7 (43.7)                                       ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 792 (792)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 37.5 (34.5)          ; 40.4 (37.4)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 15 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                 ; shift_taps_uuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 33.4 (30.1)          ; 34.5 (31.5)                      ; 1.4 (1.4)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 57 (51)             ; 16 (12)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.3 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                                ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.3 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                  ; shift_taps_uuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                      ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.3 (1.3)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                   ; cntr_phf                   ; work         ;
;    |sync_fix:sync_h|                                                                           ; 37.1 (37.1)          ; 49.0 (49.0)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 38.3 (38.3)          ; 50.5 (50.5)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 54.5 (0.5)           ; 63.7 (0.5)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (1)              ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                          ; 25.0 (25.0)          ; 30.2 (30.2)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                          ; 29.0 (29.0)          ; 33.0 (33.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 143.7 (23.3)         ; 170.8 (23.5)                     ; 27.1 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 228 (43)            ; 230 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|                                   ; 43.8 (43.8)          ; 55.9 (55.9)                      ; 12.1 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 19.2 (19.2)          ; 19.3 (19.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 56.5 (56.5)          ; 71.2 (71.2)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 95.4 (95.4)          ; 110.2 (110.2)                    ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (197)           ; 186 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 120.3 (116.5)        ; 127.9 (124.2)                    ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 213 (206)           ; 175 (171)                 ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_puu:auto_generated|                                                       ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated                                                                                                                                    ; shift_taps_puu             ; work         ;
;             |altsyncram_br91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                                                        ; altsyncram_br91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|cntr_ohf:cntr1                                                                                                                     ; cntr_ohf                   ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; IO_SCL        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; SD_SPI_MISO                                     ;                   ;         ;
; ADC_SDO                                         ;                   ;         ;
; SW[2]                                           ;                   ;         ;
; IO_SDA                                          ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~1    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~2    ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~3     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~4     ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~5     ; 1                 ; 0       ;
; VGA_HS                                          ;                   ;         ;
; SDCD_SPDIF                                      ;                   ;         ;
; USER_IO[2]                                      ;                   ;         ;
; USER_IO[4]                                      ;                   ;         ;
; USER_IO[5]                                      ;                   ;         ;
; HDMI_I2C_SDA                                    ;                   ;         ;
;      - hdmi_i2c                                 ; 0                 ; 0       ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~1 ; 0                 ; 0       ;
; SDIO_DAT[3]                                     ;                   ;         ;
; SDIO_CMD                                        ;                   ;         ;
; SDRAM_DQ[0]                                     ;                   ;         ;
; SDRAM_DQ[1]                                     ;                   ;         ;
; SDRAM_DQ[2]                                     ;                   ;         ;
; SDRAM_DQ[3]                                     ;                   ;         ;
; SDRAM_DQ[4]                                     ;                   ;         ;
; SDRAM_DQ[5]                                     ;                   ;         ;
; SDRAM_DQ[6]                                     ;                   ;         ;
; SDRAM_DQ[7]                                     ;                   ;         ;
; SDRAM_DQ[8]                                     ;                   ;         ;
; SDRAM_DQ[9]                                     ;                   ;         ;
; SDRAM_DQ[10]                                    ;                   ;         ;
; SDRAM_DQ[11]                                    ;                   ;         ;
; SDRAM_DQ[12]                                    ;                   ;         ;
; SDRAM_DQ[13]                                    ;                   ;         ;
; SDRAM_DQ[14]                                    ;                   ;         ;
; SDRAM_DQ[15]                                    ;                   ;         ;
; SDIO_DAT[0]                                     ;                   ;         ;
; SDIO_DAT[1]                                     ;                   ;         ;
; SDIO_DAT[2]                                     ;                   ;         ;
; USER_IO[0]                                      ;                   ;         ;
; USER_IO[1]                                      ;                   ;         ;
; USER_IO[3]                                      ;                   ;         ;
; USER_IO[6]                                      ;                   ;         ;
; BTN_RESET                                       ;                   ;         ;
;      - btn_r                                    ; 1                 ; 0       ;
; SW[3]                                           ;                   ;         ;
;      - AUDIO_L~output                           ; 0                 ; 0       ;
;      - AUDIO_R~output                           ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                       ; 0                 ; 0       ;
;      - LED_POWER~output                         ; 0                 ; 0       ;
;      - comb~19                                  ; 0                 ; 0       ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - LED_USER~1                               ; 0                 ; 0       ;
;      - LED_HDD~1                                ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                             ; 0                 ; 0       ;
; VGA_EN                                          ;                   ;         ;
;      - VGA_R~8                                  ; 0                 ; 0       ;
;      - SD_SPI_CS~1                              ; 0                 ; 0       ;
; SW[0]                                           ;                   ;         ;
;      - AUDIO_L~1                                ; 1                 ; 0       ;
;      - AUDIO_R~1                                ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                            ; 1                 ; 0       ;
; FPGA_CLK1_50                                    ;                   ;         ;
; FPGA_CLK2_50                                    ;                   ;         ;
; FPGA_CLK3_50                                    ;                   ;         ;
; SW[1]                                           ;                   ;         ;
;      - USER_IO~14                               ; 0                 ; 0       ;
;      - USER_IO~15                               ; 0                 ; 0       ;
;      - USER_IO~16                               ; 0                 ; 0       ;
; HDMI_TX_INT                                     ;                   ;         ;
;      - comb~30                                  ; 0                 ; 0       ;
; BTN_OSD                                         ;                   ;         ;
;      - deb_osd~0                                ; 1                 ; 0       ;
; KEY[0]                                          ;                   ;         ;
;      - deb_osd~0                                ; 0                 ; 0       ;
; BTN_USER                                        ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
; KEY[1]                                          ;                   ;         ;
;      - deb_user~0                               ; 1                 ; 0       ;
+-------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder2~0                                                                                                                                                                                              ; MLABCELL_X39_Y48_N57                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Equal30~0                                                                                                                                                                                               ; LABCELL_X43_Y46_N45                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X35_Y56_N41                               ; 47      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1226    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 170     ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~2                                                                                                                                                                                                ; LABCELL_X37_Y54_N57                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~2                                                                                                                                                                                             ; LABCELL_X36_Y52_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[11]~0                                                                                                                                                                                               ; MLABCELL_X34_Y52_N36                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                               ; LABCELL_X45_Y23_N33                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~0                                                                                                                                                                                                 ; LABCELL_X36_Y52_N33                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[0]~0                                                                                                                                                                                           ; LABCELL_X43_Y48_N15                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_BASE[16]~1                                                                                                                                                                                          ; LABCELL_X43_Y48_N27                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_EN                                                                                                                                                                                                  ; FF_X39_Y48_N50                               ; 83      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_FMT[0]~0                                                                                                                                                                                            ; LABCELL_X43_Y48_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HEIGHT[0]~0                                                                                                                                                                                         ; LABCELL_X43_Y24_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMAX[0]~0                                                                                                                                                                                           ; LABCELL_X43_Y48_N18                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_HMIN[0]~0                                                                                                                                                                                           ; LABCELL_X43_Y48_N39                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_STRIDE[0]~1                                                                                                                                                                                         ; LABCELL_X43_Y48_N6                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMAX[0]~0                                                                                                                                                                                           ; LABCELL_X43_Y48_N54                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_VMIN[0]~0                                                                                                                                                                                           ; LABCELL_X43_Y48_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LFB_WIDTH[0]~0                                                                                                                                                                                          ; LABCELL_X43_Y48_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X62_Y9_N48                           ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~1                                                                                                                                                                                             ; LABCELL_X36_Y48_N36                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~1                                                                                                                                                                                             ; LABCELL_X37_Y47_N36                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~1                                                                                                                                                                                             ; MLABCELL_X59_Y8_N48                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 9       ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~0                                                                                                                                                                                                ; LABCELL_X37_Y54_N15                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[11]~1                                                                                                                                                                                               ; LABCELL_X37_Y54_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~8                                                                                                                                                                                                 ; MLABCELL_X84_Y1_N24                          ; 20      ; Output enable                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X45_Y23_N0                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~3                                                                                                                                                                                                 ; LABCELL_X40_Y50_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~0                                                                                                                                                                                              ; LABCELL_X35_Y51_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X62_Y9_N51                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[15]~15                                                                                                                                                                                              ; LABCELL_X50_Y18_N36                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[18]~3                                                                                                                                                                                               ; LABCELL_X50_Y21_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[26]~1                                                                                                                                                                                               ; MLABCELL_X52_Y17_N51                         ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[32]~5                                                                                                                                                                                               ; LABCELL_X50_Y18_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx[3]~16                                                                                                                                                                                               ; LABCELL_X53_Y18_N15                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; acx_att[2]~2                                                                                                                                                                                            ; LABCELL_X50_Y18_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[24]~0                                                                                                                                                                                          ; LABCELL_X30_Y9_N3                            ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X30_Y9_N20                                ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~30                                                                                                                                                                                     ; LABCELL_X45_Y72_N0                           ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~4                                                                                                                                                                                   ; LABCELL_X48_Y74_N57                          ; 28      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X46_Y73_N57                          ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~2                                                                                                                                                                                ; LABCELL_X48_Y70_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[7]~1                                                                                                                                                                                   ; LABCELL_X48_Y70_N30                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[7]~2                                                                                                                                                                                   ; LABCELL_X50_Y70_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~1                                                                                                                                                                                     ; LABCELL_X40_Y70_N42                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~2                                                                                                                                                                                     ; MLABCELL_X47_Y70_N27                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_r[15]~1                                                                                                                                                                                   ; LABCELL_X46_Y54_N24                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~1                                                                                                                                                                                     ; LABCELL_X48_Y70_N0                           ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[1]~1                                                                                                                                                                                 ; LABCELL_X46_Y54_N42                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[63]~0                                                                                                                                                                                ; LABCELL_X46_Y54_N27                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X48_Y70_N17                               ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~1                                                                                                                                                                                              ; LABCELL_X30_Y9_N48                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always10~2                                                                                                                                                                                              ; LABCELL_X30_Y9_N54                           ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always12~0                                                                                                                                                                                              ; LABCELL_X66_Y13_N42                          ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always14~0                                                                                                                                                                                              ; MLABCELL_X52_Y23_N27                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; LABCELL_X51_Y36_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always3~0                                                                                                                                                                                               ; MLABCELL_X52_Y16_N24                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~0                                                                                                                                                                                               ; LABCELL_X48_Y15_N6                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start                                                                                                                                                                                             ; FF_X42_Y48_N29                               ; 74      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ar_md_start~0                                                                                                                                                                                           ; MLABCELL_X39_Y48_N18                         ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1x[0]~0                                                                                                                                                                                              ; LABCELL_X43_Y48_N3                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc1y[0]~1                                                                                                                                                                                              ; LABCELL_X43_Y48_N48                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2x[0]~1                                                                                                                                                                                              ; LABCELL_X43_Y48_N21                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; arc2y[0]~1                                                                                                                                                                                              ; LABCELL_X43_Y48_N33                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ary[3]~0                                                                                                                                                                                                ; LABCELL_X42_Y46_N3                           ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add101~1                                                                                                                                                                                    ; MLABCELL_X25_Y62_N45                         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add157~9                                                                                                                                                                                    ; LABCELL_X19_Y67_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add158~9                                                                                                                                                                                    ; LABCELL_X19_Y57_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add159~9                                                                                                                                                                                    ; MLABCELL_X21_Y63_N51                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add213~9                                                                                                                                                                                    ; LABCELL_X33_Y55_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add214~9                                                                                                                                                                                    ; MLABCELL_X21_Y49_N51                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add215~9                                                                                                                                                                                    ; LABCELL_X33_Y51_N51                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; LABCELL_X31_Y68_N39                          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; LABCELL_X30_Y51_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; LABCELL_X30_Y51_N18                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; LABCELL_X30_Y51_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; LABCELL_X30_Y51_N45                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~1                                                                                                                                                                                   ; MLABCELL_X39_Y66_N54                         ; 50      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal34~5                                                                                                                                                                                   ; LABCELL_X30_Y57_N54                          ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal37~0                                                                                                                                                                                   ; LABCELL_X33_Y61_N15                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X37_Y69_N54                          ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~4                                                                                                                                                                                      ; LABCELL_X42_Y66_N27                          ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~5                                                                                                                                                                                      ; LABCELL_X37_Y65_N39                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~9                                                                                                                                                                                ; LABCELL_X29_Y58_N48                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan28~8                                                                                                                                                                                ; LABCELL_X31_Y58_N42                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan43~8                                                                                                                                                                                ; LABCELL_X36_Y57_N57                          ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[0]~0                                                                                                                                                                            ; LABCELL_X43_Y63_N3                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X39_Y58_N20                               ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[0]~0                                                                                                                                                                          ; MLABCELL_X39_Y58_N21                         ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; LABCELL_X43_Y63_N48                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X40_Y59_N54                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X46_Y64_N26                               ; 186     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X43_Y63_N38                               ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; MLABCELL_X39_Y58_N24                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; LABCELL_X43_Y60_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X43_Y61_N2                                ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; LABCELL_X46_Y65_N45                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~1                                                                                                                                                                               ; LABCELL_X37_Y65_N36                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                ; LABCELL_X46_Y65_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[0]~1                                                                                                                                                                                   ; LABCELL_X42_Y66_N51                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~2                                                                                                                                                                                ; LABCELL_X37_Y65_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X31_Y69_N23                               ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[0]~0                                                                                                                                                                                ; LABCELL_X37_Y65_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[6]~0                                                                                                                                                                               ; LABCELL_X31_Y69_N51                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[6]~0                                                                                                                                                                               ; MLABCELL_X21_Y71_N33                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[7]~0                                                                                                                                                                               ; MLABCELL_X25_Y69_N45                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[0]~0                                                                                                                                                                                 ; LABCELL_X37_Y68_N36                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[0]~0                                                                                                                                                                                 ; MLABCELL_X39_Y68_N54                         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X42_Y66_N8                                ; 21      ; Sync. clear, Write enable             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X39_Y52_N14                               ; 26      ; Read enable, Sync. clear              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.b[6]~0                                                                                                                                                                                ; LABCELL_X37_Y67_N27                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.g[7]~0                                                                                                                                                                                ; LABCELL_X35_Y67_N6                           ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.r[6]~0                                                                                                                                                                                ; LABCELL_X36_Y67_N15                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X42_Y64_N38                               ; 81      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X39_Y59_N14                               ; 181     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; MLABCELL_X39_Y66_N57                         ; 121     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[8]~0                                                                                                                                                                               ; LABCELL_X33_Y67_N54                          ; 26      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[8]~1                                                                                                                                                                               ; LABCELL_X33_Y67_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; LABCELL_X36_Y65_N15                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; LABCELL_X37_Y65_N15                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[5]~1                                                                                                                                                                                 ; LABCELL_X37_Y65_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                     ; FF_X35_Y67_N29                               ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; MLABCELL_X39_Y68_N48                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; LABCELL_X36_Y65_N24                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vs_pre~0                                                                                                                                                                                  ; LABCELL_X36_Y65_N54                          ; 363     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[0]~1                                                                                                                                                                                  ; LABCELL_X45_Y65_N39                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                               ; LABCELL_X46_Y65_N36                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; LABCELL_X46_Y65_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X46_Y65_N0                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X45_Y65_N38                               ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                    ; LABCELL_X45_Y65_N6                           ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[3]~1                                                                                                                                                                                 ; LABCELL_X30_Y64_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[15]~12                                                                                                                                                                               ; MLABCELL_X28_Y56_N39                         ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[24]~1                                                                                                                                                                                ; LABCELL_X29_Y62_N6                           ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~1                                                                                                                                                                                 ; LABCELL_X29_Y64_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sCOPY                                                                                                                                                                                ; FF_X31_Y65_N50                               ; 65      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy.sWAIT                                                                                                                                                                                ; FF_X31_Y65_N59                               ; 31      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; LABCELL_X29_Y64_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X29_Y62_N5                                ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y59_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y57_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y61_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~0                                                                                                                                                                           ; LABCELL_X29_Y62_N30                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacpt[11]~0                                                                                                                                                                               ; MLABCELL_X28_Y63_N36                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X36_Y55_N50                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; MLABCELL_X28_Y60_N48                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; MLABCELL_X28_Y60_N51                         ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.g[7]~0                                                                                                                                                                              ; LABCELL_X35_Y60_N3                           ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.r[7]~0                                                                                                                                                                              ; LABCELL_X33_Y62_N57                          ; 164     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~1                                                                                                                                                                                ; LABCELL_X45_Y61_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X29_Y61_N42                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsizem[11]~0                                                                                                                                                                             ; LABCELL_X30_Y62_N9                           ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last1~1                                                                                                                                                                                   ; MLABCELL_X28_Y65_N36                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_lastv[0]~3                                                                                                                                                                                ; LABCELL_X29_Y63_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_lastv[1]~5                                                                                                                                                                                ; LABCELL_X30_Y63_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~1                                                                                                                                                                                ; LABCELL_X45_Y61_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_off[2][1]~8                                                                                                                                                                               ; LABCELL_X30_Y62_N18                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X27_Y53_N50                               ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv~0                                                                                                                                                                                   ; LABCELL_X29_Y62_N15                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pshift[3]~0                                                                                                                                                                               ; MLABCELL_X28_Y64_N57                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X31_Y60_N35                               ; 397     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[126]~3                                                                                                                                                                              ; LABCELL_X36_Y61_N30                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X32_Y47_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y43_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X32_Y45_N0                               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; LABCELL_X30_Y60_N45                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                ; LABCELL_X29_Y59_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X30_Y58_N48                          ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[11]~0                                                                                                                                                                               ; LABCELL_X33_Y57_N48                          ; 26      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[11]~1                                                                                                                                                                               ; MLABCELL_X28_Y53_N36                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X37_Y55_N47                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X27_Y56_N25                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X27_Y56_N58                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X27_Y56_N28                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X27_Y56_N55                               ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X30_Y51_N52                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X30_Y51_N49                               ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                  ; LABCELL_X29_Y59_N42                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 133     ; Clock                                 ; yes    ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 41      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_l|WideXor0                                                                                                                                                           ; MLABCELL_X47_Y18_N9                          ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|DC_blocker:dcb_r|WideXor0                                                                                                                                                           ; LABCELL_X42_Y17_N6                           ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~6                                                                                                                                                                            ; LABCELL_X50_Y16_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|ch                                                                                                                                                            ; FF_X55_Y15_N11                               ; 139     ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|intreg[1][39]~0                                                                                                                      ; LABCELL_X55_Y13_N24                          ; 136     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|IIR_filter:IIR_filter|inp_m[0]~0                                                                                                                                                    ; LABCELL_X55_Y15_N54                          ; 168     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~3                                                                                                                                                                         ; LABCELL_X46_Y20_N54                          ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan1~3                                                                                                                                                                         ; LABCELL_X46_Y15_N36                          ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|WideNor0                                                                                                                                                                            ; LABCELL_X48_Y21_N27                          ; 12      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en1~0                                                                                                                                                                             ; LABCELL_X55_Y15_N27                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2                                                                                                                                                                               ; FF_X47_Y16_N56                               ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|a_en2~0                                                                                                                                                                             ; MLABCELL_X47_Y16_N57                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_l|WideXor0                                                                                                                                                       ; MLABCELL_X47_Y19_N21                         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0~0                                                                                                                                                  ; LABCELL_X45_Y19_N48                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|aud_mix_top:audmix_r|WideXor0                                                                                                                                                       ; LABCELL_X43_Y20_N9                           ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|comb~0                                                                                                                                                                              ; LABCELL_X55_Y15_N39                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|dly2[13]~0                                                                                                                                                                          ; MLABCELL_X47_Y16_N48                         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~1                                                                                                                                                                ; LABCELL_X48_Y20_N18                          ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[1]~2                                                                                                                                                                ; LABCELL_X48_Y20_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~0                                                                                                                                                                  ; LABCELL_X48_Y20_N48                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~2                                                                                                                                                                  ; LABCELL_X48_Y20_N54                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X53_Y19_N32                               ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|sample_ce                                                                                                                                                                           ; FF_X48_Y21_N26                               ; 339     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; MLABCELL_X52_Y19_N42                         ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X53_Y19_N8                                ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; LABCELL_X50_Y20_N21                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X52_Y19_N2                                ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~2                                                                                                                                                                                               ; LABCELL_X46_Y23_N48                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_set~0                                                                                                                                                                                               ; LABCELL_X50_Y18_N0                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[4]~0                                                                                                                                                                                                ; LABCELL_X50_Y21_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_data[0]~0                                                                                                                                                                                          ; LABCELL_X45_Y23_N3                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~0                                                                                                                                                                                                  ; LABCELL_X43_Y24_N0                           ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~23                                                                                                                                                                                                 ; LABCELL_X53_Y17_N15                          ; 106     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~24                                                                                                                                                                                                 ; LABCELL_X43_Y19_N54                          ; 363     ; Async. clear, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~30                                                                                                                                                                                                 ; LABCELL_X45_Y16_N3                           ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~31                                                                                                                                                                                                 ; LABCELL_X57_Y8_N18                           ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~46                                                                                                                                                                                                 ; LABCELL_X43_Y50_N24                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; MLABCELL_X65_Y6_N57                          ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[1]~0                                                                                                                                                                            ; MLABCELL_X65_Y6_N18                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[0]~0                                                                                                                                                                          ; MLABCELL_X65_Y6_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X66_Y13_N33                          ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[0]~0                                                                                                                                                                             ; LABCELL_X66_Y13_N30                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[0]~0                                                                                                                                                                           ; LABCELL_X66_Y13_N3                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[0]~1                                                                                                                                                                                ; MLABCELL_X47_Y58_N42                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ack[1]~0                                                                                                                                                                                ; MLABCELL_X47_Y57_N0                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; MLABCELL_X47_Y58_N36                         ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ch~0                                                                                                                                                                                    ; LABCELL_X46_Y58_N21                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X46_Y58_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X46_Y58_N29                               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                 ; LABCELL_X46_Y58_N57                          ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~1                                                                                                                                                                                 ; LABCELL_X46_Y58_N27                          ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X46_Y58_N20                               ; 16      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder1~2                                                                                                                                                                                      ; LABCELL_X46_Y31_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|Decoder1~3                                                                                                                                                                                      ; LABCELL_X46_Y31_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|Equal44~0                                                                                                                                        ; LABCELL_X35_Y28_N51                          ; 55      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|WideNor0~0                                                                                                                                       ; LABCELL_X43_Y28_N48                          ; 125     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|WideNor2                                                                                                                                         ; LABCELL_X43_Y28_N12                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|WideNor3                                                                                                                                         ; LABCELL_X43_Y28_N21                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|always9~0                                                                                                                                        ; LABCELL_X33_Y28_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_latch[1]~1                                                                                                                                 ; LABCELL_X46_Y30_N18                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_1:u2C|comb~0                                                                                                                          ; LABCELL_X37_Y31_N12                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_2:u2D|comb~1                                                                                                                          ; LABCELL_X37_Y31_N48                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_3:u1E|comb~1                                                                                                                          ; LABCELL_X37_Y31_N21                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~1                                                                                                                                           ; LABCELL_X50_Y31_N42                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~10                                                                                                                                          ; LABCELL_X57_Y31_N21                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~12                                                                                                                                          ; LABCELL_X37_Y29_N3                           ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~13                                                                                                                                          ; LABCELL_X37_Y29_N9                           ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~14                                                                                                                                          ; LABCELL_X36_Y29_N36                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~15                                                                                                                                          ; LABCELL_X36_Y29_N39                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|comb~8                                                                                                                                           ; LABCELL_X50_Y31_N3                           ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_10:u13A|comb~1                                                                                                                             ; LABCELL_X40_Y34_N0                           ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_11:u14A|comb~1                                                                                                                             ; LABCELL_X40_Y34_N3                           ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_12:u15A|comb~0                                                                                                                             ; LABCELL_X37_Y34_N12                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_1:u7J|comb~1                                                                                                                               ; LABCELL_X40_Y34_N57                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_2:u8J|comb~0                                                                                                                               ; LABCELL_X40_Y34_N39                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_3:u9J|comb~0                                                                                                                               ; LABCELL_X40_Y34_N6                           ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_4:u10J|comb~1                                                                                                                              ; LABCELL_X40_Y34_N30                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_5:u10D|comb~0                                                                                                                              ; LABCELL_X40_Y34_N54                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_7:u2J|comb~0                                                                                                                               ; LABCELL_X37_Y32_N54                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_8:u1J|comb~1                                                                                                                               ; LABCELL_X40_Y34_N21                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_9:u12A|comb~0                                                                                                                              ; LABCELL_X40_Y34_N18                          ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|h_cnt[7]                                                                                                                                ; FF_X35_Y28_N38                               ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k082:u6A|vblk~1                                                                                                                                  ; LABCELL_X35_Y28_N27                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k503:u11A|always0~0                                                                                                                              ; LABCELL_X35_Y30_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|k503:u11A|always0~1                                                                                                                              ; LABCELL_X35_Y30_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer0_h[0]~2                                                                                                                               ; LABCELL_X35_Y29_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|linebuffer1_h[0]~2                                                                                                                               ; LABCELL_X35_Y30_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mE                                                                                                                                               ; FF_X46_Y28_N17                               ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mQ                                                                                                                                               ; FF_X43_Y28_N35                               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_RESET                                                                                                            ; FF_X29_Y20_N2                                ; 80      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst2[7]~0                                                                                                                         ; MLABCELL_X15_Y26_N57                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst3[7]~0                                                                                                                         ; MLABCELL_X21_Y20_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]~1                                                                                                                             ; LABCELL_X22_Y20_N57                          ; 194     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|dp[2]~1                                                                                                                            ; LABCELL_X16_Y27_N30                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|dp[6]~8                                                                                                                            ; LABCELL_X16_Y27_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[14]~10                                                                                                                          ; LABCELL_X23_Y22_N12                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|ea[8]~5                                                                                                                            ; LABCELL_X22_Y22_N9                           ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|x[14]~15                                                                                                                           ; LABCELL_X17_Y27_N0                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|x[6]~12                                                                                                                            ; LABCELL_X17_Y27_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[14]~11                                                                                                                           ; LABCELL_X18_Y27_N12                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|y[6]~7                                                                                                                             ; LABCELL_X18_Y27_N45                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|CpuState.CPUSTATE_RESET                                                                                                            ; FF_X51_Y34_N26                               ; 84      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst2[7]~0                                                                                                                         ; LABCELL_X55_Y25_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|Inst3[7]~0                                                                                                                         ; LABCELL_X50_Y30_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[7]~1                                                                                                                             ; MLABCELL_X52_Y35_N6                          ; 191     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|dp[4]~1                                                                                                                            ; LABCELL_X68_Y29_N21                          ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|dp[6]~6                                                                                                                            ; LABCELL_X60_Y25_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[14]~10                                                                                                                          ; LABCELL_X48_Y29_N48                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|ea[15]~5                                                                                                                           ; LABCELL_X51_Y29_N54                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[14]~8                                                                                                                            ; LABCELL_X61_Y25_N0                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|x[6]~13                                                                                                                            ; LABCELL_X61_Y25_N18                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[14]~6                                                                                                                            ; LABCELL_X62_Y25_N12                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|y[6]~11                                                                                                                            ; LABCELL_X62_Y25_N18                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|red~0                                                                                                                                            ; LABCELL_X45_Y26_N51                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sE                                                                                                                                               ; FF_X43_Y28_N29                               ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_code[7]~0                                                                                                                                 ; LABCELL_X35_Y28_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lbuff_en~0                                                                                                                                ; LABCELL_X37_Y29_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lut_prom:u16C|comb~0                                                                                                                      ; LABCELL_X43_Y31_N36                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_color[0]~0                                                                                                                                  ; LABCELL_X42_Y27_N12                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|comb~0                                                                                                                         ; LABCELL_X37_Y31_N18                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|u9F_wren~2                                                                                                                                       ; LABCELL_X27_Y31_N45                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|xscroll_reg[2]~1                                                                                                                                 ; LABCELL_X45_Y30_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|yscroll_reg[0]~3                                                                                                                                 ; LABCELL_X46_Y30_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|DI_Reg[7]~0                                                                                                                             ; LABCELL_X17_Y8_N27                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|ACC[7]~6                                                                                                                         ; LABCELL_X12_Y11_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|A[12]~17                                                                                                                         ; LABCELL_X12_Y12_N12                          ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|A[15]~10                                                                                                                         ; LABCELL_X12_Y10_N30                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Alternate~0                                                                                                                      ; LABCELL_X11_Y12_N21                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Ap[0]~0                                                                                                                          ; LABCELL_X13_Y10_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|BusA[6]~5                                                                                                                        ; MLABCELL_X15_Y12_N33                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|BusB[6]~5                                                                                                                        ; LABCELL_X13_Y12_N21                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|BusB[6]~6                                                                                                                        ; LABCELL_X13_Y12_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|DO[7]~4                                                                                                                          ; LABCELL_X16_Y11_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[5]~63                                                                                                                          ; LABCELL_X13_Y10_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[5]~2                                                                                                                          ; LABCELL_X12_Y9_N27                           ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IR[7]~3                                                                                                                          ; LABCELL_X10_Y8_N48                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|ISet[1]~2                                                                                                                        ; LABCELL_X11_Y8_N6                            ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|IStatus[1]~1                                                                                                                     ; MLABCELL_X15_Y7_N48                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|MCycle[2]~2                                                                                                                      ; LABCELL_X12_Y10_N48                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|PC[15]~14                                                                                                                        ; LABCELL_X12_Y10_N54                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|Pre_XY_F_M[2]~1                                                                                                                  ; LABCELL_X12_Y10_N51                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R[6]~2                                                                                                                           ; LABCELL_X17_Y14_N0                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|R~1                                                                                                                              ; LABCELL_X18_Y13_N15                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[15]~8                                                                                                                         ; LABCELL_X13_Y11_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|SP[7]~5                                                                                                                          ; LABCELL_X13_Y11_N48                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[0][0]~6                                                                                                       ; LABCELL_X7_Y11_N45                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[1][0]~8                                                                                                       ; LABCELL_X9_Y10_N9                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[2][0]~5                                                                                                       ; LABCELL_X10_Y11_N39                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[3][0]~7                                                                                                       ; LABCELL_X9_Y10_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[4][0]~1                                                                                                       ; LABCELL_X7_Y11_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[5][0]~2                                                                                                       ; LABCELL_X7_Y11_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[6][0]~3                                                                                                       ; LABCELL_X7_Y11_N24                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsH[7][0]~4                                                                                                       ; LABCELL_X7_Y11_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[0][0]~7                                                                                                       ; LABCELL_X7_Y11_N42                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[1][0]~6                                                                                                       ; LABCELL_X7_Y11_N0                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[2][0]~8                                                                                                       ; LABCELL_X7_Y11_N3                            ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[3][0]~5                                                                                                       ; LABCELL_X7_Y11_N54                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[4][0]~1                                                                                                       ; LABCELL_X7_Y11_N36                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[5][0]~2                                                                                                       ; LABCELL_X7_Y11_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[6][0]~3                                                                                                       ; LABCELL_X7_Y11_N6                            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|T80_Reg:Regs|RegsL[7][0]~4                                                                                                       ; LABCELL_X7_Y11_N12                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ[10]~29                                                                                                                        ; LABCELL_X12_Y13_N54                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ[15]~36                                                                                                                        ; LABCELL_X12_Y13_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ[7]~21                                                                                                                         ; LABCELL_X12_Y13_N30                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|WZ~34                                                                                                                            ; LABCELL_X11_Y6_N30                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|XY_State[1]~1                                                                                                                    ; LABCELL_X11_Y8_N51                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|always1~3                                                                                                                                       ; LABCELL_X46_Y30_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|always4~0                                                                                                                                       ; LABCELL_X23_Y15_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|always5~0                                                                                                                                       ; LABCELL_X18_Y15_N30                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|comb~1                                                                                                                                          ; LABCELL_X18_Y15_N18                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|eprom_6:A6|comb~0                                                                                                                               ; LABCELL_X37_Y31_N0                           ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|irq_clr                                                                                                                                         ; MLABCELL_X15_Y8_N27                          ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jt49_dcrm2:dcrm_sn0|integ[19]~0                                                                                                                 ; LABCELL_X22_Y13_N24                          ; 111     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jtframe_frac_cen:sound_cen|LessThan0~1                                                                                                          ; LABCELL_X33_Y23_N27                          ; 22      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jtframe_frac_cen:sound_cen|cen[0]                                                                                                               ; FF_X27_Y15_N29                               ; 114     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jtframe_frac_cen:sound_cen|cen[1]                                                                                                               ; FF_X31_Y21_N26                               ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_clock_div:clock_div_b|clk_en_o~0                                                                                         ; LABCELL_X29_Y17_N54                          ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]~0                                                                                       ; LABCELL_X27_Y18_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|lfsr_q[0]~0                                                                                                ; LABCELL_X27_Y18_N39                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|lfsr~0                                                                                                     ; LABCELL_X27_Y18_N48                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_noise:noise_b|nf_q[0]~0                                                                                                  ; LABCELL_X27_Y18_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|Equal0~2                                                                                                    ; LABCELL_X22_Y18_N54                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|a_q[0]~0                                                                                                    ; LABCELL_X27_Y18_N12                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|f_q[0]~0                                                                                                    ; LABCELL_X27_Y18_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone1_b|f_q[6]~1                                                                                                    ; LABCELL_X27_Y18_N6                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|Equal0~2                                                                                                    ; LABCELL_X27_Y14_N36                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|a_q[0]~0                                                                                                    ; LABCELL_X27_Y18_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|f_q[0]~1                                                                                                    ; LABCELL_X27_Y18_N3                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone2_b|f_q[6]~2                                                                                                    ; LABCELL_X24_Y18_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|Equal0~2                                                                                                    ; LABCELL_X24_Y18_N54                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|f_q[0]~0                                                                                                    ; LABCELL_X24_Y18_N42                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E5|sn76489_tone:tone3_b|f_q[6]~1                                                                                                    ; LABCELL_X24_Y18_N45                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_clock_div:clock_div_b|clk_en_o~0                                                                                         ; LABCELL_X29_Y17_N6                           ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]~0                                                                                       ; LABCELL_X24_Y15_N3                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|lfsr_q[0]~0                                                                                                ; LABCELL_X24_Y15_N9                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|lfsr~0                                                                                                     ; LABCELL_X24_Y15_N57                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_noise:noise_b|nf_q[0]~0                                                                                                  ; LABCELL_X24_Y13_N30                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|Equal0~2                                                                                                    ; MLABCELL_X25_Y15_N48                         ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|a_q[0]~0                                                                                                    ; LABCELL_X24_Y15_N51                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|f_q[0]~0                                                                                                    ; LABCELL_X24_Y15_N18                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone1_b|f_q[6]~1                                                                                                    ; LABCELL_X24_Y15_N48                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|Equal0~2                                                                                                    ; LABCELL_X23_Y17_N18                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[0]~1                                                                                                    ; LABCELL_X23_Y15_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone2_b|f_q[6]~2                                                                                                    ; LABCELL_X24_Y15_N30                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|Equal0~2                                                                                                    ; MLABCELL_X28_Y15_N48                         ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|f_q[0]~0                                                                                                    ; LABCELL_X24_Y15_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E6|sn76489_tone:tone3_b|f_q[6]~1                                                                                                    ; LABCELL_X23_Y15_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_clock_div:clock_div_b|clk_en_o~0                                                                                         ; LABCELL_X29_Y17_N36                          ; 54      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0]~0                                                                                       ; LABCELL_X24_Y15_N33                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|lfsr_q[0]~0                                                                                                ; LABCELL_X24_Y17_N27                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|lfsr~0                                                                                                     ; MLABCELL_X25_Y14_N27                         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_noise:noise_b|nf_q[0]~0                                                                                                  ; LABCELL_X24_Y17_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|Equal0~2                                                                                                    ; LABCELL_X27_Y16_N24                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|a_q[0]~0                                                                                                    ; MLABCELL_X25_Y14_N24                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|f_q[0]~0                                                                                                    ; MLABCELL_X28_Y16_N3                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone1_b|f_q[6]~1                                                                                                    ; MLABCELL_X28_Y16_N54                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|Equal0~2                                                                                                    ; LABCELL_X29_Y16_N12                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|f_q[0]~1                                                                                                    ; MLABCELL_X28_Y16_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone2_b|f_q[6]~2                                                                                                    ; MLABCELL_X28_Y16_N57                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|Equal0~2                                                                                                    ; MLABCELL_X28_Y17_N30                         ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|f_q[0]~0                                                                                                    ; MLABCELL_X28_Y16_N45                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_tone:tone3_b|f_q[6]~1                                                                                                    ; MLABCELL_X28_Y16_N42                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|x0[3]~0                                                                                                     ; LABCELL_X18_Y17_N48                          ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|x1[0]~0                                                                                       ; MLABCELL_X21_Y15_N18                         ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|x1[7]~0                                                                                       ; LABCELL_X18_Y16_N12                          ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|x1[15]~0                                                                                            ; MLABCELL_X21_Y9_N51                          ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|y0[0]~0                                                                                             ; LABCELL_X31_Y10_N24                          ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|x1[14]~0                                                                                    ; LABCELL_X33_Y16_N12                          ; 44      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|always0~0                                                                                                                                                             ; LABCELL_X45_Y26_N6                           ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~0                                                                                                                                             ; LABCELL_X48_Y22_N27                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~1                                                                                                                                             ; LABCELL_X48_Y22_N42                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_h|always0~2                                                                                                                                             ; LABCELL_X48_Y22_N51                          ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~0                                                                                                                                             ; LABCELL_X77_Y24_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~1                                                                                                                                             ; LABCELL_X77_Y24_N0                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|sync_fix:sync_v|always0~2                                                                                                                                             ; LABCELL_X77_Y24_N45                          ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|CE_PIXEL                                                                                                                                      ; FF_X64_Y20_N17                               ; 70      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|VGA_DE                                                                                                                                        ; FF_X50_Y23_N5                                ; 83      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                   ; LABCELL_X66_Y21_N21                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                   ; LABCELL_X66_Y21_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|always2~0                                                                                                                    ; LABCELL_X64_Y20_N57                          ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[3]~0                                                                                                             ; LABCELL_X66_Y21_N3                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Equal8~16                                                                                                                      ; LABCELL_X64_Y22_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]~0                                                                                               ; MLABCELL_X78_Y17_N3                          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[4]~1                                                                                               ; MLABCELL_X78_Y17_N0                          ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                           ; LABCELL_X77_Y19_N9                           ; 156     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                             ; MLABCELL_X78_Y19_N42                         ; 110     ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                           ; MLABCELL_X72_Y19_N33                         ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                            ; LABCELL_X77_Y19_N0                           ; 243     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                               ; FF_X71_Y20_N26                               ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                               ; LABCELL_X73_Y19_N27                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                               ; LABCELL_X73_Y19_N18                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[5]~0                                                                                                            ; LABCELL_X71_Y20_N0                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                    ; LABCELL_X71_Y20_N9                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                     ; LABCELL_X68_Y18_N6                           ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                              ; FF_X71_Y20_N20                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~2                                                                                                          ; MLABCELL_X72_Y18_N0                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~1                                                                                                           ; MLABCELL_X72_Y19_N51                         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~2                                                                                                          ; LABCELL_X77_Y17_N18                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~1                                                                                                         ; LABCELL_X73_Y19_N57                          ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~0                                                                                                         ; MLABCELL_X78_Y17_N42                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~0                                                                                                      ; MLABCELL_X72_Y19_N15                         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                             ; FF_X72_Y19_N13                               ; 10      ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                           ; MLABCELL_X78_Y18_N12                         ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                           ; LABCELL_X73_Y19_N54                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                      ; LABCELL_X64_Y20_N36                          ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                      ; MLABCELL_X65_Y20_N30                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always0~2                                                                                                                      ; LABCELL_X63_Y20_N9                           ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always2~0                                                                                                                      ; LABCELL_X63_Y21_N51                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                      ; LABCELL_X66_Y22_N21                          ; 74      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                      ; MLABCELL_X65_Y20_N33                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                      ; LABCELL_X67_Y22_N3                           ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                         ; FF_X64_Y20_N19                               ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                         ; FF_X75_Y17_N53                               ; 488     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                         ; FF_X63_Y20_N2                                ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                         ; LABCELL_X70_Y18_N54                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]~1                                                                                                                ; LABCELL_X60_Y20_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_len[6]~1                                                                                                                   ; LABCELL_X61_Y20_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[4]~1                                                                                                               ; LABCELL_X62_Y20_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                    ; LABCELL_X64_Y20_N6                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                          ; LABCELL_X66_Y22_N9                           ; 42      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|ACCESS_PAUSEPAD[7]~0                                                                                                                                                                 ; LABCELL_X29_Y32_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|CHANGEMASK[0]~0                                                                                                                                                                      ; LABCELL_X29_Y32_N51                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|CHECK_HOLD[0]~0                                                                                                                                                                      ; LABCELL_X29_Y33_N54                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|CHECK_WAIT[0]~0                                                                                                                                                                      ; LABCELL_X29_Y32_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|START_WAIT[0]~1                                                                                                                                                                      ; LABCELL_X29_Y33_N9                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|WRITE_HOLD[0]~0                                                                                                                                                                      ; MLABCELL_X28_Y32_N6                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|WRITE_REPEATCOUNT[0]~1                                                                                                                                                               ; LABCELL_X22_Y34_N21                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|WRITE_REPEATWAIT[0]~0                                                                                                                                                                ; LABCELL_X29_Y32_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|always0~13                                                                                                                                                                           ; LABCELL_X29_Y35_N48                          ; 50      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|always0~15                                                                                                                                                                           ; LABCELL_X43_Y31_N33                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|buffer_addr[0]~1                                                                                                                                                                     ; LABCELL_X29_Y35_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|buffer_addr~0                                                                                                                                                                        ; MLABCELL_X28_Y35_N0                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|buffer_write                                                                                                                                                                         ; FF_X28_Y35_N47                               ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[0]~7                                                                                                                                                                     ; LABCELL_X30_Y32_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[104]~25                                                                                                                                                                  ; LABCELL_X30_Y32_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[112]~22                                                                                                                                                                  ; LABCELL_X30_Y32_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[120]~26                                                                                                                                                                  ; LABCELL_X29_Y32_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[128]~27                                                                                                                                                                  ; LABCELL_X30_Y32_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[136]~31                                                                                                                                                                  ; LABCELL_X31_Y34_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[144]~28                                                                                                                                                                  ; LABCELL_X30_Y32_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[152]~32                                                                                                                                                                  ; MLABCELL_X34_Y34_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[160]~29                                                                                                                                                                  ; LABCELL_X31_Y34_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[168]~33                                                                                                                                                                  ; MLABCELL_X34_Y34_N3                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[16]~12                                                                                                                                                                   ; LABCELL_X30_Y32_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[176]~30                                                                                                                                                                  ; LABCELL_X30_Y32_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[184]~34                                                                                                                                                                  ; MLABCELL_X34_Y34_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[192]~35                                                                                                                                                                  ; LABCELL_X30_Y32_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[200]~36                                                                                                                                                                  ; LABCELL_X31_Y34_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[208]~37                                                                                                                                                                  ; LABCELL_X30_Y32_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[216]~38                                                                                                                                                                  ; LABCELL_X31_Y34_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[224]~39                                                                                                                                                                  ; LABCELL_X31_Y34_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[232]~40                                                                                                                                                                  ; LABCELL_X31_Y34_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[240]~41                                                                                                                                                                  ; LABCELL_X31_Y34_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[248]~42                                                                                                                                                                  ; LABCELL_X29_Y32_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[24]~14                                                                                                                                                                   ; LABCELL_X31_Y34_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[32]~15                                                                                                                                                                   ; LABCELL_X31_Y34_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[40]~16                                                                                                                                                                   ; LABCELL_X30_Y32_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[48]~17                                                                                                                                                                   ; LABCELL_X30_Y32_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[56]~18                                                                                                                                                                   ; LABCELL_X30_Y32_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[64]~19                                                                                                                                                                   ; LABCELL_X30_Y32_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[72]~23                                                                                                                                                                   ; LABCELL_X31_Y34_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[80]~20                                                                                                                                                                   ; LABCELL_X30_Y32_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[88]~24                                                                                                                                                                   ; LABCELL_X31_Y34_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[8]~10                                                                                                                                                                    ; LABCELL_X31_Y34_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|change_mask[96]~21                                                                                                                                                                   ; LABCELL_X31_Y34_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|comb~1                                                                                                                                                                               ; LABCELL_X29_Y32_N0                           ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|comb~2                                                                                                                                                                               ; LABCELL_X29_Y32_N18                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|comb~3                                                                                                                                                                               ; LABCELL_X29_Y32_N30                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|comb~4                                                                                                                                                                               ; LABCELL_X29_Y32_N21                          ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|compare_changed~0                                                                                                                                                                    ; LABCELL_X29_Y35_N42                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|counter[0]~10                                                                                                                                                                        ; LABCELL_X16_Y34_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|data_addr[0]~12                                                                                                                                                                      ; MLABCELL_X21_Y35_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|data_addr[4]~9                                                                                                                                                                       ; MLABCELL_X21_Y35_N30                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|downloaded_config                                                                                                                                                                    ; FF_X42_Y31_N14                               ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|downloaded_config~0                                                                                                                                                                  ; LABCELL_X42_Y31_N0                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~1                                                                                                                                                   ; LABCELL_X9_Y49_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~100                                                                                                                                                 ; LABCELL_X9_Y49_N0                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~101                                                                                                                                                 ; MLABCELL_X6_Y48_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~102                                                                                                                                                 ; LABCELL_X7_Y48_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~103                                                                                                                                                 ; LABCELL_X13_Y46_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~104                                                                                                                                                 ; LABCELL_X9_Y48_N21                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~105                                                                                                                                                 ; LABCELL_X11_Y48_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~106                                                                                                                                                 ; MLABCELL_X8_Y47_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~107                                                                                                                                                 ; MLABCELL_X6_Y44_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~108                                                                                                                                                 ; LABCELL_X9_Y46_N33                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~109                                                                                                                                                 ; MLABCELL_X6_Y46_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~11                                                                                                                                                  ; MLABCELL_X8_Y49_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~110                                                                                                                                                 ; LABCELL_X9_Y46_N45                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~111                                                                                                                                                 ; MLABCELL_X6_Y46_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~112                                                                                                                                                 ; LABCELL_X10_Y48_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~113                                                                                                                                                 ; LABCELL_X9_Y48_N0                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~114                                                                                                                                                 ; LABCELL_X4_Y44_N51                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~115                                                                                                                                                 ; LABCELL_X4_Y44_N6                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~116                                                                                                                                                 ; LABCELL_X7_Y48_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~117                                                                                                                                                 ; LABCELL_X7_Y45_N57                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~118                                                                                                                                                 ; MLABCELL_X6_Y45_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~119                                                                                                                                                 ; LABCELL_X4_Y45_N30                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~120                                                                                                                                                 ; LABCELL_X9_Y49_N24                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~121                                                                                                                                                 ; LABCELL_X7_Y44_N33                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~122                                                                                                                                                 ; LABCELL_X4_Y47_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~123                                                                                                                                                 ; MLABCELL_X6_Y44_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~124                                                                                                                                                 ; LABCELL_X7_Y48_N51                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~125                                                                                                                                                 ; MLABCELL_X3_Y46_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~126                                                                                                                                                 ; MLABCELL_X8_Y49_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~127                                                                                                                                                 ; MLABCELL_X6_Y45_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~128                                                                                                                                                 ; LABCELL_X18_Y46_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~129                                                                                                                                                 ; LABCELL_X13_Y46_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~13                                                                                                                                                  ; MLABCELL_X8_Y51_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~130                                                                                                                                                 ; LABCELL_X10_Y47_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~131                                                                                                                                                 ; LABCELL_X13_Y46_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~132                                                                                                                                                 ; MLABCELL_X8_Y48_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~133                                                                                                                                                 ; LABCELL_X11_Y50_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~134                                                                                                                                                 ; LABCELL_X12_Y47_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~135                                                                                                                                                 ; LABCELL_X13_Y46_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~136                                                                                                                                                 ; LABCELL_X10_Y47_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~137                                                                                                                                                 ; LABCELL_X12_Y48_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~138                                                                                                                                                 ; LABCELL_X4_Y47_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~139                                                                                                                                                 ; MLABCELL_X6_Y48_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~140                                                                                                                                                 ; LABCELL_X9_Y48_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~141                                                                                                                                                 ; LABCELL_X7_Y48_N6                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~142                                                                                                                                                 ; LABCELL_X10_Y50_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~143                                                                                                                                                 ; MLABCELL_X6_Y46_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~144                                                                                                                                                 ; MLABCELL_X6_Y48_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~145                                                                                                                                                 ; MLABCELL_X6_Y44_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~146                                                                                                                                                 ; LABCELL_X7_Y44_N0                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~147                                                                                                                                                 ; LABCELL_X4_Y47_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~148                                                                                                                                                 ; LABCELL_X7_Y45_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~149                                                                                                                                                 ; LABCELL_X17_Y46_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~15                                                                                                                                                  ; LABCELL_X7_Y51_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~150                                                                                                                                                 ; LABCELL_X10_Y48_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~151                                                                                                                                                 ; LABCELL_X9_Y48_N48                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~152                                                                                                                                                 ; MLABCELL_X8_Y48_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~153                                                                                                                                                 ; MLABCELL_X6_Y44_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~154                                                                                                                                                 ; LABCELL_X9_Y48_N42                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~155                                                                                                                                                 ; LABCELL_X7_Y51_N57                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~156                                                                                                                                                 ; MLABCELL_X8_Y48_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~157                                                                                                                                                 ; LABCELL_X4_Y45_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~158                                                                                                                                                 ; MLABCELL_X3_Y46_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~159                                                                                                                                                 ; MLABCELL_X6_Y45_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~160                                                                                                                                                 ; MLABCELL_X6_Y53_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~161                                                                                                                                                 ; MLABCELL_X6_Y53_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~162                                                                                                                                                 ; LABCELL_X4_Y53_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~163                                                                                                                                                 ; LABCELL_X4_Y53_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~164                                                                                                                                                 ; LABCELL_X10_Y54_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~165                                                                                                                                                 ; MLABCELL_X8_Y53_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~166                                                                                                                                                 ; MLABCELL_X15_Y55_N33                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~167                                                                                                                                                 ; MLABCELL_X6_Y49_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~168                                                                                                                                                 ; LABCELL_X10_Y51_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~169                                                                                                                                                 ; LABCELL_X10_Y55_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~17                                                                                                                                                  ; LABCELL_X9_Y49_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~170                                                                                                                                                 ; LABCELL_X19_Y55_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~171                                                                                                                                                 ; LABCELL_X13_Y51_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~172                                                                                                                                                 ; LABCELL_X11_Y52_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~173                                                                                                                                                 ; LABCELL_X10_Y53_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~174                                                                                                                                                 ; LABCELL_X12_Y54_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~175                                                                                                                                                 ; MLABCELL_X15_Y55_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~176                                                                                                                                                 ; LABCELL_X18_Y51_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~177                                                                                                                                                 ; LABCELL_X19_Y51_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~178                                                                                                                                                 ; MLABCELL_X15_Y49_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~179                                                                                                                                                 ; LABCELL_X13_Y50_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~180                                                                                                                                                 ; LABCELL_X9_Y51_N18                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~181                                                                                                                                                 ; MLABCELL_X21_Y51_N3                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~182                                                                                                                                                 ; MLABCELL_X21_Y51_N0                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~183                                                                                                                                                 ; LABCELL_X13_Y51_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~184                                                                                                                                                 ; LABCELL_X17_Y49_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~185                                                                                                                                                 ; MLABCELL_X21_Y50_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~186                                                                                                                                                 ; LABCELL_X19_Y50_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~187                                                                                                                                                 ; LABCELL_X13_Y50_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~188                                                                                                                                                 ; LABCELL_X23_Y49_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~189                                                                                                                                                 ; LABCELL_X23_Y49_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~19                                                                                                                                                  ; MLABCELL_X6_Y50_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~190                                                                                                                                                 ; LABCELL_X22_Y51_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~191                                                                                                                                                 ; LABCELL_X23_Y51_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~192                                                                                                                                                 ; LABCELL_X7_Y53_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~193                                                                                                                                                 ; LABCELL_X10_Y51_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~194                                                                                                                                                 ; LABCELL_X7_Y53_N21                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~195                                                                                                                                                 ; MLABCELL_X8_Y53_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~196                                                                                                                                                 ; LABCELL_X2_Y53_N33                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~197                                                                                                                                                 ; LABCELL_X7_Y53_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~198                                                                                                                                                 ; LABCELL_X2_Y53_N18                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~199                                                                                                                                                 ; MLABCELL_X8_Y52_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~200                                                                                                                                                 ; LABCELL_X13_Y51_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~201                                                                                                                                                 ; LABCELL_X13_Y51_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~202                                                                                                                                                 ; LABCELL_X17_Y51_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~203                                                                                                                                                 ; LABCELL_X10_Y49_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~204                                                                                                                                                 ; MLABCELL_X15_Y50_N39                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~205                                                                                                                                                 ; LABCELL_X9_Y49_N42                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~206                                                                                                                                                 ; LABCELL_X9_Y51_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~207                                                                                                                                                 ; LABCELL_X10_Y55_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~208                                                                                                                                                 ; LABCELL_X10_Y49_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~209                                                                                                                                                 ; LABCELL_X18_Y50_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~21                                                                                                                                                  ; LABCELL_X13_Y50_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~210                                                                                                                                                 ; LABCELL_X17_Y49_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~211                                                                                                                                                 ; MLABCELL_X15_Y50_N18                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~212                                                                                                                                                 ; LABCELL_X19_Y49_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~213                                                                                                                                                 ; LABCELL_X18_Y51_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~214                                                                                                                                                 ; LABCELL_X19_Y49_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~215                                                                                                                                                 ; LABCELL_X23_Y47_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~216                                                                                                                                                 ; LABCELL_X17_Y48_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~217                                                                                                                                                 ; MLABCELL_X21_Y50_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~218                                                                                                                                                 ; MLABCELL_X15_Y50_N27                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~219                                                                                                                                                 ; LABCELL_X13_Y51_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~220                                                                                                                                                 ; LABCELL_X17_Y46_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~221                                                                                                                                                 ; LABCELL_X22_Y51_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~222                                                                                                                                                 ; LABCELL_X17_Y49_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~223                                                                                                                                                 ; LABCELL_X23_Y46_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~224                                                                                                                                                 ; LABCELL_X16_Y54_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~225                                                                                                                                                 ; LABCELL_X16_Y54_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~226                                                                                                                                                 ; LABCELL_X13_Y53_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~227                                                                                                                                                 ; LABCELL_X13_Y54_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~228                                                                                                                                                 ; LABCELL_X16_Y54_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~229                                                                                                                                                 ; MLABCELL_X15_Y50_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~23                                                                                                                                                  ; LABCELL_X9_Y48_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~230                                                                                                                                                 ; MLABCELL_X15_Y50_N15                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~231                                                                                                                                                 ; LABCELL_X13_Y51_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~232                                                                                                                                                 ; LABCELL_X16_Y49_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~233                                                                                                                                                 ; LABCELL_X16_Y49_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~234                                                                                                                                                 ; LABCELL_X18_Y55_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~235                                                                                                                                                 ; LABCELL_X16_Y54_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~236                                                                                                                                                 ; LABCELL_X18_Y50_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~237                                                                                                                                                 ; LABCELL_X18_Y50_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~238                                                                                                                                                 ; MLABCELL_X21_Y51_N24                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~239                                                                                                                                                 ; LABCELL_X23_Y53_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~240                                                                                                                                                 ; LABCELL_X16_Y53_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~241                                                                                                                                                 ; LABCELL_X16_Y53_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~242                                                                                                                                                 ; MLABCELL_X15_Y53_N21                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~243                                                                                                                                                 ; LABCELL_X13_Y51_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~244                                                                                                                                                 ; LABCELL_X9_Y52_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~245                                                                                                                                                 ; MLABCELL_X8_Y51_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~246                                                                                                                                                 ; MLABCELL_X15_Y50_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~247                                                                                                                                                 ; LABCELL_X13_Y51_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~248                                                                                                                                                 ; MLABCELL_X15_Y53_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~249                                                                                                                                                 ; LABCELL_X17_Y53_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~25                                                                                                                                                  ; LABCELL_X7_Y51_N30                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~250                                                                                                                                                 ; LABCELL_X13_Y50_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~251                                                                                                                                                 ; LABCELL_X17_Y53_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~252                                                                                                                                                 ; LABCELL_X18_Y52_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~253                                                                                                                                                 ; LABCELL_X18_Y52_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~254                                                                                                                                                 ; LABCELL_X17_Y51_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~255                                                                                                                                                 ; LABCELL_X13_Y52_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~256                                                                                                                                                 ; LABCELL_X4_Y53_N18                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~257                                                                                                                                                 ; LABCELL_X19_Y55_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~258                                                                                                                                                 ; LABCELL_X18_Y55_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~259                                                                                                                                                 ; LABCELL_X13_Y50_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~260                                                                                                                                                 ; LABCELL_X13_Y54_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~261                                                                                                                                                 ; LABCELL_X12_Y54_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~262                                                                                                                                                 ; MLABCELL_X15_Y55_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~263                                                                                                                                                 ; MLABCELL_X15_Y55_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~264                                                                                                                                                 ; LABCELL_X19_Y51_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~265                                                                                                                                                 ; MLABCELL_X15_Y50_N24                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~266                                                                                                                                                 ; MLABCELL_X15_Y50_N9                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~267                                                                                                                                                 ; MLABCELL_X21_Y50_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~268                                                                                                                                                 ; MLABCELL_X21_Y53_N39                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~269                                                                                                                                                 ; MLABCELL_X21_Y53_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~27                                                                                                                                                  ; MLABCELL_X6_Y50_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~270                                                                                                                                                 ; LABCELL_X22_Y51_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~271                                                                                                                                                 ; MLABCELL_X21_Y53_N21                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~272                                                                                                                                                 ; LABCELL_X9_Y52_N6                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~273                                                                                                                                                 ; LABCELL_X7_Y53_N3                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~274                                                                                                                                                 ; LABCELL_X11_Y52_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~275                                                                                                                                                 ; LABCELL_X11_Y50_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~276                                                                                                                                                 ; LABCELL_X13_Y52_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~277                                                                                                                                                 ; LABCELL_X13_Y52_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~278                                                                                                                                                 ; LABCELL_X13_Y52_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~279                                                                                                                                                 ; LABCELL_X12_Y52_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~280                                                                                                                                                 ; MLABCELL_X8_Y52_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~281                                                                                                                                                 ; MLABCELL_X15_Y50_N33                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~282                                                                                                                                                 ; LABCELL_X13_Y50_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~283                                                                                                                                                 ; LABCELL_X17_Y51_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~284                                                                                                                                                 ; MLABCELL_X15_Y55_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~285                                                                                                                                                 ; LABCELL_X19_Y52_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~286                                                                                                                                                 ; MLABCELL_X15_Y55_N51                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~287                                                                                                                                                 ; LABCELL_X22_Y44_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~29                                                                                                                                                  ; LABCELL_X4_Y47_N36                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~3                                                                                                                                                   ; LABCELL_X10_Y49_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~31                                                                                                                                                  ; LABCELL_X7_Y51_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~32                                                                                                                                                  ; LABCELL_X11_Y48_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~33                                                                                                                                                  ; LABCELL_X10_Y49_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~34                                                                                                                                                  ; MLABCELL_X15_Y46_N3                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~35                                                                                                                                                  ; LABCELL_X11_Y48_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~36                                                                                                                                                  ; LABCELL_X16_Y49_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~37                                                                                                                                                  ; MLABCELL_X8_Y48_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~38                                                                                                                                                  ; LABCELL_X17_Y46_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~39                                                                                                                                                  ; MLABCELL_X15_Y50_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~40                                                                                                                                                  ; LABCELL_X13_Y48_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~41                                                                                                                                                  ; LABCELL_X17_Y48_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~42                                                                                                                                                  ; LABCELL_X12_Y48_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~43                                                                                                                                                  ; MLABCELL_X15_Y50_N0                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~44                                                                                                                                                  ; LABCELL_X13_Y50_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~45                                                                                                                                                  ; MLABCELL_X15_Y49_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~46                                                                                                                                                  ; LABCELL_X13_Y50_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~47                                                                                                                                                  ; LABCELL_X13_Y51_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~49                                                                                                                                                  ; LABCELL_X10_Y50_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~5                                                                                                                                                   ; LABCELL_X9_Y51_N24                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~51                                                                                                                                                  ; LABCELL_X9_Y46_N30                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~53                                                                                                                                                  ; LABCELL_X7_Y48_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~55                                                                                                                                                  ; LABCELL_X10_Y48_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~57                                                                                                                                                  ; LABCELL_X2_Y49_N54                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~59                                                                                                                                                  ; LABCELL_X13_Y51_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~61                                                                                                                                                  ; MLABCELL_X8_Y49_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~63                                                                                                                                                  ; MLABCELL_X6_Y48_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~65                                                                                                                                                  ; MLABCELL_X8_Y51_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~67                                                                                                                                                  ; MLABCELL_X8_Y48_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~69                                                                                                                                                  ; LABCELL_X10_Y50_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~7                                                                                                                                                   ; MLABCELL_X8_Y48_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~71                                                                                                                                                  ; LABCELL_X11_Y50_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~73                                                                                                                                                  ; LABCELL_X4_Y49_N39                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~75                                                                                                                                                  ; LABCELL_X4_Y49_N45                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~77                                                                                                                                                  ; MLABCELL_X6_Y49_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~79                                                                                                                                                  ; MLABCELL_X6_Y49_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~80                                                                                                                                                  ; LABCELL_X13_Y48_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~81                                                                                                                                                  ; MLABCELL_X15_Y50_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~82                                                                                                                                                  ; LABCELL_X13_Y53_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~83                                                                                                                                                  ; MLABCELL_X8_Y48_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~84                                                                                                                                                  ; LABCELL_X19_Y46_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~85                                                                                                                                                  ; LABCELL_X13_Y47_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~86                                                                                                                                                  ; LABCELL_X18_Y46_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~87                                                                                                                                                  ; LABCELL_X17_Y49_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~88                                                                                                                                                  ; LABCELL_X16_Y49_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~89                                                                                                                                                  ; LABCELL_X17_Y48_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~9                                                                                                                                                   ; LABCELL_X10_Y49_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~90                                                                                                                                                  ; LABCELL_X12_Y49_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~91                                                                                                                                                  ; LABCELL_X16_Y49_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~92                                                                                                                                                  ; LABCELL_X17_Y47_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~93                                                                                                                                                  ; LABCELL_X17_Y49_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~94                                                                                                                                                  ; LABCELL_X10_Y47_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~95                                                                                                                                                  ; LABCELL_X17_Y47_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~96                                                                                                                                                  ; LABCELL_X10_Y51_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~97                                                                                                                                                  ; MLABCELL_X15_Y46_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~98                                                                                                                                                  ; MLABCELL_X15_Y46_N27                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_buffer|Decoder0~99                                                                                                                                                  ; LABCELL_X10_Y47_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~1                                                                                                                                                     ; MLABCELL_X39_Y43_N21                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~100                                                                                                                                                   ; LABCELL_X12_Y38_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~101                                                                                                                                                   ; LABCELL_X18_Y39_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~102                                                                                                                                                   ; LABCELL_X16_Y38_N36                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~103                                                                                                                                                   ; LABCELL_X18_Y38_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~104                                                                                                                                                   ; MLABCELL_X8_Y35_N54                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~105                                                                                                                                                   ; LABCELL_X9_Y39_N24                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~106                                                                                                                                                   ; LABCELL_X10_Y39_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~107                                                                                                                                                   ; LABCELL_X7_Y39_N33                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~108                                                                                                                                                   ; MLABCELL_X8_Y36_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~109                                                                                                                                                   ; LABCELL_X18_Y39_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~11                                                                                                                                                    ; LABCELL_X33_Y44_N27                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~110                                                                                                                                                   ; LABCELL_X19_Y39_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~111                                                                                                                                                   ; MLABCELL_X15_Y37_N36                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~112                                                                                                                                                   ; LABCELL_X13_Y34_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~113                                                                                                                                                   ; MLABCELL_X21_Y36_N24                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~114                                                                                                                                                   ; LABCELL_X13_Y35_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~115                                                                                                                                                   ; MLABCELL_X25_Y37_N9                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~116                                                                                                                                                   ; LABCELL_X22_Y38_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~117                                                                                                                                                   ; MLABCELL_X21_Y38_N36                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~118                                                                                                                                                   ; LABCELL_X16_Y38_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~119                                                                                                                                                   ; MLABCELL_X25_Y37_N24                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~120                                                                                                                                                   ; MLABCELL_X8_Y36_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~121                                                                                                                                                   ; LABCELL_X12_Y38_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~122                                                                                                                                                   ; LABCELL_X9_Y38_N0                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~123                                                                                                                                                   ; LABCELL_X10_Y37_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~124                                                                                                                                                   ; LABCELL_X11_Y36_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~125                                                                                                                                                   ; MLABCELL_X25_Y37_N42                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~126                                                                                                                                                   ; LABCELL_X11_Y39_N54                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~127                                                                                                                                                   ; MLABCELL_X21_Y37_N45                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~128                                                                                                                                                   ; LABCELL_X11_Y34_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~129                                                                                                                                                   ; LABCELL_X12_Y37_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~13                                                                                                                                                    ; LABCELL_X35_Y40_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~130                                                                                                                                                   ; MLABCELL_X8_Y35_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~131                                                                                                                                                   ; MLABCELL_X8_Y36_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~132                                                                                                                                                   ; LABCELL_X18_Y36_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~133                                                                                                                                                   ; MLABCELL_X15_Y39_N51                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~134                                                                                                                                                   ; LABCELL_X9_Y39_N45                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~135                                                                                                                                                   ; LABCELL_X18_Y37_N36                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~136                                                                                                                                                   ; LABCELL_X9_Y34_N6                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~137                                                                                                                                                   ; LABCELL_X12_Y38_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~138                                                                                                                                                   ; LABCELL_X10_Y39_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~139                                                                                                                                                   ; LABCELL_X19_Y39_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~140                                                                                                                                                   ; LABCELL_X9_Y34_N45                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~141                                                                                                                                                   ; LABCELL_X10_Y37_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~142                                                                                                                                                   ; LABCELL_X9_Y34_N33                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~143                                                                                                                                                   ; LABCELL_X12_Y37_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~144                                                                                                                                                   ; LABCELL_X13_Y34_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~145                                                                                                                                                   ; MLABCELL_X21_Y36_N33                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~146                                                                                                                                                   ; LABCELL_X12_Y35_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~147                                                                                                                                                   ; LABCELL_X19_Y35_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~148                                                                                                                                                   ; LABCELL_X18_Y36_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~149                                                                                                                                                   ; LABCELL_X16_Y39_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~15                                                                                                                                                    ; LABCELL_X29_Y42_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~150                                                                                                                                                   ; LABCELL_X19_Y38_N30                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~151                                                                                                                                                   ; LABCELL_X19_Y37_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~152                                                                                                                                                   ; MLABCELL_X8_Y35_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~153                                                                                                                                                   ; LABCELL_X7_Y39_N51                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~154                                                                                                                                                   ; LABCELL_X9_Y38_N12                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~155                                                                                                                                                   ; LABCELL_X10_Y37_N30                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~156                                                                                                                                                   ; LABCELL_X11_Y36_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~157                                                                                                                                                   ; MLABCELL_X25_Y37_N54                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~158                                                                                                                                                   ; LABCELL_X11_Y39_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~159                                                                                                                                                   ; MLABCELL_X21_Y37_N27                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~160                                                                                                                                                   ; LABCELL_X36_Y36_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~161                                                                                                                                                   ; MLABCELL_X34_Y36_N39                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~162                                                                                                                                                   ; LABCELL_X35_Y34_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~163                                                                                                                                                   ; MLABCELL_X34_Y36_N9                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~164                                                                                                                                                   ; MLABCELL_X28_Y37_N42                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~165                                                                                                                                                   ; LABCELL_X29_Y38_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~166                                                                                                                                                   ; MLABCELL_X28_Y37_N6                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~167                                                                                                                                                   ; LABCELL_X29_Y38_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~168                                                                                                                                                   ; LABCELL_X40_Y39_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~169                                                                                                                                                   ; LABCELL_X45_Y39_N30                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~17                                                                                                                                                    ; LABCELL_X40_Y42_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~170                                                                                                                                                   ; LABCELL_X43_Y41_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~171                                                                                                                                                   ; LABCELL_X45_Y39_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~172                                                                                                                                                   ; MLABCELL_X28_Y36_N18                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~173                                                                                                                                                   ; LABCELL_X27_Y38_N27                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~174                                                                                                                                                   ; MLABCELL_X28_Y36_N9                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~175                                                                                                                                                   ; LABCELL_X27_Y38_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~176                                                                                                                                                   ; LABCELL_X36_Y35_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~177                                                                                                                                                   ; LABCELL_X40_Y35_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~178                                                                                                                                                   ; LABCELL_X36_Y35_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~179                                                                                                                                                   ; LABCELL_X40_Y35_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~180                                                                                                                                                   ; LABCELL_X33_Y39_N57                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~181                                                                                                                                                   ; LABCELL_X33_Y39_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~182                                                                                                                                                   ; LABCELL_X27_Y39_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~183                                                                                                                                                   ; LABCELL_X29_Y39_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~184                                                                                                                                                   ; LABCELL_X42_Y40_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~185                                                                                                                                                   ; LABCELL_X40_Y40_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~186                                                                                                                                                   ; LABCELL_X42_Y41_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~187                                                                                                                                                   ; MLABCELL_X39_Y40_N54                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~188                                                                                                                                                   ; LABCELL_X42_Y36_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~189                                                                                                                                                   ; LABCELL_X37_Y36_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~19                                                                                                                                                    ; MLABCELL_X34_Y44_N39                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~190                                                                                                                                                   ; LABCELL_X42_Y36_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~191                                                                                                                                                   ; LABCELL_X37_Y36_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~192                                                                                                                                                   ; MLABCELL_X34_Y35_N24                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~193                                                                                                                                                   ; LABCELL_X27_Y38_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~194                                                                                                                                                   ; MLABCELL_X34_Y35_N6                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~195                                                                                                                                                   ; LABCELL_X30_Y35_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~196                                                                                                                                                   ; MLABCELL_X28_Y37_N54                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~197                                                                                                                                                   ; LABCELL_X33_Y40_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~198                                                                                                                                                   ; LABCELL_X29_Y39_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~199                                                                                                                                                   ; LABCELL_X33_Y40_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~200                                                                                                                                                   ; LABCELL_X42_Y38_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~201                                                                                                                                                   ; LABCELL_X43_Y38_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~202                                                                                                                                                   ; LABCELL_X43_Y41_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~203                                                                                                                                                   ; LABCELL_X43_Y38_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~204                                                                                                                                                   ; LABCELL_X37_Y38_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~205                                                                                                                                                   ; MLABCELL_X39_Y38_N24                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~206                                                                                                                                                   ; LABCELL_X29_Y38_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~207                                                                                                                                                   ; LABCELL_X42_Y38_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~208                                                                                                                                                   ; LABCELL_X37_Y37_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~209                                                                                                                                                   ; LABCELL_X35_Y37_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~21                                                                                                                                                    ; LABCELL_X37_Y40_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~210                                                                                                                                                   ; LABCELL_X35_Y34_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~211                                                                                                                                                   ; LABCELL_X36_Y36_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~212                                                                                                                                                   ; LABCELL_X30_Y37_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~213                                                                                                                                                   ; LABCELL_X27_Y40_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~214                                                                                                                                                   ; LABCELL_X27_Y37_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~215                                                                                                                                                   ; LABCELL_X30_Y37_N57                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~216                                                                                                                                                   ; LABCELL_X40_Y37_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~217                                                                                                                                                   ; LABCELL_X42_Y37_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~218                                                                                                                                                   ; LABCELL_X40_Y41_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~219                                                                                                                                                   ; LABCELL_X40_Y37_N54                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~220                                                                                                                                                   ; MLABCELL_X39_Y39_N39                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~221                                                                                                                                                   ; MLABCELL_X34_Y39_N21                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~222                                                                                                                                                   ; LABCELL_X36_Y40_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~223                                                                                                                                                   ; MLABCELL_X34_Y39_N30                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~224                                                                                                                                                   ; LABCELL_X11_Y40_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~225                                                                                                                                                   ; LABCELL_X19_Y40_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~226                                                                                                                                                   ; LABCELL_X10_Y42_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~227                                                                                                                                                   ; LABCELL_X11_Y40_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~228                                                                                                                                                   ; LABCELL_X18_Y42_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~229                                                                                                                                                   ; MLABCELL_X21_Y40_N9                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~23                                                                                                                                                    ; LABCELL_X45_Y44_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~230                                                                                                                                                   ; MLABCELL_X15_Y42_N51                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~231                                                                                                                                                   ; MLABCELL_X28_Y44_N33                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~232                                                                                                                                                   ; LABCELL_X11_Y40_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~233                                                                                                                                                   ; MLABCELL_X15_Y40_N12                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~234                                                                                                                                                   ; LABCELL_X10_Y42_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~235                                                                                                                                                   ; LABCELL_X11_Y40_N57                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~236                                                                                                                                                   ; LABCELL_X18_Y41_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~237                                                                                                                                                   ; MLABCELL_X25_Y41_N33                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~238                                                                                                                                                   ; LABCELL_X24_Y41_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~239                                                                                                                                                   ; LABCELL_X23_Y45_N30                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~240                                                                                                                                                   ; LABCELL_X12_Y42_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~241                                                                                                                                                   ; LABCELL_X12_Y40_N27                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~242                                                                                                                                                   ; LABCELL_X11_Y41_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~243                                                                                                                                                   ; LABCELL_X11_Y43_N54                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~244                                                                                                                                                   ; LABCELL_X17_Y44_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~245                                                                                                                                                   ; LABCELL_X16_Y40_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~246                                                                                                                                                   ; LABCELL_X16_Y41_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~247                                                                                                                                                   ; LABCELL_X19_Y43_N54                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~248                                                                                                                                                   ; LABCELL_X13_Y44_N30                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~249                                                                                                                                                   ; LABCELL_X11_Y44_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~25                                                                                                                                                    ; LABCELL_X30_Y42_N36                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~250                                                                                                                                                   ; LABCELL_X11_Y41_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~251                                                                                                                                                   ; LABCELL_X11_Y43_N30                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~252                                                                                                                                                   ; MLABCELL_X21_Y39_N0                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~253                                                                                                                                                   ; LABCELL_X22_Y39_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~254                                                                                                                                                   ; LABCELL_X30_Y41_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~255                                                                                                                                                   ; LABCELL_X19_Y45_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~256                                                                                                                                                   ; LABCELL_X12_Y43_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~257                                                                                                                                                   ; LABCELL_X13_Y41_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~258                                                                                                                                                   ; MLABCELL_X8_Y41_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~259                                                                                                                                                   ; MLABCELL_X21_Y41_N33                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~260                                                                                                                                                   ; LABCELL_X13_Y40_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~261                                                                                                                                                   ; MLABCELL_X8_Y40_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~262                                                                                                                                                   ; LABCELL_X9_Y41_N6                            ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~263                                                                                                                                                   ; LABCELL_X17_Y41_N36                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~264                                                                                                                                                   ; LABCELL_X12_Y42_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~265                                                                                                                                                   ; MLABCELL_X15_Y43_N33                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~266                                                                                                                                                   ; LABCELL_X9_Y39_N27                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~267                                                                                                                                                   ; LABCELL_X18_Y41_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~268                                                                                                                                                   ; MLABCELL_X8_Y42_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~269                                                                                                                                                   ; MLABCELL_X15_Y45_N36                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~27                                                                                                                                                    ; LABCELL_X33_Y42_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~270                                                                                                                                                   ; LABCELL_X10_Y41_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~271                                                                                                                                                   ; LABCELL_X22_Y45_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~272                                                                                                                                                   ; LABCELL_X23_Y42_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~273                                                                                                                                                   ; LABCELL_X24_Y44_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~274                                                                                                                                                   ; LABCELL_X17_Y45_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~275                                                                                                                                                   ; LABCELL_X17_Y43_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~276                                                                                                                                                   ; MLABCELL_X21_Y40_N30                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~277                                                                                                                                                   ; LABCELL_X24_Y43_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~278                                                                                                                                                   ; LABCELL_X17_Y45_N27                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~279                                                                                                                                                   ; MLABCELL_X21_Y42_N15                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~280                                                                                                                                                   ; MLABCELL_X28_Y36_N15                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~281                                                                                                                                                   ; LABCELL_X22_Y43_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~282                                                                                                                                                   ; LABCELL_X19_Y43_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~283                                                                                                                                                   ; LABCELL_X18_Y43_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~284                                                                                                                                                   ; LABCELL_X22_Y40_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~285                                                                                                                                                   ; MLABCELL_X25_Y43_N51                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~286                                                                                                                                                   ; LABCELL_X18_Y45_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~287                                                                                                                                                   ; LABCELL_X23_Y45_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~29                                                                                                                                                    ; LABCELL_X33_Y42_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~3                                                                                                                                                     ; LABCELL_X30_Y45_N21                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~31                                                                                                                                                    ; LABCELL_X30_Y42_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~33                                                                                                                                                    ; MLABCELL_X25_Y45_N12                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~35                                                                                                                                                    ; LABCELL_X27_Y45_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~37                                                                                                                                                    ; LABCELL_X27_Y45_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~39                                                                                                                                                    ; MLABCELL_X25_Y42_N39                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~41                                                                                                                                                    ; LABCELL_X40_Y42_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~43                                                                                                                                                    ; LABCELL_X30_Y44_N15                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~45                                                                                                                                                    ; LABCELL_X29_Y43_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~47                                                                                                                                                    ; LABCELL_X27_Y41_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~49                                                                                                                                                    ; LABCELL_X40_Y45_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~5                                                                                                                                                     ; LABCELL_X36_Y44_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~51                                                                                                                                                    ; LABCELL_X36_Y46_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~53                                                                                                                                                    ; MLABCELL_X39_Y43_N42                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~55                                                                                                                                                    ; LABCELL_X40_Y44_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~57                                                                                                                                                    ; LABCELL_X36_Y41_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~59                                                                                                                                                    ; LABCELL_X29_Y43_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~61                                                                                                                                                    ; MLABCELL_X34_Y43_N42                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~63                                                                                                                                                    ; MLABCELL_X34_Y43_N39                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~64                                                                                                                                                    ; LABCELL_X40_Y43_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~65                                                                                                                                                    ; LABCELL_X31_Y45_N6                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~66                                                                                                                                                    ; LABCELL_X37_Y44_N27                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~67                                                                                                                                                    ; LABCELL_X27_Y44_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~68                                                                                                                                                    ; LABCELL_X36_Y40_N57                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~69                                                                                                                                                    ; MLABCELL_X28_Y44_N9                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~7                                                                                                                                                     ; LABCELL_X24_Y42_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~70                                                                                                                                                    ; LABCELL_X29_Y41_N45                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~71                                                                                                                                                    ; LABCELL_X27_Y41_N57                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~72                                                                                                                                                    ; LABCELL_X40_Y42_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~73                                                                                                                                                    ; MLABCELL_X34_Y45_N48                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~74                                                                                                                                                    ; LABCELL_X30_Y41_N33                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~75                                                                                                                                                    ; LABCELL_X43_Y44_N36                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~76                                                                                                                                                    ; MLABCELL_X39_Y43_N33                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~77                                                                                                                                                    ; MLABCELL_X34_Y39_N39                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~78                                                                                                                                                    ; LABCELL_X37_Y41_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~79                                                                                                                                                    ; MLABCELL_X39_Y41_N15                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~80                                                                                                                                                    ; LABCELL_X36_Y45_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~81                                                                                                                                                    ; MLABCELL_X28_Y45_N3                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~82                                                                                                                                                    ; LABCELL_X31_Y46_N48                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~83                                                                                                                                                    ; MLABCELL_X28_Y42_N24                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~84                                                                                                                                                    ; LABCELL_X33_Y42_N42                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~85                                                                                                                                                    ; LABCELL_X30_Y44_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~86                                                                                                                                                    ; MLABCELL_X28_Y43_N24                         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~87                                                                                                                                                    ; LABCELL_X27_Y40_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~88                                                                                                                                                    ; LABCELL_X40_Y45_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~89                                                                                                                                                    ; LABCELL_X35_Y46_N3                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~9                                                                                                                                                     ; LABCELL_X36_Y40_N36                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~90                                                                                                                                                    ; LABCELL_X33_Y41_N9                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~91                                                                                                                                                    ; LABCELL_X40_Y44_N0                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~92                                                                                                                                                    ; MLABCELL_X28_Y45_N0                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~93                                                                                                                                                    ; LABCELL_X29_Y43_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~94                                                                                                                                                    ; LABCELL_X27_Y44_N39                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~95                                                                                                                                                    ; LABCELL_X27_Y43_N51                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~96                                                                                                                                                    ; LABCELL_X11_Y34_N12                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~97                                                                                                                                                    ; LABCELL_X18_Y36_N18                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~98                                                                                                                                                    ; LABCELL_X12_Y35_N24                          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|Decoder1~99                                                                                                                                                    ; LABCELL_X9_Y34_N48                           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[0][0]~64                                                                                                                                                   ; LABCELL_X11_Y34_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[100][0]~216                                                                                                                                                ; LABCELL_X12_Y44_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[101][0]~217                                                                                                                                                ; LABCELL_X12_Y44_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[102][0]~218                                                                                                                                                ; LABCELL_X9_Y44_N12                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[103][0]~219                                                                                                                                                ; LABCELL_X11_Y43_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[104][0]~226                                                                                                                                                ; LABCELL_X7_Y41_N12                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[105][0]~230                                                                                                                                                ; LABCELL_X9_Y41_N42                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[106][0]~234                                                                                                                                                ; MLABCELL_X8_Y41_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[107][0]~238                                                                                                                                                ; LABCELL_X10_Y41_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[108][0]~248                                                                                                                                                ; LABCELL_X23_Y40_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[109][0]~249                                                                                                                                                ; LABCELL_X22_Y43_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[10][0]~74                                                                                                                                                  ; LABCELL_X10_Y39_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[110][0]~250                                                                                                                                                ; LABCELL_X19_Y43_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[111][0]~251                                                                                                                                                ; LABCELL_X18_Y43_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[112][0]~204                                                                                                                                                ; LABCELL_X19_Y41_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[113][0]~205                                                                                                                                                ; MLABCELL_X25_Y41_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[114][0]~206                                                                                                                                                ; LABCELL_X24_Y41_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[115][0]~207                                                                                                                                                ; MLABCELL_X21_Y45_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[116][0]~220                                                                                                                                                ; MLABCELL_X21_Y39_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[117][0]~221                                                                                                                                                ; LABCELL_X22_Y39_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[118][0]~222                                                                                                                                                ; LABCELL_X23_Y41_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[119][0]~223                                                                                                                                                ; LABCELL_X19_Y45_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[11][0]~75                                                                                                                                                  ; MLABCELL_X8_Y39_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[120][0]~227                                                                                                                                                ; MLABCELL_X21_Y41_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[121][0]~231                                                                                                                                                ; LABCELL_X17_Y41_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[122][0]~235                                                                                                                                                ; LABCELL_X18_Y41_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[123][0]~239                                                                                                                                                ; LABCELL_X22_Y45_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[124][0]~252                                                                                                                                                ; LABCELL_X22_Y40_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[125][0]~253                                                                                                                                                ; MLABCELL_X25_Y43_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[126][0]~254                                                                                                                                                ; LABCELL_X18_Y45_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[127][0]~255                                                                                                                                                ; LABCELL_X23_Y45_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[128][0]~0                                                                                                                                                  ; MLABCELL_X39_Y45_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[129][0]~4                                                                                                                                                  ; LABCELL_X37_Y42_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[12][0]~76                                                                                                                                                  ; LABCELL_X7_Y36_N12                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[130][0]~8                                                                                                                                                  ; LABCELL_X42_Y42_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[131][0]~12                                                                                                                                                 ; LABCELL_X33_Y42_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[132][0]~1                                                                                                                                                  ; LABCELL_X30_Y45_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[133][0]~5                                                                                                                                                  ; LABCELL_X33_Y44_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[134][0]~9                                                                                                                                                  ; MLABCELL_X34_Y44_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[135][0]~13                                                                                                                                                 ; LABCELL_X33_Y42_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[136][0]~2                                                                                                                                                  ; LABCELL_X36_Y44_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[137][0]~6                                                                                                                                                  ; LABCELL_X35_Y40_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[138][0]~10                                                                                                                                                 ; LABCELL_X37_Y40_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[139][0]~14                                                                                                                                                 ; LABCELL_X35_Y42_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[13][0]~77                                                                                                                                                  ; LABCELL_X18_Y39_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[140][0]~3                                                                                                                                                  ; LABCELL_X24_Y42_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[141][0]~7                                                                                                                                                  ; LABCELL_X29_Y42_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[142][0]~11                                                                                                                                                 ; LABCELL_X43_Y44_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[143][0]~15                                                                                                                                                 ; LABCELL_X30_Y42_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[144][0]~16                                                                                                                                                 ; MLABCELL_X25_Y45_N15                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[145][0]~20                                                                                                                                                 ; MLABCELL_X39_Y42_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[146][0]~24                                                                                                                                                 ; LABCELL_X45_Y45_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[147][0]~28                                                                                                                                                 ; LABCELL_X36_Y41_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[148][0]~17                                                                                                                                                 ; LABCELL_X27_Y45_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[149][0]~21                                                                                                                                                 ; LABCELL_X30_Y44_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[14][0]~78                                                                                                                                                  ; LABCELL_X19_Y39_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[150][0]~25                                                                                                                                                 ; LABCELL_X36_Y46_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[151][0]~29                                                                                                                                                 ; LABCELL_X31_Y43_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[152][0]~18                                                                                                                                                 ; MLABCELL_X25_Y45_N54                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[153][0]~22                                                                                                                                                 ; LABCELL_X29_Y43_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[154][0]~26                                                                                                                                                 ; MLABCELL_X39_Y44_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[155][0]~30                                                                                                                                                 ; LABCELL_X35_Y43_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[156][0]~19                                                                                                                                                 ; MLABCELL_X25_Y42_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[157][0]~23                                                                                                                                                 ; LABCELL_X27_Y41_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[158][0]~27                                                                                                                                                 ; LABCELL_X42_Y44_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[159][0]~31                                                                                                                                                 ; LABCELL_X33_Y43_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[15][0]~79                                                                                                                                                  ; MLABCELL_X15_Y37_N39                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[160][0]~32                                                                                                                                                 ; MLABCELL_X39_Y43_N36                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[161][0]~36                                                                                                                                                 ; LABCELL_X43_Y42_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[162][0]~40                                                                                                                                                 ; LABCELL_X43_Y43_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[163][0]~44                                                                                                                                                 ; MLABCELL_X39_Y43_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[164][0]~33                                                                                                                                                 ; LABCELL_X31_Y45_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[165][0]~37                                                                                                                                                 ; MLABCELL_X28_Y44_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[166][0]~41                                                                                                                                                 ; MLABCELL_X34_Y45_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[167][0]~45                                                                                                                                                 ; LABCELL_X35_Y41_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[168][0]~34                                                                                                                                                 ; LABCELL_X37_Y44_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[169][0]~38                                                                                                                                                 ; LABCELL_X29_Y41_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[16][0]~80                                                                                                                                                  ; LABCELL_X13_Y34_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[170][0]~42                                                                                                                                                 ; LABCELL_X30_Y41_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[171][0]~46                                                                                                                                                 ; LABCELL_X37_Y41_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[172][0]~35                                                                                                                                                 ; MLABCELL_X28_Y44_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[173][0]~39                                                                                                                                                 ; MLABCELL_X28_Y41_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[174][0]~43                                                                                                                                                 ; LABCELL_X43_Y44_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[175][0]~47                                                                                                                                                 ; MLABCELL_X39_Y41_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[176][0]~48                                                                                                                                                 ; LABCELL_X36_Y45_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[177][0]~52                                                                                                                                                 ; MLABCELL_X39_Y42_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[178][0]~56                                                                                                                                                 ; LABCELL_X40_Y45_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[179][0]~60                                                                                                                                                 ; MLABCELL_X28_Y46_N15                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[17][0]~81                                                                                                                                                  ; MLABCELL_X21_Y36_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[180][0]~49                                                                                                                                                 ; MLABCELL_X28_Y45_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[181][0]~53                                                                                                                                                 ; LABCELL_X27_Y44_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[182][0]~57                                                                                                                                                 ; LABCELL_X35_Y46_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[183][0]~61                                                                                                                                                 ; LABCELL_X29_Y46_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[184][0]~50                                                                                                                                                 ; LABCELL_X31_Y46_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[185][0]~54                                                                                                                                                 ; MLABCELL_X28_Y43_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[186][0]~58                                                                                                                                                 ; LABCELL_X33_Y41_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[187][0]~62                                                                                                                                                 ; LABCELL_X27_Y46_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[188][0]~51                                                                                                                                                 ; MLABCELL_X28_Y42_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[189][0]~55                                                                                                                                                 ; LABCELL_X27_Y40_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[18][0]~82                                                                                                                                                  ; LABCELL_X13_Y35_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[190][0]~59                                                                                                                                                 ; LABCELL_X40_Y44_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[191][0]~63                                                                                                                                                 ; LABCELL_X27_Y43_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[192][0]~128                                                                                                                                                ; LABCELL_X36_Y36_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[193][0]~144                                                                                                                                                ; LABCELL_X36_Y35_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[194][0]~160                                                                                                                                                ; LABCELL_X31_Y35_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[195][0]~176                                                                                                                                                ; MLABCELL_X39_Y37_N15                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[196][0]~132                                                                                                                                                ; MLABCELL_X28_Y37_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[197][0]~148                                                                                                                                                ; LABCELL_X33_Y39_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[198][0]~164                                                                                                                                                ; LABCELL_X29_Y37_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[199][0]~180                                                                                                                                                ; LABCELL_X30_Y37_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[19][0]~83                                                                                                                                                  ; LABCELL_X24_Y37_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[1][0]~65                                                                                                                                                   ; LABCELL_X17_Y36_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[200][0]~136                                                                                                                                                ; LABCELL_X40_Y39_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[201][0]~152                                                                                                                                                ; LABCELL_X42_Y40_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[202][0]~168                                                                                                                                                ; LABCELL_X43_Y38_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[203][0]~184                                                                                                                                                ; LABCELL_X40_Y37_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[204][0]~140                                                                                                                                                ; MLABCELL_X28_Y36_N51                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[205][0]~156                                                                                                                                                ; LABCELL_X43_Y36_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[206][0]~172                                                                                                                                                ; LABCELL_X37_Y38_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[207][0]~188                                                                                                                                                ; MLABCELL_X39_Y39_N9                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[208][0]~129                                                                                                                                                ; LABCELL_X35_Y37_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[209][0]~145                                                                                                                                                ; MLABCELL_X39_Y35_N15                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[20][0]~84                                                                                                                                                  ; LABCELL_X22_Y38_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[210][0]~161                                                                                                                                                ; LABCELL_X30_Y38_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[211][0]~177                                                                                                                                                ; LABCELL_X36_Y37_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[212][0]~133                                                                                                                                                ; LABCELL_X29_Y38_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[213][0]~149                                                                                                                                                ; LABCELL_X30_Y39_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[214][0]~165                                                                                                                                                ; LABCELL_X33_Y40_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[215][0]~181                                                                                                                                                ; LABCELL_X31_Y40_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[216][0]~137                                                                                                                                                ; LABCELL_X43_Y39_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[217][0]~153                                                                                                                                                ; LABCELL_X40_Y40_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[218][0]~169                                                                                                                                                ; LABCELL_X43_Y38_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[219][0]~185                                                                                                                                                ; LABCELL_X42_Y37_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[21][0]~85                                                                                                                                                  ; LABCELL_X22_Y38_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[220][0]~141                                                                                                                                                ; MLABCELL_X28_Y38_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[221][0]~157                                                                                                                                                ; MLABCELL_X39_Y36_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[222][0]~173                                                                                                                                                ; MLABCELL_X39_Y38_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[223][0]~189                                                                                                                                                ; MLABCELL_X34_Y39_N18                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[224][0]~130                                                                                                                                                ; LABCELL_X36_Y34_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[225][0]~146                                                                                                                                                ; LABCELL_X36_Y35_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[226][0]~162                                                                                                                                                ; MLABCELL_X34_Y35_N27                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[227][0]~178                                                                                                                                                ; LABCELL_X36_Y34_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[228][0]~134                                                                                                                                                ; MLABCELL_X28_Y39_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[229][0]~150                                                                                                                                                ; LABCELL_X27_Y39_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[22][0]~86                                                                                                                                                  ; LABCELL_X16_Y38_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[230][0]~166                                                                                                                                                ; LABCELL_X29_Y39_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[231][0]~182                                                                                                                                                ; LABCELL_X27_Y37_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[232][0]~138                                                                                                                                                ; LABCELL_X43_Y41_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[233][0]~154                                                                                                                                                ; LABCELL_X42_Y41_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[234][0]~170                                                                                                                                                ; LABCELL_X43_Y41_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[235][0]~186                                                                                                                                                ; LABCELL_X40_Y41_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[236][0]~142                                                                                                                                                ; MLABCELL_X28_Y36_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[237][0]~158                                                                                                                                                ; LABCELL_X43_Y36_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[238][0]~174                                                                                                                                                ; LABCELL_X40_Y38_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[239][0]~190                                                                                                                                                ; LABCELL_X36_Y40_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[23][0]~87                                                                                                                                                  ; MLABCELL_X25_Y37_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[240][0]~131                                                                                                                                                ; LABCELL_X33_Y36_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[241][0]~147                                                                                                                                                ; MLABCELL_X39_Y35_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[242][0]~163                                                                                                                                                ; LABCELL_X30_Y35_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[243][0]~179                                                                                                                                                ; LABCELL_X35_Y36_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[244][0]~135                                                                                                                                                ; LABCELL_X31_Y36_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[245][0]~151                                                                                                                                                ; LABCELL_X30_Y39_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[246][0]~167                                                                                                                                                ; MLABCELL_X34_Y40_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[247][0]~183                                                                                                                                                ; LABCELL_X31_Y37_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[248][0]~139                                                                                                                                                ; LABCELL_X43_Y39_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[249][0]~155                                                                                                                                                ; MLABCELL_X39_Y40_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[24][0]~88                                                                                                                                                  ; LABCELL_X7_Y36_N57                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[250][0]~171                                                                                                                                                ; LABCELL_X43_Y40_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[251][0]~187                                                                                                                                                ; LABCELL_X42_Y37_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[252][0]~143                                                                                                                                                ; LABCELL_X27_Y38_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[253][0]~159                                                                                                                                                ; MLABCELL_X39_Y36_N9                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[254][0]~175                                                                                                                                                ; LABCELL_X42_Y38_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[255][0]~191                                                                                                                                                ; MLABCELL_X34_Y39_N15                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[25][0]~89                                                                                                                                                  ; MLABCELL_X8_Y38_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[26][0]~90                                                                                                                                                  ; MLABCELL_X6_Y38_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[27][0]~91                                                                                                                                                  ; LABCELL_X16_Y37_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[28][0]~92                                                                                                                                                  ; LABCELL_X11_Y36_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[29][0]~93                                                                                                                                                  ; LABCELL_X22_Y37_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[2][0]~66                                                                                                                                                   ; LABCELL_X10_Y35_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[30][0]~94                                                                                                                                                  ; LABCELL_X12_Y39_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[31][0]~95                                                                                                                                                  ; LABCELL_X22_Y37_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[32][0]~96                                                                                                                                                  ; LABCELL_X11_Y34_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[33][0]~100                                                                                                                                                 ; LABCELL_X19_Y36_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[34][0]~104                                                                                                                                                 ; MLABCELL_X8_Y34_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[35][0]~108                                                                                                                                                 ; LABCELL_X10_Y34_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[36][0]~97                                                                                                                                                  ; LABCELL_X11_Y38_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[37][0]~101                                                                                                                                                 ; MLABCELL_X15_Y39_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[38][0]~105                                                                                                                                                 ; LABCELL_X13_Y38_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[39][0]~109                                                                                                                                                 ; LABCELL_X11_Y37_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[3][0]~67                                                                                                                                                   ; LABCELL_X16_Y36_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[40][0]~98                                                                                                                                                  ; MLABCELL_X8_Y35_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[41][0]~102                                                                                                                                                 ; LABCELL_X9_Y38_N30                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[42][0]~106                                                                                                                                                 ; LABCELL_X10_Y39_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[43][0]~110                                                                                                                                                 ; MLABCELL_X8_Y34_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[44][0]~99                                                                                                                                                  ; LABCELL_X7_Y36_N33                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[45][0]~103                                                                                                                                                 ; LABCELL_X18_Y37_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[46][0]~107                                                                                                                                                 ; MLABCELL_X15_Y39_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[47][0]~111                                                                                                                                                 ; LABCELL_X11_Y37_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[48][0]~112                                                                                                                                                 ; LABCELL_X13_Y34_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[49][0]~113                                                                                                                                                 ; MLABCELL_X21_Y36_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[4][0]~68                                                                                                                                                   ; LABCELL_X11_Y38_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[50][0]~114                                                                                                                                                 ; LABCELL_X13_Y35_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[51][0]~115                                                                                                                                                 ; LABCELL_X19_Y35_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[52][0]~116                                                                                                                                                 ; LABCELL_X18_Y36_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[53][0]~117                                                                                                                                                 ; LABCELL_X16_Y39_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[54][0]~118                                                                                                                                                 ; LABCELL_X13_Y38_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[55][0]~119                                                                                                                                                 ; LABCELL_X16_Y35_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[56][0]~120                                                                                                                                                 ; LABCELL_X9_Y35_N42                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[57][0]~121                                                                                                                                                 ; LABCELL_X7_Y39_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[58][0]~122                                                                                                                                                 ; MLABCELL_X8_Y38_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[59][0]~123                                                                                                                                                 ; LABCELL_X13_Y37_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[5][0]~69                                                                                                                                                   ; LABCELL_X17_Y39_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[60][0]~124                                                                                                                                                 ; LABCELL_X11_Y36_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[61][0]~125                                                                                                                                                 ; LABCELL_X23_Y37_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[62][0]~126                                                                                                                                                 ; LABCELL_X12_Y39_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[63][0]~127                                                                                                                                                 ; LABCELL_X19_Y37_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[64][0]~192                                                                                                                                                 ; LABCELL_X18_Y40_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[65][0]~193                                                                                                                                                 ; LABCELL_X19_Y40_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[66][0]~194                                                                                                                                                 ; LABCELL_X10_Y42_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[67][0]~195                                                                                                                                                 ; LABCELL_X9_Y43_N15                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[68][0]~208                                                                                                                                                 ; LABCELL_X12_Y42_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[69][0]~209                                                                                                                                                 ; LABCELL_X12_Y40_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[6][0]~70                                                                                                                                                   ; MLABCELL_X15_Y38_N45                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[70][0]~210                                                                                                                                                 ; LABCELL_X11_Y41_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[71][0]~211                                                                                                                                                 ; LABCELL_X11_Y43_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[72][0]~224                                                                                                                                                 ; LABCELL_X12_Y43_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[73][0]~228                                                                                                                                                 ; LABCELL_X13_Y40_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[74][0]~232                                                                                                                                                 ; LABCELL_X9_Y42_N9                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[75][0]~236                                                                                                                                                 ; MLABCELL_X8_Y42_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[76][0]~240                                                                                                                                                 ; LABCELL_X23_Y42_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[77][0]~241                                                                                                                                                 ; LABCELL_X24_Y44_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[78][0]~242                                                                                                                                                 ; LABCELL_X17_Y45_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[79][0]~243                                                                                                                                                 ; LABCELL_X17_Y43_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[7][0]~71                                                                                                                                                   ; LABCELL_X18_Y38_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[80][0]~196                                                                                                                                                 ; LABCELL_X18_Y42_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[81][0]~197                                                                                                                                                 ; MLABCELL_X21_Y40_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[82][0]~198                                                                                                                                                 ; MLABCELL_X15_Y42_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[83][0]~199                                                                                                                                                 ; MLABCELL_X21_Y44_N12                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[84][0]~212                                                                                                                                                 ; LABCELL_X18_Y44_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[85][0]~213                                                                                                                                                 ; LABCELL_X16_Y40_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[86][0]~214                                                                                                                                                 ; LABCELL_X16_Y42_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[87][0]~215                                                                                                                                                 ; LABCELL_X18_Y44_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[88][0]~225                                                                                                                                                 ; LABCELL_X13_Y41_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[89][0]~229                                                                                                                                                 ; MLABCELL_X8_Y40_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[8][0]~72                                                                                                                                                   ; MLABCELL_X8_Y35_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[90][0]~233                                                                                                                                                 ; MLABCELL_X15_Y43_N30                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[91][0]~237                                                                                                                                                 ; MLABCELL_X15_Y45_N6                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[92][0]~244                                                                                                                                                 ; LABCELL_X22_Y42_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[93][0]~245                                                                                                                                                 ; LABCELL_X24_Y43_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[94][0]~246                                                                                                                                                 ; LABCELL_X17_Y45_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[95][0]~247                                                                                                                                                 ; MLABCELL_X21_Y42_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[96][0]~200                                                                                                                                                 ; LABCELL_X11_Y40_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[97][0]~201                                                                                                                                                 ; LABCELL_X7_Y40_N30                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[98][0]~202                                                                                                                                                 ; LABCELL_X7_Y42_N12                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[99][0]~203                                                                                                                                                 ; LABCELL_X9_Y40_N42                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|dpram_hs:hiscore_data|ram[9][0]~73                                                                                                                                                   ; LABCELL_X9_Y39_N6                            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|extracting_dump~0                                                                                                                                                                    ; LABCELL_X29_Y35_N24                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|ram_addr[10]~10                                                                                                                                                                      ; LABCELL_X16_Y34_N0                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|ram_write~0                                                                                                                                                                          ; LABCELL_X23_Y34_N48                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|state.SM_WRITEBEGIN                                                                                                                                                                  ; FF_X22_Y35_N2                                ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|total_entries[0]~0                                                                                                                                                                   ; LABCELL_X29_Y32_N15                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|wait_timer[12]~30                                                                                                                                                                    ; MLABCELL_X25_Y33_N54                         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|wait_timer[31]~2                                                                                                                                                                     ; MLABCELL_X25_Y33_N12                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|wait_timer[8]~6                                                                                                                                                                      ; LABCELL_X19_Y33_N24                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hiscore:hi|write_counter[0]~2                                                                                                                                                                   ; LABCELL_X17_Y34_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder7~2                                                                                                                                                                        ; MLABCELL_X47_Y36_N45                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Decoder7~3                                                                                                                                                                        ; MLABCELL_X47_Y36_N12                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal10~2                                                                                                                                                                         ; LABCELL_X46_Y36_N12                          ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal57~2                                                                                                                                                                         ; LABCELL_X45_Y33_N21                          ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[2]~2                                                                                                                                                                     ; MLABCELL_X47_Y36_N27                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[1]~0                                                                                                                                                                          ; LABCELL_X46_Y36_N3                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[0]~4                                                                                                                                                               ; LABCELL_X40_Y33_N6                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[15]~3                                                                                                                                                              ; LABCELL_X40_Y33_N27                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[22]~5                                                                                                                                                              ; LABCELL_X40_Y32_N54                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[24]~6                                                                                                                                                              ; LABCELL_X45_Y32_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.addr[7]~0                                                                                                                                                               ; LABCELL_X40_Y33_N24                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cmd[0]~0                                                                                                                                                                ; LABCELL_X45_Y33_N33                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fio_block.cnt[0]~2                                                                                                                                                                ; LABCELL_X45_Y32_N0                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|fp_dout[7]~1                                                                                                                                                                      ; MLABCELL_X39_Y32_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X53_Y22_N2                                ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en~2                                                                                                                                                                        ; MLABCELL_X47_Y36_N57                         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                          ; FF_X47_Y36_N40                               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr_addr[0]~0                                                                                                                                                                ; MLABCELL_X47_Y36_N36                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[9]~14                                                                                                                                                                     ; LABCELL_X46_Y35_N27                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout~13                                                                                                                                                                        ; MLABCELL_X47_Y36_N3                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[15]~4                                                                                                                                                                  ; LABCELL_X45_Y32_N57                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[16]~6                                                                                                                                                                  ; LABCELL_X40_Y32_N48                          ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[24]~8                                                                                                                                                                  ; LABCELL_X45_Y32_N36                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_addr[6]~1                                                                                                                                                                   ; LABCELL_X40_Y31_N57                          ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_dout[7]~0                                                                                                                                                                   ; LABCELL_X40_Y31_N9                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ioctl_index[7]~0                                                                                                                                                                  ; LABCELL_X45_Y32_N21                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~2                                                                                                                                                                   ; LABCELL_X48_Y34_N30                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                   ; LABCELL_X48_Y34_N27                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key[0]~11                                                                                                                                                                     ; LABCELL_X46_Y36_N33                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_key_raw[12]~2                                                                                                                                                                 ; LABCELL_X43_Y32_N9                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[14]                                                                                                                                                                        ; FF_X42_Y46_N44                               ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|uio_block.cmd[15]~0                                                                                                                                                               ; LABCELL_X46_Y36_N6                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X70_Y34_N42                          ; 80      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; LABCELL_X75_Y36_N42                          ; 78      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X70_Y34_N18                          ; 104     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X70_Y34_N3                           ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; MLABCELL_X72_Y32_N42                         ; 73      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[12]~7                                                                                                                                                  ; LABCELL_X70_Y34_N39                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[2]~5                                                                                                                                                   ; LABCELL_X70_Y34_N33                          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~0                                                                                                                                                  ; LABCELL_X70_Y34_N48                          ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[5]~1                                                                                                                                                   ; LABCELL_X70_Y34_N21                          ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~0                                                                                                                                                  ; LABCELL_X68_Y34_N54                          ; 76      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[6]~0                                                                                                                                                   ; LABCELL_X70_Y34_N51                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~0                                                                                                                                               ; LABCELL_X70_Y35_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pause:pause|LessThan0~0                                                                                                                                                                         ; LABCELL_X40_Y24_N48                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pause:pause|always0~0                                                                                                                                                                           ; LABCELL_X40_Y24_N45                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pause:pause|pause_timer[4]~6                                                                                                                                                                    ; LABCELL_X40_Y24_N54                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 13064   ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|reset                                                                                                                                                                                           ; LABCELL_X23_Y34_N18                          ; 1060    ; Async. clear, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always0~0                                                                                                                                                           ; LABCELL_X42_Y56_N18                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always0~1                                                                                                                                                           ; LABCELL_X42_Y56_N51                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always1~0                                                                                                                                                           ; LABCELL_X48_Y51_N54                          ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always1~1                                                                                                                                                           ; LABCELL_X45_Y52_N36                          ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|always1~2                                                                                                                                                           ; LABCELL_X48_Y51_N45                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|fb_en[0]~0                                                                                                                                                          ; LABCELL_X45_Y52_N57                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|hcnt[3]~0                                                                                                                                                           ; MLABCELL_X47_Y51_N48                         ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|hsz[0]~0                                                                                                                                                            ; LABCELL_X48_Y51_N48                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|next_addr[3]~0                                                                                                                                                      ; LABCELL_X48_Y51_N39                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|next_addr[4]~2                                                                                                                                                      ; LABCELL_X45_Y52_N39                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|ram_addr[6]~0                                                                                                                                                       ; LABCELL_X48_Y51_N24                          ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|screen_rotate:screen_rotate|vcnt[11]~0                                                                                                                                                          ; LABCELL_X45_Y52_N54                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; gp_outr[0]                                                                                                                                                                                              ; FF_X40_Y50_N59                               ; 93      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[9]~1                                                                                                                                                                                              ; MLABCELL_X39_Y48_N0                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~7                                                                                                                                                                        ; LABCELL_X57_Y10_N18                          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~1                                                                                                                                                                  ; LABCELL_X57_Y10_N30                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; LABCELL_X36_Y22_N6                           ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; LABCELL_X57_Y10_N45                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_height~2                                                                                                                                                                                           ; LABCELL_X36_Y49_N6                           ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N5                             ; 56      ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~31        ; VCC            ;
; hdmi_width~2                                                                                                                                                                                            ; LABCELL_X36_Y50_N54                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hmini[11]~0                                                                                                                                                                                             ; MLABCELL_X39_Y48_N36                         ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_state[0]~1                                                                                                                                                                                          ; LABCELL_X45_Y23_N18                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; line_cnt~0                                                                                                                                                                                              ; LABCELL_X50_Y23_N30                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; MLABCELL_X59_Y7_N0                           ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[0]~1                                                                                                                                                                              ; MLABCELL_X59_Y7_N45                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[0]~1                                                                                                                                                                              ; MLABCELL_X59_Y7_N9                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X60_Y5_N48                           ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; MLABCELL_X59_Y7_N30                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                ; LABCELL_X66_Y13_N39                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~12                                                                                                                                                                                 ; LABCELL_X68_Y9_N45                           ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X66_Y7_N3                            ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X67_Y9_N54                           ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X64_Y6_N24                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X64_Y6_N21                           ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                 ; MLABCELL_X65_Y9_N48                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~3                                                                                                                                                                                  ; MLABCELL_X65_Y9_N15                          ; 94      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[0]~0                                                                                                                                                                                  ; LABCELL_X56_Y17_N21                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[11]~2                                                                                                                                                                                 ; LABCELL_X56_Y17_N27                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X62_Y7_N56                                ; 419     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[0]~1                                                                                                                                                                                   ; LABCELL_X56_Y17_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[13]~1                                                                                                                                                                          ; LABCELL_X66_Y9_N3                            ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X67_Y10_N20                               ; 112     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X71_Y12_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~0                                                                                                                                                                                 ; LABCELL_X71_Y12_N48                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~3                                                                                                                                                                                 ; LABCELL_X71_Y12_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~0                                                                                                                                                                                 ; LABCELL_X71_Y12_N0                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info~1                                                                                                                                                                                     ; LABCELL_X67_Y9_N21                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; LABCELL_X56_Y17_N12                          ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[21]~19                                                                                                                                                                            ; LABCELL_X66_Y12_N18                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[2]~1                                                                                                                                                                                ; LABCELL_X63_Y6_N45                           ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~3                                                                                                                                                                                    ; LABCELL_X63_Y5_N48                           ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                   ; LABCELL_X71_Y12_N15                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[5]~3                                                                                                                                                                                 ; MLABCELL_X65_Y9_N18                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~11                                                                                                                                                                                  ; LABCELL_X66_Y17_N24                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; LABCELL_X66_Y17_N0                           ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; LABCELL_X57_Y19_N6                           ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; LABCELL_X70_Y15_N42                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; LABCELL_X70_Y15_N57                          ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                  ; LABCELL_X70_Y15_N48                          ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~7                                                                                                                                                                                   ; LABCELL_X70_Y15_N45                          ; 71      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[0]~0                                                                                                                                                                                   ; LABCELL_X55_Y17_N36                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[10]~2                                                                                                                                                                                  ; LABCELL_X55_Y17_N18                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X71_Y17_N8                                ; 405     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[4]~1                                                                                                                                                                                    ; LABCELL_X55_Y17_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[13]~1                                                                                                                                                                           ; MLABCELL_X65_Y16_N57                         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X59_Y15_N2                                ; 87      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~0                                                                                                                                                                                  ; LABCELL_X61_Y18_N21                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~0                                                                                                                                                                                  ; LABCELL_X61_Y18_N42                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~3                                                                                                                                                                                  ; LABCELL_X61_Y17_N12                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                  ; LABCELL_X61_Y18_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info~0                                                                                                                                                                                      ; LABCELL_X64_Y9_N33                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; LABCELL_X55_Y17_N45                          ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_mux                                                                                                                                                                                     ; FF_X59_Y19_N53                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_status~1                                                                                                                                                                                ; LABCELL_X64_Y9_N48                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[14]~6                                                                                                                                                                              ; LABCELL_X63_Y18_N45                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[0]~0                                                                                                                                                                                 ; LABCELL_X70_Y16_N18                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~3                                                                                                                                                                                     ; LABCELL_X70_Y17_N54                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                    ; LABCELL_X61_Y18_N33                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[7]~2                                                                                                                                                                                  ; LABCELL_X63_Y16_N36                          ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1579    ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~0                                              ; LABCELL_X33_Y4_N42                           ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~45                                             ; LABCELL_X24_Y2_N15                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~46                                             ; LABCELL_X24_Y2_N45                           ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X24_Y2_N57                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X24_Y2_N30                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X24_Y10_N12                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X24_Y10_N18                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X24_Y10_N15                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; LABCELL_X23_Y9_N54                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X37_Y1_N24                           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X37_Y3_N29                                ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~0                        ; MLABCELL_X3_Y10_N12                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~1                        ; MLABCELL_X3_Y10_N0                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; MLABCELL_X21_Y2_N12                          ; 505     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; MLABCELL_X28_Y8_N9                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; MLABCELL_X28_Y8_N33                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; MLABCELL_X28_Y8_N30                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; MLABCELL_X28_Y8_N42                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; MLABCELL_X28_Y8_N45                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; MLABCELL_X34_Y6_N21                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; MLABCELL_X34_Y6_N30                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; MLABCELL_X28_Y8_N6                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; MLABCELL_X28_Y8_N27                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; MLABCELL_X28_Y8_N15                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; MLABCELL_X28_Y8_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; MLABCELL_X28_Y8_N0                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; MLABCELL_X28_Y8_N12                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; MLABCELL_X28_Y8_N24                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; MLABCELL_X28_Y8_N51                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; MLABCELL_X28_Y8_N18                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; MLABCELL_X28_Y8_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; MLABCELL_X28_Y8_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; MLABCELL_X25_Y8_N45                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; MLABCELL_X25_Y7_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~4                                               ; MLABCELL_X25_Y7_N36                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; MLABCELL_X25_Y8_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X24_Y7_N18                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X24_Y7_N3                            ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X24_Y7_N6                            ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X24_Y7_N21                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X24_Y7_N9                            ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2055    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X43_Y24_N48                          ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; LABCELL_X43_Y50_N57                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~31                                                                                                                                                                    ; LABCELL_X46_Y8_N27                           ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~33                                                                                                                                                                    ; LABCELL_X46_Y7_N57                           ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~34                                                                                                                                                                    ; LABCELL_X46_Y7_N45                           ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; LABCELL_X33_Y10_N15                          ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; LABCELL_X35_Y10_N36                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~2                                                                                                                                                                      ; LABCELL_X35_Y10_N51                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X45_Y9_N56                                ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                  ; LABCELL_X43_Y24_N3                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X43_Y50_N15                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; LABCELL_X46_Y8_N18                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~1                                                                                                                                                                   ; LABCELL_X37_Y9_N24                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; LABCELL_X33_Y10_N30                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; LABCELL_X33_Y10_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; LABCELL_X33_Y10_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X33_Y10_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; LABCELL_X33_Y10_N21                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; LABCELL_X33_Y10_N18                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; LABCELL_X33_Y10_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; LABCELL_X46_Y8_N24                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; LABCELL_X46_Y7_N42                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; LABCELL_X46_Y8_N15                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; MLABCELL_X28_Y11_N18                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X25_Y10_N20                               ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X25_Y10_N14                               ; 21      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X46_Y8_N29                                ; 36      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~1                                                                                                                                                                ; MLABCELL_X39_Y9_N30                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~6                                                                                                                                                                ; LABCELL_X37_Y9_N27                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; MLABCELL_X39_Y9_N24                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; LABCELL_X46_Y8_N21                           ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X35_Y10_N57                          ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X50_Y51_N41                               ; 259     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X45_Y23_N45                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X37_Y37_N44                               ; 238     ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                            ; LABCELL_X48_Y15_N12                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[1]~1                                                                                                                                                                  ; LABCELL_X42_Y28_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[0]~1                                                                                                                                                                   ; MLABCELL_X52_Y23_N39                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[1]                                                                                                                                                                                                ; FF_X39_Y48_N14                               ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X39_Y48_N44                               ; 68      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X63_Y23_N0                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X63_Y23_N27                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X63_Y23_N54                          ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; LABCELL_X23_Y67_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; LABCELL_X23_Y67_N36                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; LABCELL_X23_Y67_N42                          ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; LABCELL_X48_Y23_N42                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|comb~0                                                                                                                                                                            ; LABCELL_X43_Y45_N21                          ; 87      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[25]~0                                                                                                                                                           ; LABCELL_X43_Y47_N57                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_udiv:udiv|result[0]~0                                                                                                                                                         ; LABCELL_X43_Y47_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sys_umuldiv:ar_muldiv|sys_umul:umul|result[1]~0                                                                                                                                                         ; LABCELL_X43_Y45_N33                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~7                                                                                                                                                                          ; LABCELL_X42_Y14_N39                          ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0]~0                                                                                                              ; MLABCELL_X47_Y56_N27                         ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burst_write_start~0                                                                                                             ; MLABCELL_X47_Y56_N57                         ; 33      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|on_write_transaction~2                                                                                                          ; LABCELL_X45_Y56_N54                          ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[6]~1                                                                                                         ; LABCELL_X46_Y56_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[7]~4                                                                                                    ; LABCELL_X46_Y56_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|address_latch[0]~0                                                                                                              ; MLABCELL_X47_Y57_N54                         ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burst_write_start~0                                                                                                             ; MLABCELL_X47_Y63_N6                          ; 37      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|on_write_transaction~0                                                                                                          ; MLABCELL_X47_Y63_N9                          ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[7]~0                                                                                                         ; MLABCELL_X47_Y63_N51                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[2]~11                                                                                                   ; LABCELL_X45_Y63_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter~0                                                                                                       ; LABCELL_X46_Y63_N54                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 734     ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[0]~3                                                                                                                                                                                               ; LABCELL_X66_Y13_N36                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[0]~1                                                                                                                                                                                            ; LABCELL_X45_Y23_N30                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X43_Y23_N35                               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~0                                                                                                                                                                                            ; LABCELL_X45_Y23_N51                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; LABCELL_X66_Y13_N0                           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; wcalc[0]~0                                                                                                                                                                                              ; MLABCELL_X39_Y48_N30                         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1226    ; Global Clock         ; GCLK3            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 170     ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 133     ; Regional Clock       ; RCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 13064   ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N5                             ; 56      ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~31        ; VCC            ;
; pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                         ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 1579    ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2055    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 51      ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 734     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                                                      ; 1697    ;
; emu:emu|reset                                                                                                                                                             ; 1060    ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 505     ;
; emu:emu|hps_io:hps_io|ioctl_dout[0]                                                                                                                                       ; 502     ;
; emu:emu|hps_io:hps_io|ioctl_dout[3]                                                                                                                                       ; 501     ;
; emu:emu|hps_io:hps_io|ioctl_dout[2]                                                                                                                                       ; 500     ;
; emu:emu|hps_io:hps_io|ioctl_dout[1]                                                                                                                                       ; 500     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                               ; Location                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88    ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0          ; None                                              ; M10K_X26_Y58_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                              ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X38_Y65_N0, M10K_X38_Y66_N0, M10K_X38_Y67_N0, M10K_X38_Y69_N0, M10K_X38_Y68_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0          ; None                                              ; M10K_X38_Y61_N0, M10K_X41_Y62_N0, M10K_X41_Y63_N0, M10K_X38_Y63_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_hrn1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-TimePilot84.ram0_ascal_3ec5c344.hdl.mif ; M10K_X26_Y55_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X38_Y53_N0, M10K_X41_Y52_N0, M10K_X41_Y56_N0, M10K_X38_Y54_N0, M10K_X26_Y52_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X38_Y52_N0, M10K_X41_Y55_N0, M10K_X41_Y58_N0, M10K_X38_Y57_N0, M10K_X26_Y53_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X38_Y51_N0, M10K_X41_Y51_N0, M10K_X41_Y57_N0, M10K_X38_Y55_N0, M10K_X26_Y54_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152 ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0          ; None                                              ; M10K_X41_Y53_N0, M10K_X41_Y54_N0, M10K_X38_Y58_N0, M10K_X38_Y56_N0, M10K_X26_Y56_N0                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_6io1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0          ; db/Arcade-TimePilot84.ram1_ascal_3ec5c344.hdl.mif ; M10K_X26_Y51_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; ascal:ascal|altsyncram:pal1_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144  ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0          ; None                                              ; M10K_X26_Y60_N0, M10K_X38_Y60_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B                         ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_1:u2C|dpram_dc:color_prom_1|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                              ; M10K_X41_Y25_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_2:u2D|dpram_dc:color_prom_2|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                              ; M10K_X38_Y25_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|color_prom_3:u1E|dpram_dc:color_prom_3|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                              ; M10K_X41_Y26_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u4F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|ALTSYNCRAM                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                              ; M10K_X49_Y31_N0, M10K_X41_Y31_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u5F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|ALTSYNCRAM                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                              ; M10K_X41_Y30_N0, M10K_X49_Y30_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|dpram_dc:u9F|altsyncram:altsyncram_component|altsyncram_ekl2:auto_generated|ALTSYNCRAM                                   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                                              ; M10K_X26_Y30_N0, M10K_X26_Y31_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_10:u13A|dpram_dc:eprom_10|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X26_Y41_N0, M10K_X41_Y38_N0, M10K_X26_Y39_N0, M10K_X38_Y37_N0, M10K_X26_Y38_N0, M10K_X26_Y35_N0, M10K_X38_Y38_N0, M10K_X38_Y40_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_11:u14A|dpram_dc:eprom_11|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X41_Y37_N0, M10K_X41_Y43_N0, M10K_X41_Y42_N0, M10K_X49_Y39_N0, M10K_X49_Y42_N0, M10K_X49_Y41_N0, M10K_X26_Y43_N0, M10K_X26_Y42_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_12:u15A|dpram_dc:eprom_12|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X14_Y37_N0, M10K_X14_Y36_N0, M10K_X38_Y36_N0, M10K_X26_Y37_N0, M10K_X38_Y41_N0, M10K_X14_Y35_N0, M10K_X14_Y38_N0, M10K_X14_Y39_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_1:u7J|dpram_dc:eprom_1|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X58_Y24_N0, M10K_X41_Y35_N0, M10K_X58_Y25_N0, M10K_X58_Y23_N0, M10K_X49_Y35_N0, M10K_X58_Y34_N0, M10K_X58_Y27_N0, M10K_X58_Y26_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_2:u8J|dpram_dc:eprom_2|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X49_Y24_N0, M10K_X49_Y28_N0, M10K_X49_Y25_N0, M10K_X58_Y33_N0, M10K_X41_Y32_N0, M10K_X58_Y28_N0, M10K_X58_Y29_N0, M10K_X49_Y26_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_3:u9J|dpram_dc:eprom_3|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X49_Y22_N0, M10K_X49_Y27_N0, M10K_X49_Y29_N0, M10K_X58_Y35_N0, M10K_X41_Y36_N0, M10K_X58_Y22_N0, M10K_X49_Y23_N0, M10K_X58_Y36_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_4:u10J|dpram_dc:eprom_4|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                  ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X49_Y34_N0, M10K_X41_Y33_N0, M10K_X41_Y29_N0, M10K_X49_Y33_N0, M10K_X49_Y32_N0, M10K_X58_Y32_N0, M10K_X58_Y31_N0, M10K_X58_Y30_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_5:u10D|dpram_dc:eprom_5|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                  ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X14_Y30_N0, M10K_X14_Y27_N0, M10K_X26_Y27_N0, M10K_X14_Y28_N0, M10K_X14_Y31_N0, M10K_X14_Y29_N0, M10K_X26_Y32_N0, M10K_X26_Y33_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_7:u2J|dpram_dc:eprom_7|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X38_Y33_N0, M10K_X26_Y24_N0, M10K_X38_Y24_N0, M10K_X41_Y24_N0, M10K_X26_Y34_N0, M10K_X38_Y28_N0, M10K_X38_Y26_N0, M10K_X38_Y27_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_8:u1J|dpram_dc:eprom_8|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X41_Y34_N0, M10K_X26_Y26_N0, M10K_X14_Y26_N0, M10K_X38_Y34_N0, M10K_X14_Y34_N0, M10K_X26_Y25_N0, M10K_X41_Y27_N0, M10K_X14_Y25_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|eprom_9:u12A|dpram_dc:eprom_9|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                  ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X49_Y40_N0, M10K_X41_Y41_N0, M10K_X41_Y39_N0, M10K_X49_Y38_N0, M10K_X38_Y35_N0, M10K_X38_Y42_N0, M10K_X41_Y40_N0, M10K_X38_Y39_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u13D|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024  ; 256                         ; 4                           ; --                          ; --                          ; 1024                ; 1           ; 0          ; None                                              ; M10K_X38_Y29_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u14D|altsyncram:ram_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 256          ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024  ; 256                         ; 4                           ; --                          ; --                          ; 1024                ; 1           ; 0          ; None                                              ; M10K_X38_Y30_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8B|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 1024                        ; 4                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X26_Y28_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u8C|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 1024                        ; 4                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X26_Y29_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9B|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 1024                        ; 4                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X26_Y28_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|spram:u9C|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 1024                        ; 4                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X26_Y29_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|sprite_lut_prom:u16C|dpram_dc:sprite_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                              ; M10K_X38_Y32_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|tile_lut_prom:u1F|dpram_dc:tile_lut_prom|altsyncram:altsyncram_component|altsyncram_oel2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; yes                     ; yes                    ; no                      ; 2048  ; 256                         ; 4                           ; 256                         ; 4                           ; 1024                ; 1           ; 0          ; None                                              ; M10K_X38_Y31_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|eprom_6:A6|dpram_dc:eprom_6|altsyncram:altsyncram_component|altsyncram_ukl2:auto_generated|ALTSYNCRAM                   ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0          ; None                                              ; M10K_X38_Y23_N0, M10K_X26_Y23_N0, M10K_X38_Y22_N0, M10K_X14_Y22_N0, M10K_X38_Y21_N0, M10K_X26_Y22_N0, M10K_X14_Y23_N0, M10K_X26_Y21_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A2|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 1024                        ; 4                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X14_Y15_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|spram:A3|altsyncram:ram_rtl_0|altsyncram_uma1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 1024                        ; 4                           ; --                          ; --                          ; 4096                ; 1           ; 0          ; None                                              ; M10K_X14_Y15_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 6144  ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0          ; None                                              ; M10K_X58_Y21_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_e9n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 520          ; 96           ; 520          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 49920 ; 520                         ; 96                          ; 520                         ; 96                          ; 49920               ; 10          ; 0          ; None                                              ; M10K_X69_Y16_N0, M10K_X76_Y18_N0, M10K_X69_Y17_N0, M10K_X69_Y18_N0, M10K_X69_Y19_N0, M10K_X76_Y16_N0, M10K_X69_Y15_N0, M10K_X76_Y17_N0, M10K_X76_Y15_N0, M10K_X76_Y19_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 260          ; 24           ; 260          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6240  ; 260                         ; 24                          ; 260                         ; 24                          ; 6240                ; 2           ; 0          ; None                                              ; M10K_X76_Y21_N0, M10K_X76_Y20_N0                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_e6n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 260          ; 24           ; 260          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6240  ; 260                         ; 24                          ; 260                         ; 24                          ; 6240                ; 2           ; 0          ; None                                              ; M10K_X69_Y21_N0, M10K_X69_Y20_N0                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; emu:emu|hiscore:hi|dpram_hs:address_table|altsyncram:ram_rtl_0|altsyncram_20n1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 24           ; 8            ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 192   ; 8                           ; 24                          ; 8                           ; 24                          ; 192                 ; 1           ; 0          ; None                                              ; M10K_X14_Y32_N0                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|hiscore:hi|dpram_hs:enddata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64    ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                              ; M10K_X26_Y36_N0                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|hiscore:hi|dpram_hs:length_table|altsyncram:ram_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                              ; M10K_X14_Y33_N0                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|hiscore:hi|dpram_hs:startdata_table|altsyncram:ram_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 8            ; 8            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 64    ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1           ; 0          ; None                                              ; M10K_X26_Y40_N0                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; emu:emu|hps_io:hps_io|confstr_rom:confstr_rom|altsyncram:Mux6_rtl_0|altsyncram_3q61:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; ROM              ; Single Clock ; 512          ; 7            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3584  ; 512                         ; 7                           ; --                          ; --                          ; 3584                ; 1           ; 0          ; Arcade-TimePilot84.sys_top0.rtl.mif               ; M10K_X49_Y36_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                              ; M10K_X69_Y13_N0, M10K_X69_Y10_N0, M10K_X69_Y12_N0, M10K_X69_Y11_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                                              ; M10K_X58_Y19_N0, M10K_X58_Y17_N0, M10K_X58_Y20_N0, M10K_X58_Y18_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                              ; M10K_X41_Y28_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; scanlines:VGA_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0          ; None                                              ; M10K_X58_Y16_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 30           ; 3            ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 90    ; 3                           ; 30                          ; 3                           ; 30                          ; 90                  ; 1           ; 0          ; None                                              ; M10K_X49_Y2_N0                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 3           ;
; Two Independent 18x18             ; 2           ;
; Independent 18x18 plus 36         ; 7           ;
; Sum of two 18x18                  ; 30          ;
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 49          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 10          ;
; Fixed Point Unsigned Multiplier   ; 29          ;
; Fixed Point Mixed Sign Multiplier ; 40          ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                  ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                                                                   ; Sum of two 18x18          ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                                                                   ; Sum of two 18x18          ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                                                                   ; Sum of two 18x18          ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                                                                  ; Two Independent 18x18     ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                                                                   ; Sum of two 18x18          ; DSP_X20_Y71_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                                                                   ; Sum of two 18x18          ; DSP_X32_Y71_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add165~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add167~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add166~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y55_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add211~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add212~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add210~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add209~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y49_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                                                                  ; Two Independent 18x18     ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add109~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add111~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add110~8                                                                                                  ; Sum of two 18x18          ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y65_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y67_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add155~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y61_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add156~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y63_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add153~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add154~8                                                                                                  ; Sum of two 18x18          ; DSP_X20_Y57_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~mult_hlmac                                                            ; Independent 18x18 plus 36 ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|Mult0~319                                                                   ; Independent 27x27         ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~172                                          ; Independent 27x27         ; DSP_X54_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|Mult0~513                                          ; Independent 27x27         ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Mult2~mac                 ; Independent 18x18 plus 36 ; DSP_X20_Y14_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~172                                          ; Independent 27x27         ; DSP_X54_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|Mult0~513                                          ; Independent 27x27         ; DSP_X54_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf:aalpf|iir_1st_order:lpf6db|Add0~8                    ; Sum of two 18x18          ; DSP_X20_Y12_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~8                                            ; Independent 27x27         ; DSP_X54_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|Mult0~349                                          ; Independent 27x27         ; DSP_X54_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|Mult0~mac                                                     ; Independent 9x9           ; DSP_X20_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Mult2~mac   ; Independent 18x18 plus 36 ; DSP_X20_Y20_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Mult2~mac ; Independent 18x18 plus 36 ; DSP_X32_Y14_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Mult2~mac   ; Independent 18x18 plus 36 ; DSP_X32_Y20_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Mult2~mac         ; Independent 18x18 plus 36 ; DSP_X32_Y12_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|Mult2~mac                                                     ; Independent 9x9           ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Mult2~mac         ; Independent 18x18 plus 36 ; DSP_X20_Y8_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|Mult1~mac                                                     ; Independent 9x9           ; DSP_X20_Y4_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn0_lpf_light|iir_1st_order:lpf6db|Add0~8      ; Sum of two 18x18          ; DSP_X20_Y18_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_medium:sn0_lpf_medium|iir_1st_order:lpf6db|Add0~8    ; Sum of two 18x18          ; DSP_X32_Y16_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_heavy:sn0_lpf_heavy|iir_1st_order:lpf6db|Add0~8      ; Sum of two 18x18          ; DSP_X32_Y18_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn3_lpf|iir_1st_order:lpf6db|Add0~8            ; Sum of two 18x18          ; DSP_X32_Y10_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|tp84_lpf_light:sn2_lpf|iir_1st_order:lpf6db|Add0~8            ; Sum of two 18x18          ; DSP_X20_Y6_N0  ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 65,687 / 289,320 ( 23 % ) ;
; C12 interconnects                           ; 765 / 13,420 ( 6 % )      ;
; C2 interconnects                            ; 18,079 / 119,108 ( 15 % ) ;
; C4 interconnects                            ; 10,123 / 56,300 ( 18 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 6,082 / 289,320 ( 2 % )   ;
; Global clocks                               ; 8 / 16 ( 50 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 311 / 852 ( 37 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 197 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 2 / 8 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 12,245 / 84,580 ( 14 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 1,035 / 12,676 ( 8 % )    ;
; R14/C12 interconnect drivers                ; 1,559 / 20,720 ( 8 % )    ;
; R3 interconnects                            ; 24,622 / 130,992 ( 19 % ) ;
; R6 interconnects                            ; 37,218 / 266,960 ( 14 % ) ;
; Spine clocks                                ; 47 / 360 ( 13 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 28           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 62           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 117          ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 83           ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                   ; Destination Clock(s)                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk           ; 2721.4            ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 311.4             ;
; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 122.9             ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                ; 77.3              ;
; FPGA_CLK1_50                                                                      ; FPGA_CLK1_50                                                                      ; 58.3              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                 ; Destination Register                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
; ascal:ascal|i_pde                                                                                               ; pll_hdmi_adj:pll_hdmi_adj|i_de2                                                          ; 3.888             ;
; ascal:ascal|i_pce                                                                                               ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 2.811             ;
; cfg_dis                                                                                                         ; pll_hdmi_adj:pll_hdmi_adj|i_de2                                                          ; 1.994             ;
; osd:vga_osd|rdout[22]                                                                                           ; vga_out:vga_out|pb_1r[15]                                                                ; 1.778             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_clock_div:clock_div_b|cnt_q[1]   ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.524             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_clock_div:clock_div_b|cnt_q[0]   ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.501             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_clock_div:clock_div_b|cnt_q[2]   ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.500             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_clock_div:clock_div_b|cnt_q[3]   ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.491             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM517                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1_OTERM217 ; 1.343             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM503                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[4]                ; 1.311             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM275                             ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_OTERM149 ; 1.309             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_FETCH_I1                 ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.308             ;
; osd:vga_osd|rdout[23]                                                                                           ; vga_out:vga_out|pb_1r[15]                                                                ; 1.298             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|CpuState.CPUSTATE_FETCH_I1V2               ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.272             ;
; emu:emu|hiscore:hi|extracting_dump                                                                              ; emu:emu|hiscore:hi|state.SM_CHECKBEGIN                                                   ; 1.259             ;
; emu:emu|hiscore:hi|last_OSD_STATUS                                                                              ; emu:emu|hiscore:hi|state.SM_CHECKBEGIN                                                   ; 1.253             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|cc[3]_OTERM273                             ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|WideOr40~1_OTERM149 ; 1.244             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|b[7]_OTERM499                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[4]                ; 1.232             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|jtframe_frac_cen:sound_cen|cen[1]                       ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.227             ;
; dv_hs                                                                                                           ; hs                                                                                       ; 1.225             ;
; hdmi_config:hdmi_config|done                                                                                    ; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                                                     ; 1.223             ;
; pll_hdmi_adj:pll_hdmi_adj|i_vss2                                                                                ; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                                                     ; 1.223             ;
; ascal:ascal|i_vss                                                                                               ; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                                                     ; 1.223             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[13]                                                                           ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[5]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[9]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[10]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[11]                                                                           ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[10]                                                                           ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[12]                                                                           ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[3]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[4]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[6]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[7]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[8]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[7]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[6]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[5]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[0]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[1]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[2]                                                                             ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[3]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[2]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[0]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[4]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                                            ; pll_hdmi_adj:pll_hdmi_adj|i_delay[9]                                                     ; 1.204             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|InstPage2                                  ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.201             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM509                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1_OTERM217 ; 1.191             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Equal46~0_OTERM381                         ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.188             ;
; osd:vga_osd|rdout[21]                                                                                           ; vga_out:vga_out|pb_1r[15]                                                                ; 1.185             ;
; osd:vga_osd|rdout[20]                                                                                           ; vga_out:vga_out|pb_1r[15]                                                                ; 1.185             ;
; osd:vga_osd|rdout[19]                                                                                           ; vga_out:vga_out|pb_1r[15]                                                                ; 1.185             ;
; osd:vga_osd|rdout[18]                                                                                           ; vga_out:vga_out|pb_1r[15]                                                                ; 1.185             ;
; pll_hdmi_adj:pll_hdmi_adj|i_linecpt[8]                                                                          ; pll_hdmi_adj:pll_hdmi_adj|i_line[8]                                                      ; 1.181             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM675                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[13]             ; 1.174             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM673                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[13]             ; 1.173             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|a[7]_OTERM511                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~1_OTERM217 ; 1.168             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[1]                                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[4]              ; 1.167             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[0]                                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[4]              ; 1.165             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[0] ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.157             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[1] ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.157             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|we_q     ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.157             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|sn76489_latch_ctrl:latch_ctrl_b|reg_q[2] ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|sn76489_top:E7|Add1~49_OTERM783  ; 1.157             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsST8~0_OTERM399                           ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.155             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|TState[2]                                ; emu:emu|TimePilot84:TP84_inst|TimePilot84_SND:sound_pcb|T80s:A9|T80:u0|F[4]              ; 1.139             ;
; dv_de                                                                                                           ; de                                                                                       ; 1.138             ;
; dv_data[20]                                                                                                     ; d[20]                                                                                    ; 1.137             ;
; dv_data[19]                                                                                                     ; d[19]                                                                                    ; 1.137             ;
; dv_data[17]                                                                                                     ; d[17]                                                                                    ; 1.137             ;
; dv_data[22]                                                                                                     ; d[22]                                                                                    ; 1.135             ;
; dv_data[18]                                                                                                     ; d[18]                                                                                    ; 1.135             ;
; dv_data[6]                                                                                                      ; d[6]                                                                                     ; 1.135             ;
; dv_data[3]                                                                                                      ; d[3]                                                                                     ; 1.135             ;
; dv_data[2]                                                                                                      ; d[2]                                                                                     ; 1.135             ;
; dv_data[15]                                                                                                     ; d[15]                                                                                    ; 1.133             ;
; dv_data[12]                                                                                                     ; d[12]                                                                                    ; 1.133             ;
; dv_data[10]                                                                                                     ; d[10]                                                                                    ; 1.133             ;
; dv_data[1]                                                                                                      ; d[1]                                                                                     ; 1.133             ;
; dv_vs                                                                                                           ; vs                                                                                       ; 1.133             ;
; dv_data[16]                                                                                                     ; d[16]                                                                                    ; 1.132             ;
; dv_data[9]                                                                                                      ; d[9]                                                                                     ; 1.132             ;
; emu:emu|hiscore:hi|restoring_dump                                                                               ; emu:emu|hiscore:hi|state.SM_CHECKBEGIN                                                   ; 1.131             ;
; dv_data[21]                                                                                                     ; d[21]                                                                                    ; 1.129             ;
; dv_data[14]                                                                                                     ; d[14]                                                                                    ; 1.129             ;
; dv_data[11]                                                                                                     ; d[11]                                                                                    ; 1.129             ;
; dv_data[8]                                                                                                      ; d[8]                                                                                     ; 1.129             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|vcnt_lat[7]                                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.129             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~0_OTERM387                       ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.125             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|result~0_OTERM385                          ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.124             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|a[0]_OTERM681                              ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12G|tmp[13]             ; 1.113             ;
; ascal:ascal|i_de_delay[3]                                                                                       ; ascal:ascal|i_de_delay[2]                                                                ; 1.105             ;
; emu:emu|hps_io:hps_io|fio_block.has_cmd                                                                         ; emu:emu|hps_io:hps_io|ioctl_download                                                     ; 1.090             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~1_OTERM401                       ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.089             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|Inst1[7]                                   ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.082             ;
; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|IsStore16~2_OTERM403                       ; emu:emu|TimePilot84:TP84_inst|TimePilot84_CPU:main_pcb|mc6809is:u12E|WideOr40~0_OTERM335 ; 1.078             ;
; audio_out:audio_out|IIR_filter:IIR_filter|out[17]                                                               ; audio_out:audio_out|DC_blocker:dcb_l|y[8]                                                ; 1.077             ;
; ascal:ascal|i_de_delay[2]                                                                                       ; ascal:ascal|i_de_delay[2]                                                                ; 1.073             ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "Arcade-TimePilot84"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 7 clocks (6 global, 1 regional)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 51 fanout uses global clock CLKCTRL_G8
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R6
        Info (11177): Node drives Regional Clock Region 0 from (0, 37) to (51, 81)
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G5
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2988 fanout uses global clock CLKCTRL_G6
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 12998 fanout uses global clock CLKCTRL_G4
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1599 fanout uses global clock CLKCTRL_G15
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G3
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 256 -multiply_by 2265 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 9 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/rtl/TimePilot84_SND.sv Line: 193
    Warning (332126): Node "emu|TP84_inst|sound_pcb|n_sn0_ce~1|combout"
    Warning (332126): Node "emu|TP84_inst|sound_pcb|n_sn0_ce~1|datae"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/rtl/TimePilot84_SND.sv Line: 195
    Warning (332126): Node "emu|TP84_inst|sound_pcb|n_sn3_ce~1|combout"
    Warning (332126): Node "emu|TP84_inst|sound_pcb|n_sn3_ce~1|datae"
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/rtl/TimePilot84_SND.sv Line: 194
    Warning (332126): Node "emu|TP84_inst|sound_pcb|n_sn2_ce~1|combout"
    Warning (332126): Node "emu|TP84_inst|sound_pcb|n_sn2_ce~1|datae"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.260 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.344 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):  100.000     hdmi_sck
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 56 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1105 registers into blocks of type DSP block
    Extra Info (176218): Packed 27 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 447 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 2590 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:30
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:04:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:09:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:01
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X56_Y23 to location X66_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:05:05
Info (11888): Total time spent on timing analysis during the Fitter is 204.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:48
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 86
    Info (169065): Pin SDRAM_DQ[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[4] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[5] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[7] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[8] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[9] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[10] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[11] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[12] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[13] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[14] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDRAM_DQ[15] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 48
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 85
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 85
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 125
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/sys/sys_top.v Line: 125
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/output_files/Arcade-TimePilot84.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 7685 megabytes
    Info: Processing ended: Fri Dec 24 18:51:08 2021
    Info: Elapsed time: 00:51:05
    Info: Total CPU time (on all processors): 00:38:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Arcade-TimePilot84_MISTer-main/output_files/Arcade-TimePilot84.fit.smsg.


