{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563598557908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563598557912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 12:55:57 2019 " "Processing started: Sat Jul 20 12:55:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563598557912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563598557912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIVEMIRROR_ZJW -c MIVEMIRROR_ZJW " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIVEMIRROR_ZJW -c MIVEMIRROR_ZJW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563598557912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563598558175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563598558175 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MIVEMIRROR_ZJW.v(84) " "Verilog HDL warning at MIVEMIRROR_ZJW.v(84): extended using \"x\" or \"z\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563598565224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mivemirror_zjw.v 1 1 " "Found 1 design units, including 1 entities, in source file mivemirror_zjw.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIVEMIRROR_ZJW " "Found entity 1: MIVEMIRROR_ZJW" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563598565225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563598565225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capturet.v 1 1 " "Found 1 design units, including 1 entities, in source file capturet.v" { { "Info" "ISGN_ENTITY_NAME" "1 CaptureT " "Found entity 1: CaptureT" {  } { { "CaptureT.v" "" { Text "F:/MoveMirror/CPLD/V3/CaptureT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563598565226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563598565226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIVEMIRROR_ZJW " "Elaborating entity \"MIVEMIRROR_ZJW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563598565249 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ARM_IsPowerLow MIVEMIRROR_ZJW.v(54) " "Output port \"ARM_IsPowerLow\" at MIVEMIRROR_ZJW.v(54) has no driver" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1563598565250 "|MIVEMIRROR_ZJW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CaptureT CaptureT:CaptureT_inst " "Elaborating entity \"CaptureT\" for hierarchy \"CaptureT:CaptureT_inst\"" {  } { { "MIVEMIRROR_ZJW.v" "CaptureT_inst" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563598565250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ARM_IsPowerLow GND " "Pin \"ARM_IsPowerLow\" is stuck at GND" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563598565433 "|MIVEMIRROR_ZJW|ARM_IsPowerLow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563598565433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSMC_NOE " "No output dependent on input pin \"FSMC_NOE\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|FSMC_NOE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSMC_NWE " "No output dependent on input pin \"FSMC_NWE\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|FSMC_NWE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[2\] " "No output dependent on input pin \"Address\[2\]\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|Address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[3\] " "No output dependent on input pin \"Address\[3\]\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|Address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[4\] " "No output dependent on input pin \"Address\[4\]\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|Address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[5\] " "No output dependent on input pin \"Address\[5\]\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|Address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[6\] " "No output dependent on input pin \"Address\[6\]\"" {  } { { "MIVEMIRROR_ZJW.v" "" { Text "F:/MoveMirror/CPLD/V3/MIVEMIRROR_ZJW.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563598565452 "|MIVEMIRROR_ZJW|Address[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563598565452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563598565452 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563598565452 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1563598565452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563598565452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563598565452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/MoveMirror/CPLD/V3/output_files/MIVEMIRROR_ZJW.map.smsg " "Generated suppressed messages file F:/MoveMirror/CPLD/V3/output_files/MIVEMIRROR_ZJW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563598565480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563598565511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 12:56:05 2019 " "Processing ended: Sat Jul 20 12:56:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563598565511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563598565511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563598565511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563598565511 ""}
