Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Oct 16 17:10:55 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
| Design       : DAC_Array_Tester
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 262
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 3          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 3          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 2          |
| TIMING-8  | Critical Warning | No common period between related clocks            | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 98         |
| TIMING-16 | Warning          | Large setup violation                              | 93         |
| TIMING-18 | Warning          | Missing input or output delay                      | 11         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 48         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock BCK is created on an inappropriate pin PCM_TX/inst/Clock_Divier/BCK_BUFF/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Critical Warning
Invalid primary clock source pin  
A primary clock LRCK is created on an inappropriate pin PCM_TX/inst/Clock_Divier/LRCK_BUFF/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#3 Critical Warning
Invalid primary clock source pin  
A primary clock MCK is created on an inappropriate pin Clock_Wizard/inst/clkout1_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock BCK is defined downstream of clock MCK and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock LRCK is defined downstream of clock MCK and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock MCK is defined downstream of clock clk_out1_clk_wiz_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks LRCK and MCK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks LRCK] -to [get_clocks MCK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks MCK and BCK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MCK] -to [get_clocks BCK]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks LRCK and MCK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks LRCK] -to [get_clocks MCK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks MCK and BCK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MCK] -to [get_clocks BCK]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks LRCK and MCK are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks MCK and BCK are found related (timed together) but have no common (expandable) period
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_c_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[39]/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_0/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_1/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_2/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_3/CLR,
PCM_TX/inst/FIFO_A/Data_Out_reg_c_4/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg_c_5/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[40]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[40]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[40]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[40]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[41]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[41]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[41]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[42]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[42]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[43]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[43]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[44]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[44]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[44]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[45]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[45]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[46]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[46]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[47]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[47]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[48]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[48]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[49]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[49]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[50]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[50]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[51]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[51]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[52]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[52]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[52]_LDC_i_2_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[52]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[53]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[53]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[54]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[54]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[55]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[55]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[56]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[56]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[56]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[57]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[57]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[57]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[58]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[58]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[59]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[59]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[59]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[60]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[60]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[61]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[61]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[61]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[62]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[62]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[62]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[63]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[63]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[63]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell PCM_TX/inst/Clock_Divier/Data_Out_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C/CLR
PCM_TX/inst/FIFO_A/Data_Out_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.453 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[48]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[60]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.784 ns between PCM_TX_i_72_psbram_2/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[9]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.799 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.857 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.913 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.936 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.944 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.945 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.051 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.065 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.066 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.081 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.099 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.173 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -5.175 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[17]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.194 ns between PCM_TX_i_72_psbram_2/C (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.195 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[31]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.202 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.204 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -5.205 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -5.208 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[26]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.208 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.213 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.222 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.225 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.237 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.247 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.253 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[61]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.255 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.258 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.262 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.263 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[58]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.270 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.284 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[50]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.285 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.301 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.307 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.311 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.320 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.326 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.328 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.329 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[58]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.337 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[41]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.337 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[62]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.347 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.347 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[62]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.350 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.352 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.367 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.387 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -5.389 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[19]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -5.395 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[30]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -5.415 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[22]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.423 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[63]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -5.428 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.432 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.437 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -5.438 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -5.440 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -5.446 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -5.447 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[63]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -5.457 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -5.458 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[57]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -5.466 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -5.470 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -5.474 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -5.478 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -5.499 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -5.509 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -5.515 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -5.528 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -5.543 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[44]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -5.553 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -5.557 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -5.559 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[18]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -5.565 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[20]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -5.565 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -5.568 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[27]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -5.570 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -5.587 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -5.614 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[59]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -5.635 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -5.637 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -5.658 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[20]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -5.705 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -5.865 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -5.873 ns between PCM_TX/inst/Clock_Divier/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK (clocked by MCK) and PCM_TX/inst/FIFO_A/Data_Out_reg[59]_P/D (clocked by BCK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Sig_Sel[0] relative to clock(s) BCK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Sig_Sel[1] relative to clock(s) BCK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Toggle_L relative to clock(s) BCK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Toggle_R relative to clock(s) BCK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on nReset relative to clock(s) BCK, LRCK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SDA relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SDB relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SDC relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SDD relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on SDE relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SDF relative to clock(s) BCK, MCK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[16]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[17]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[18]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[20]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[25]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[30]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[40]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[40]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[41]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[41]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[42]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[44]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[44]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[45]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[47]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[48]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[49]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[51]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[52]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[52]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[53]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[55]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[56]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[56]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[57]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[57]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[58]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[59]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[59]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[61]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[62]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[62]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[63]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[63]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch PCM_TX/inst/FIFO_A/Data_Out_reg[9]_LDC cannot be properly analyzed as its control pin PCM_TX/inst/FIFO_A/Data_Out_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


