[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache",
    "duplicate":"~myCPU|myCPU/icache:Cache/tag_mem_0:tag_cache",
    "index":0.2962962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_1",
    "duplicate":"~myCPU|myCPU/icache:Cache/tag_mem_1:tag_cache",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_2",
    "duplicate":"~myCPU|myCPU/icache:Cache/tag_mem_2:tag_cache",
    "index":0.37037037037037035
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_3",
    "duplicate":"~myCPU|myCPU/icache:Cache/tag_mem_3:tag_cache",
    "index":0.4074074074074074
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache",
    "duplicate":"~myCPU|myCPU/icache:Cache/data_mem_0:data_cache",
    "index":0.4444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_1",
    "duplicate":"~myCPU|myCPU/icache:Cache/data_mem_1:data_cache",
    "index":0.48148148148148145
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_2",
    "duplicate":"~myCPU|myCPU/icache:Cache/data_mem_2:data_cache",
    "index":0.5185185185185185
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_3",
    "duplicate":"~myCPU|myCPU/icache:Cache/data_mem_3:data_cache",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|Cache",
    "duplicate":"~myCPU|myCPU/icache:Cache",
    "index":0.5925925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_4",
    "duplicate":"~myCPU|myCPU/dcache:Cache/tag_mem_0:tag_cache",
    "index":0.6296296296296297
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_5",
    "duplicate":"~myCPU|myCPU/dcache:Cache/tag_mem_1:tag_cache",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_6",
    "duplicate":"~myCPU|myCPU/dcache:Cache/tag_mem_2:tag_cache",
    "index":0.7037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_7",
    "duplicate":"~myCPU|myCPU/dcache:Cache/tag_mem_3:tag_cache",
    "index":0.7407407407407407
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_4",
    "duplicate":"~myCPU|myCPU/dcache:Cache/data_mem_0:data_cache",
    "index":0.7777777777777778
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_5",
    "duplicate":"~myCPU|myCPU/dcache:Cache/data_mem_1:data_cache",
    "index":0.8148148148148148
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_6",
    "duplicate":"~myCPU|myCPU/dcache:Cache/data_mem_2:data_cache",
    "index":0.8518518518518519
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_7",
    "duplicate":"~myCPU|myCPU/dcache:Cache/data_mem_3:data_cache",
    "index":0.8888888888888888
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|Cache_1",
    "duplicate":"~myCPU|myCPU/dcache:Cache",
    "index":0.9259259259259259
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"cacheArbiter.ArbiterState",
    "definition":{
      "sICacheRead":1,
      "sIdle":0,
      "sDAddrWrite":6,
      "sIAddrRead":4,
      "sDAddrRead":5,
      "sDCacheWrite":3,
      "sDCacheAck":7,
      "sDCacheRead":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.CacheArbiter.state",
    "enumTypeName":"cacheArbiter.ArbiterState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.Cache.next_state",
    "enumTypeName":"cache.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.Cache.cache_state",
    "enumTypeName":"cache.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"cache.CacheState",
    "definition":{
      "sRefill":3,
      "sWriteAck":6,
      "sIdle":0,
      "sWriteAddr":5,
      "sMatch":1,
      "sReadAddr":4,
      "sWriteback":2
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~myCPU|myCPU>io_master_bready",
    "sources":[
      "~myCPU|myCPU>io_master_bvalid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~myCPU|myCPU>io_master_rready",
    "sources":[
      "~myCPU|myCPU>io_master_rvalid"
    ]
  }
]