Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 14 13:34:12 2019
| Host         : NekoSaiKouNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: bclk_r (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.779        0.000                      0                26370        0.051        0.000                      0                26370        3.000        0.000                       0                 11479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.833}     41.667          24.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               0.779        0.000                      0                26092        0.051        0.000                      0                26092        3.750        0.000                       0                 11244  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                     39.511        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                              1.205        0.000                      0                  158        0.124        0.000                      0                  158        4.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0          4.785        0.000                      0                  406        0.055        0.000                      0                  406  
clk_fpga_0    sys_clk_pin         4.017        0.000                      0                   75        0.418        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[2]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_reorder_write_addr/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[1]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[2]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.natural_order_address_muxing.muxed_reorder_write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[1]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.230    11.689    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X28Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[2]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X28Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.456ns (5.250%)  route 8.229ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.229    11.688    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X31Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X31Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[10]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X31Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[10]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.456ns (5.250%)  route 8.229ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.709     3.003    design_1_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=8660, routed)        8.229    11.688    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/ce_w2c
    SLICE_X31Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    12.699    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X31Y63         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[11]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X31Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.469    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[11]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.224ns (44.181%)  route 0.283ns (55.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.283     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.420 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[4]
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.667%)  route 0.241ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.563     0.899    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X37Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.241     1.268    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[41]
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.872     1.238    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.263     0.975    
    RAMB18_X2Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.217    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.263%)  route 0.173ns (40.737%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.550     0.886    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_B/aclk
    SLICE_X52Y88         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=2, routed)           0.173     1.199    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/sign_sel_gen.fwd_inv_reg/bf2_in_im[4]
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.244 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/sign_sel_gen.fwd_inv_reg/comp_gen[4].other.carrymux_i_1__2/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]_2
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.309 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[3].other.carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.309    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].other.carryxor_n_0
    SLICE_X49Y87         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.820     1.186    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X49Y87         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.105     1.256    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[4].ff
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.784%)  route 0.179ns (44.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.553     0.889    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X47Y62         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[25]/Q
                         net (fo=2, routed)           0.179     1.196    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/mult_out_re[10]
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.098     1.294 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].mux41/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].mux41_n_0
    SLICE_X51Y62         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.816     1.182    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X51Y62         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.092     1.239    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[16].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.555     0.891    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y91         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=1, routed)           0.113     1.145    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[30]
    SLICE_X46Y90         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.823     1.189    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X46Y90         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X46Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.024%)  route 0.248ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.563     0.899    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X37Y48         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.248     1.275    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[37]
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.872     1.238    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.263     0.975    
    RAMB18_X2Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     1.218    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.072%)  route 0.245ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.555     0.891    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X46Y58         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][5]/Q
                         net (fo=1, routed)           0.245     1.300    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/f0.srl_sig_reg[18][6][5]
    SLICE_X50Y60         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.818     1.184    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
    SLICE_X50Y60         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.243    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.552     0.888    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y85         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.113     1.142    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/D[6]
    SLICE_X46Y84         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.818     1.184    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/aclk
    SLICE_X46Y84         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X46Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.085    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.569     0.905    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X60Y77         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/Q
                         net (fo=2, routed)           0.130     1.176    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[39].latency1.reg[6]
    SLICE_X58Y77         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.834     1.200    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X58Y77         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X58Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[38].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.034%)  route 0.115ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.550     0.886    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X40Y67         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[38].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[38].latency1.reg/Q
                         net (fo=2, routed)           0.115     1.142    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[39].latency1.reg[30]
    SLICE_X42Y66         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.817     1.183    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X42Y66         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X42Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.084    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y71  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y71  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y71  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y71  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y75  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y74  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y74  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 3.463ns (41.362%)  route 4.909ns (58.638%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.410     9.183    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X37Y85         LUT3 (Prop_lut3_I2_O)        0.357     9.540 r  design_1_i/magnitude_0/inst/magnitude[8]_i_1/O
                         net (fo=1, routed)           0.524    10.064    design_1_i/magnitude_0/inst/finalResult[8]
    SLICE_X37Y86         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.474    11.474    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y86         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[8]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)       -0.283    11.270    design_1_i/magnitude_0/inst/magnitude_reg[8]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 3.463ns (42.266%)  route 4.730ns (57.734%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.231     9.005    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X37Y84         LUT3 (Prop_lut3_I2_O)        0.357     9.362 r  design_1_i/magnitude_0/inst/magnitude[6]_i_1/O
                         net (fo=1, routed)           0.523     9.885    design_1_i/magnitude_0/inst/finalResult[6]
    SLICE_X37Y84         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.473    11.473    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[6]/C
                         clock pessimism              0.114    11.587    
                         clock uncertainty           -0.035    11.552    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)       -0.275    11.277    design_1_i/magnitude_0/inst/magnitude_reg[6]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 3.463ns (43.310%)  route 4.533ns (56.690%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.222     8.996    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.357     9.353 r  design_1_i/magnitude_0/inst/magnitude[9]_i_1/O
                         net (fo=1, routed)           0.335     9.688    design_1_i/magnitude_0/inst/finalResult[9]
    SLICE_X37Y87         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.475    11.475    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y87         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[9]/C
                         clock pessimism              0.114    11.589    
                         clock uncertainty           -0.035    11.554    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)       -0.289    11.265    design_1_i/magnitude_0/inst/magnitude_reg[9]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 3.463ns (43.273%)  route 4.540ns (56.727%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.229     9.003    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X37Y84         LUT3 (Prop_lut3_I2_O)        0.357     9.360 r  design_1_i/magnitude_0/inst/magnitude[7]_i_1/O
                         net (fo=1, routed)           0.335     9.695    design_1_i/magnitude_0/inst/finalResult[7]
    SLICE_X37Y85         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.474    11.474    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[7]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)       -0.263    11.290    design_1_i/magnitude_0/inst/magnitude_reg[7]
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 3.435ns (41.921%)  route 4.759ns (58.079%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.174     8.948    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.329     9.277 r  design_1_i/magnitude_0/inst/magnitude[17]_i_1/O
                         net (fo=1, routed)           0.609     9.886    design_1_i/magnitude_0/inst/finalResult[17]
    SLICE_X37Y88         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.476    11.476    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y88         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[17]/C
                         clock pessimism              0.114    11.590    
                         clock uncertainty           -0.035    11.555    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)       -0.062    11.493    design_1_i/magnitude_0/inst/magnitude_reg[17]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 3.435ns (42.061%)  route 4.732ns (57.939%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.235     9.009    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329     9.338 r  design_1_i/magnitude_0/inst/magnitude[11]_i_1/O
                         net (fo=1, routed)           0.521     9.859    design_1_i/magnitude_0/inst/finalResult[11]
    SLICE_X36Y86         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.474    11.474    design_1_i/magnitude_0/inst/clk
    SLICE_X36Y86         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[11]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)       -0.045    11.508    design_1_i/magnitude_0/inst/magnitude_reg[11]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 3.435ns (42.417%)  route 4.663ns (57.583%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.193     8.967    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X35Y84         LUT3 (Prop_lut3_I2_O)        0.329     9.296 r  design_1_i/magnitude_0/inst/magnitude[5]_i_1/O
                         net (fo=1, routed)           0.494     9.790    design_1_i/magnitude_0/inst/finalResult[5]
    SLICE_X37Y85         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.474    11.474    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[5]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)       -0.081    11.472    design_1_i/magnitude_0/inst/magnitude_reg[5]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 3.435ns (42.680%)  route 4.613ns (57.320%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          0.995     8.769    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.329     9.098 r  design_1_i/magnitude_0/inst/magnitude[23]_i_1/O
                         net (fo=1, routed)           0.642     9.740    design_1_i/magnitude_0/inst/finalResult[23]
    SLICE_X38Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.477    11.477    design_1_i/magnitude_0/inst/clk
    SLICE_X38Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[23]/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X38Y89         FDRE (Setup_fdre_C_D)       -0.045    11.511    design_1_i/magnitude_0/inst/magnitude_reg[23]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 3.435ns (42.576%)  route 4.633ns (57.424%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          1.013     8.787    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.329     9.116 r  design_1_i/magnitude_0/inst/magnitude[24]_i_1/O
                         net (fo=1, routed)           0.644     9.760    design_1_i/magnitude_0/inst/finalResult[24]
    SLICE_X38Y91         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.478    11.478    design_1_i/magnitude_0/inst/clk
    SLICE_X38Y91         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[24]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)       -0.016    11.541    design_1_i/magnitude_0/inst/magnitude_reg[24]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/Max_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/magnitude_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 3.435ns (42.764%)  route 4.597ns (57.236%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/Max_reg[4]/Q
                         net (fo=9, routed)           1.121     3.269    design_1_i/magnitude_0/inst/Max[4]
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.154     3.423 r  design_1_i/magnitude_0/inst/magnitude[7]_i_12/O
                         net (fo=2, routed)           0.336     3.759    design_1_i/magnitude_0/inst/magnitude[7]_i_12_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.327     4.086 r  design_1_i/magnitude_0/inst/magnitude[7]_i_4/O
                         net (fo=2, routed)           0.776     4.861    design_1_i/magnitude_0/inst/magnitude[7]_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.265 r  design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.265    design_1_i/magnitude_0/inst/magnitude_reg[7]_i_2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.382 r  design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/magnitude_0/inst/magnitude_reg[11]_i_2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.499 r  design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.499    design_1_i/magnitude_0/inst/magnitude_reg[15]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.616 r  design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.616    design_1_i/magnitude_0/inst/magnitude_reg[19]_i_2_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.733    design_1_i/magnitude_0/inst/magnitude_reg[23]_i_2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.850 r  design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.850    design_1_i/magnitude_0/inst/magnitude_reg[27]_i_2_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.165 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_6/O[3]
                         net (fo=3, routed)           0.744     6.909    design_1_i/magnitude_0/inst/Sum[31]
    SLICE_X35Y88         LUT4 (Prop_lut4_I3_O)        0.307     7.216 r  design_1_i/magnitude_0/inst/magnitude[35]_i_17/O
                         net (fo=1, routed)           0.000     7.216    design_1_i/magnitude_0/inst/magnitude[35]_i_17_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.617 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.617    design_1_i/magnitude_0/inst/magnitude_reg[35]_i_3_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.774 r  design_1_i/magnitude_0/inst/magnitude_reg[35]_i_1/CO[1]
                         net (fo=36, routed)          0.993     8.767    design_1_i/magnitude_0/inst/finalResult1
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.329     9.096 r  design_1_i/magnitude_0/inst/magnitude[22]_i_1/O
                         net (fo=1, routed)           0.628     9.724    design_1_i/magnitude_0/inst/finalResult[22]
    SLICE_X38Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.477    11.477    design_1_i/magnitude_0/inst/clk
    SLICE_X38Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[22]/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X38Y89         FDRE (Setup_fdre_C_D)       -0.013    11.543    design_1_i/magnitude_0/inst/magnitude_reg[22]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  1.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.571     0.571    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/magnitude_0/inst/index_buf_1_reg[5]/Q
                         net (fo=1, routed)           0.059     0.770    design_1_i/magnitude_0/inst/index_buf_1[5]
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[5]/C
                         clock pessimism             -0.266     0.571    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.076     0.647    design_1_i/magnitude_0/inst/index_buf_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.571     0.571    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/magnitude_0/inst/index_buf_1_reg[6]/Q
                         net (fo=1, routed)           0.062     0.773    design_1_i/magnitude_0/inst/index_buf_1[6]
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[6]/C
                         clock pessimism             -0.266     0.571    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.078     0.649    design_1_i/magnitude_0/inst/index_buf_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.571     0.571    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/magnitude_0/inst/index_buf_1_reg[4]/Q
                         net (fo=1, routed)           0.058     0.769    design_1_i/magnitude_0/inst/index_buf_1[4]
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[4]/C
                         clock pessimism             -0.266     0.571    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.071     0.642    design_1_i/magnitude_0/inst/index_buf_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.571     0.571    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/magnitude_0/inst/index_buf_1_reg[3]/Q
                         net (fo=1, routed)           0.065     0.777    design_1_i/magnitude_0/inst/index_buf_1[3]
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[3]/C
                         clock pessimism             -0.266     0.571    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.075     0.646    design_1_i/magnitude_0/inst/index_buf_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.570     0.570    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  design_1_i/magnitude_0/inst/index_buf_1_reg[1]/Q
                         net (fo=1, routed)           0.116     0.827    design_1_i/magnitude_0/inst/index_buf_1[1]
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.838     0.838    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[1]/C
                         clock pessimism             -0.252     0.586    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.066     0.652    design_1_i/magnitude_0/inst/index_buf_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.572     0.572    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y85         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/magnitude_0/inst/index_buf_1_reg[8]/Q
                         net (fo=1, routed)           0.138     0.851    design_1_i/magnitude_0/inst/index_buf_1[8]
    SLICE_X29Y86         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.839     0.839    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[8]/C
                         clock pessimism             -0.252     0.587    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.057     0.644    design_1_i/magnitude_0/inst/index_buf_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/Re_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Max_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.921%)  route 0.153ns (45.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.553     0.553    design_1_i/magnitude_0/inst/clk
    SLICE_X33Y83         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/magnitude_0/inst/Re_buf_reg[12]/Q
                         net (fo=4, routed)           0.153     0.846    design_1_i/magnitude_0/inst/Re_buf[12]
    SLICE_X35Y84         LUT3 (Prop_lut3_I0_O)        0.045     0.891 r  design_1_i/magnitude_0/inst/Max[12]_i_1/O
                         net (fo=1, routed)           0.000     0.891    design_1_i/magnitude_0/inst/Max[12]_i_1_n_0
    SLICE_X35Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.819     0.819    design_1_i/magnitude_0/inst/clk
    SLICE_X35Y84         FDRE                                         r  design_1_i/magnitude_0/inst/Max_reg[12]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.091     0.676    design_1_i/magnitude_0/inst/Max_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.572     0.572    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/magnitude_0/inst/index_buf_2_reg[0]/Q
                         net (fo=1, routed)           0.158     0.871    design_1_i/magnitude_0/inst/index_buf_2[0]
    SLICE_X29Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.838     0.838    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[0]/C
                         clock pessimism             -0.266     0.572    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.061     0.633    design_1_i/magnitude_0/inst/index_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.572     0.572    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/magnitude_0/inst/index_buf_2_reg[8]/Q
                         net (fo=1, routed)           0.158     0.871    design_1_i/magnitude_0/inst/index_buf_2[8]
    SLICE_X29Y86         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.839     0.839    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y86         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[8]/C
                         clock pessimism             -0.267     0.572    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.061     0.633    design_1_i/magnitude_0/inst/index_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/index_buf_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.572     0.572    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/magnitude_0/inst/index_buf_2_reg[1]/Q
                         net (fo=1, routed)           0.172     0.885    design_1_i/magnitude_0/inst/index_buf_2[1]
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.838     0.838    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/C
                         clock pessimism             -0.266     0.572    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.070     0.642    design_1_i/magnitude_0/inst/index_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/magnitude_0/inst/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84  design_1_i/magnitude_0/inst/Im_buf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84  design_1_i/magnitude_0/inst/Im_buf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y84  design_1_i/magnitude_0/inst/Im_buf_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y84  design_1_i/magnitude_0/inst/Im_buf_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y85  design_1_i/magnitude_0/inst/Im_buf_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y85  design_1_i/magnitude_0/inst/Im_buf_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y85  design_1_i/magnitude_0/inst/Im_buf_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82  design_1_i/magnitude_0/inst/Im_buf_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83  design_1_i/magnitude_0/inst/Im_buf_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y88  design_1_i/magnitude_0/inst/Im_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y88  design_1_i/magnitude_0/inst/Im_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y88  design_1_i/magnitude_0/inst/Im_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y89  design_1_i/magnitude_0/inst/Im_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y89  design_1_i/magnitude_0/inst/Im_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y90  design_1_i/magnitude_0/inst/Im_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.376ns (23.627%)  route 4.448ns (76.373%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     2.170 f  design_1_i/magnitude_0/inst/index_out_reg[7]/Q
                         net (fo=4, routed)           1.438     3.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[7]
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.298     3.906 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4/O
                         net (fo=1, routed)           0.161     4.067    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.191 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_2/O
                         net (fo=43, routed)          1.015     5.206    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_0[35]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150     5.356 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3/O
                         net (fo=2, routed)           0.451     5.807    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.326     6.133 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1/O
                         net (fo=32, routed)          1.383     7.516    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.467    12.646    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][17]/C
                         clock pessimism              0.014    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X52Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.301    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][17]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.376ns (23.627%)  route 4.448ns (76.373%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     2.170 f  design_1_i/magnitude_0/inst/index_out_reg[7]/Q
                         net (fo=4, routed)           1.438     3.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[7]
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.298     3.906 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4/O
                         net (fo=1, routed)           0.161     4.067    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.191 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_2/O
                         net (fo=43, routed)          1.015     5.206    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_0[35]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150     5.356 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3/O
                         net (fo=2, routed)           0.451     5.807    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.326     6.133 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1/O
                         net (fo=32, routed)          1.383     7.516    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.467    12.646    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][2]/C
                         clock pessimism              0.014    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X52Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.301    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][2]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.376ns (23.627%)  route 4.448ns (76.373%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     2.170 f  design_1_i/magnitude_0/inst/index_out_reg[7]/Q
                         net (fo=4, routed)           1.438     3.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[7]
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.298     3.906 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4/O
                         net (fo=1, routed)           0.161     4.067    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.191 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_2/O
                         net (fo=43, routed)          1.015     5.206    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_0[35]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150     5.356 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3/O
                         net (fo=2, routed)           0.451     5.807    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.326     6.133 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1/O
                         net (fo=32, routed)          1.383     7.516    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.467    12.646    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][4]/C
                         clock pessimism              0.014    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X52Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.301    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][4]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.376ns (23.627%)  route 4.448ns (76.373%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     2.170 f  design_1_i/magnitude_0/inst/index_out_reg[7]/Q
                         net (fo=4, routed)           1.438     3.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[7]
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.298     3.906 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4/O
                         net (fo=1, routed)           0.161     4.067    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.191 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_2/O
                         net (fo=43, routed)          1.015     5.206    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_0[35]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150     5.356 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3/O
                         net (fo=2, routed)           0.451     5.807    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.326     6.133 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1/O
                         net (fo=32, routed)          1.383     7.516    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.467    12.646    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][6]/C
                         clock pessimism              0.014    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X52Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.301    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][6]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.376ns (23.627%)  route 4.448ns (76.373%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.478     2.170 f  design_1_i/magnitude_0/inst/index_out_reg[7]/Q
                         net (fo=4, routed)           1.438     3.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[7]
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.298     3.906 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4/O
                         net (fo=1, routed)           0.161     4.067    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_4_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.191 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/counter[2]_i_2/O
                         net (fo=43, routed)          1.015     5.206    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_0[35]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.150     5.356 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3/O
                         net (fo=2, routed)           0.451     5.807    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[0][31]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.326     6.133 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1/O
                         net (fo=32, routed)          1.383     7.516    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[4][31]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.467    12.646    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][9]/C
                         clock pessimism              0.014    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X52Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.301    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[4][9]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.341ns (23.308%)  route 4.412ns (76.692%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/index_out_reg[1]/Q
                         net (fo=4, routed)           1.708     3.856    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I1_O)        0.124     3.980 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.980    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.493 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry/CO[3]
                         net (fo=56, routed)          1.204     5.696    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.820 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2/O
                         net (fo=2, routed)           0.584     6.405    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1/O
                         net (fo=32, routed)          0.917     7.445    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.467    12.646    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][6]/C
                         clock pessimism              0.014    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X52Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.301    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][6]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.341ns (22.666%)  route 4.575ns (77.334%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/index_out_reg[1]/Q
                         net (fo=4, routed)           1.708     3.856    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I1_O)        0.124     3.980 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.980    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.493 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry/CO[3]
                         net (fo=56, routed)          1.204     5.696    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.820 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2/O
                         net (fo=2, routed)           0.584     6.405    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1/O
                         net (fo=32, routed)          1.080     7.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.641    12.820    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][17]/C
                         clock pessimism              0.014    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][17]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.341ns (22.666%)  route 4.575ns (77.334%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/index_out_reg[1]/Q
                         net (fo=4, routed)           1.708     3.856    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I1_O)        0.124     3.980 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.980    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.493 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry/CO[3]
                         net (fo=56, routed)          1.204     5.696    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.820 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2/O
                         net (fo=2, routed)           0.584     6.405    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1/O
                         net (fo=32, routed)          1.080     7.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.641    12.820    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][2]/C
                         clock pessimism              0.014    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][2]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.341ns (22.666%)  route 4.575ns (77.334%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/index_out_reg[1]/Q
                         net (fo=4, routed)           1.708     3.856    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I1_O)        0.124     3.980 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.980    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.493 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry/CO[3]
                         net (fo=56, routed)          1.204     5.696    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.820 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2/O
                         net (fo=2, routed)           0.584     6.405    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1/O
                         net (fo=32, routed)          1.080     7.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.641    12.820    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][4]/C
                         clock pessimism              0.014    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][4]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 design_1_i/magnitude_0/inst/index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.341ns (22.666%)  route 4.575ns (77.334%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.692     1.692    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y84         FDRE                                         r  design_1_i/magnitude_0/inst/index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     2.148 r  design_1_i/magnitude_0/inst/index_out_reg[1]/Q
                         net (fo=4, routed)           1.708     3.856    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/index[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I1_O)        0.124     3.980 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.980    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.493 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry/CO[3]
                         net (fo=56, routed)          1.204     5.696    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_buf1_carry_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.820 f  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2/O
                         net (fo=2, routed)           0.584     6.405    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_2_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.529 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1/O
                         net (fo=32, routed)          1.080     7.608    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf[5][31]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.641    12.820    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][7]/C
                         clock pessimism              0.014    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205    12.475    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude_buf_reg[5][7]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  4.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.707ns (38.101%)  route 1.149ns (61.899%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.477     1.477    design_1_i/magnitude_0/inst/clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.418     1.895 r  design_1_i/magnitude_0/inst/magnitude_reg[18]/Q
                         net (fo=2, routed)           1.149     3.043    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[18]
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.100     3.143 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[19]_i_3/O
                         net (fo=1, routed)           0.000     3.143    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[19]_i_3_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.332 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.332    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[18]
    SLICE_X40Y89         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.649     2.943    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y89         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[18]/C
                         clock pessimism             -0.114     2.829    
                         clock uncertainty            0.154     2.983    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.295     3.278    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.812ns (43.510%)  route 1.054ns (56.490%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.478     1.478    design_1_i/magnitude_0/inst/clk
    SLICE_X38Y91         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.385     1.863 r  design_1_i/magnitude_0/inst/magnitude_reg[24]/Q
                         net (fo=2, routed)           1.054     2.917    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[24]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.238     3.155 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[27]_i_5/O
                         net (fo=1, routed)           0.000     3.155    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[27]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.344 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.344    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[24]
    SLICE_X40Y91         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.650     2.944    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[24]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.295     3.279    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.812ns (43.164%)  route 1.069ns (56.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.477     1.477    design_1_i/magnitude_0/inst/clk
    SLICE_X38Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.385     1.862 r  design_1_i/magnitude_0/inst/magnitude_reg[20]/Q
                         net (fo=2, routed)           1.069     2.931    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[20]
    SLICE_X40Y90         LUT3 (Prop_lut3_I2_O)        0.238     3.169 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[23]_i_5/O
                         net (fo=1, routed)           0.000     3.169    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[23]_i_5_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.358 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.358    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[20]
    SLICE_X40Y90         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.649     2.943    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[20]/C
                         clock pessimism             -0.114     2.829    
                         clock uncertainty            0.154     2.983    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.295     3.278    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.656ns (34.841%)  route 1.227ns (65.159%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.473     1.473    design_1_i/magnitude_0/inst/clk
    SLICE_X35Y83         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.367     1.840 r  design_1_i/magnitude_0/inst/magnitude_reg[3]/Q
                         net (fo=2, routed)           1.227     3.067    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[3]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.100     3.167 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[3]_i_2/O
                         net (fo=1, routed)           0.000     3.167    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[3]_i_2_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     3.356 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.356    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[3]
    SLICE_X40Y85         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.646     2.940    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[3]/C
                         clock pessimism             -0.114     2.826    
                         clock uncertainty            0.154     2.980    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.295     3.275    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.813ns (42.896%)  route 1.082ns (57.104%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.477     1.477    design_1_i/magnitude_0/inst/clk
    SLICE_X38Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.385     1.862 r  design_1_i/magnitude_0/inst/magnitude_reg[22]/Q
                         net (fo=2, routed)           1.082     2.944    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[22]
    SLICE_X40Y90         LUT3 (Prop_lut3_I2_O)        0.239     3.183 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[23]_i_3/O
                         net (fo=1, routed)           0.000     3.183    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[23]_i_3_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.372 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.372    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[22]
    SLICE_X40Y90         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.649     2.943    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[22]/C
                         clock pessimism             -0.114     2.829    
                         clock uncertainty            0.154     2.983    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.295     3.278    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.767ns (40.310%)  route 1.136ns (59.690%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.475     1.475    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y87         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.337     1.812 r  design_1_i/magnitude_0/inst/magnitude_reg[2]/Q
                         net (fo=2, routed)           1.136     2.947    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[2]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.241     3.188 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[3]_i_3/O
                         net (fo=1, routed)           0.000     3.188    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[3]_i_3_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.377 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.377    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[2]
    SLICE_X40Y85         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.646     2.940    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[2]/C
                         clock pessimism             -0.114     2.826    
                         clock uncertainty            0.154     2.980    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.295     3.275    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.692ns (36.004%)  route 1.230ns (63.996%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.475     1.475    design_1_i/magnitude_0/inst/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418     1.893 r  design_1_i/magnitude_0/inst/magnitude_reg[13]/Q
                         net (fo=2, routed)           1.230     3.123    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I2_O)        0.100     3.223 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[15]_i_4/O
                         net (fo=1, routed)           0.000     3.223    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[15]_i_4_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.397 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.397    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[13]
    SLICE_X40Y88         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.648     2.942    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[13]/C
                         clock pessimism             -0.114     2.828    
                         clock uncertainty            0.154     2.982    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.295     3.277    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.720ns (37.455%)  route 1.202ns (62.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.473     1.473    design_1_i/magnitude_0/inst/clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.367     1.840 r  design_1_i/magnitude_0/inst/magnitude_reg[6]/Q
                         net (fo=2, routed)           1.202     3.042    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[6]
    SLICE_X40Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353     3.395 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.395    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[7]
    SLICE_X40Y86         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.646     2.940    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[7]/C
                         clock pessimism             -0.114     2.826    
                         clock uncertainty            0.154     2.980    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.295     3.275    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/magnitude_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.787ns (40.659%)  route 1.149ns (59.341%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.477     1.477    design_1_i/magnitude_0/inst/clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/magnitude_0/inst/magnitude_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.418     1.895 r  design_1_i/magnitude_0/inst/magnitude_reg[18]/Q
                         net (fo=2, routed)           1.149     3.043    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/magnitude[18]
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.100     3.143 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[19]_i_3/O
                         net (fo=1, routed)           0.000     3.143    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[19]_i_3_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     3.412 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.412    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum1_in[19]
    SLICE_X40Y89         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.649     2.943    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y89         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[19]/C
                         clock pessimism             -0.114     2.829    
                         clock uncertainty            0.154     2.983    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.295     3.278    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/magnitude_0/inst/valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.518ns (32.294%)  route 1.086ns (67.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.475     1.475    design_1_i/magnitude_0/inst/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/magnitude_0/inst/valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.418     1.893 r  design_1_i/magnitude_0/inst/valid_out_reg/Q
                         net (fo=14, routed)          0.617     2.510    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/valid_in
    SLICE_X38Y88         LUT4 (Prop_lut4_I1_O)        0.100     2.610 r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[42]_i_2/O
                         net (fo=43, routed)          0.469     3.079    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum[42]_i_2_n_0
    SLICE_X40Y88         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.648     2.942    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/s00_axi_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[12]/C
                         clock pessimism             -0.114     2.828    
                         clock uncertainty            0.154     2.982    
    SLICE_X40Y88         FDRE (Hold_fdre_C_CE)       -0.045     2.937    design_1_i/average_0/inst/average_v2_0_S00_AXI_inst/ave/Sum_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 2.540ns (55.263%)  route 2.056ns (44.737%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.285 r  design_1_i/magnitude_0/inst/Im_buf_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.959     7.244    design_1_i/magnitude_0/inst/Im_buf1[29]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.331     7.575 r  design_1_i/magnitude_0/inst/Im_buf[29]_i_1/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/magnitude_0/inst/p_0_in[29]
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.522    11.522    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[29]/C
                         clock pessimism              0.149    11.671    
                         clock uncertainty           -0.154    11.517    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.075    11.592    design_1_i/magnitude_0/inst/Im_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 2.420ns (53.726%)  route 2.084ns (46.274%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.171 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.987     7.158    design_1_i/magnitude_0/inst/Im_buf1[25]
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.325     7.483 r  design_1_i/magnitude_0/inst/Im_buf[25]_i_1/O
                         net (fo=1, routed)           0.000     7.483    design_1_i/magnitude_0/inst/p_0_in[25]
    SLICE_X30Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.521    11.521    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[25]/C
                         clock pessimism              0.149    11.670    
                         clock uncertainty           -0.154    11.516    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.118    11.634    design_1_i/magnitude_0/inst/Im_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 2.522ns (57.037%)  route 1.900ns (42.963%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.264 r  design_1_i/magnitude_0/inst/Im_buf_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.803     7.067    design_1_i/magnitude_0/inst/Im_buf1[31]
    SLICE_X31Y88         LUT2 (Prop_lut2_I0_O)        0.334     7.401 r  design_1_i/magnitude_0/inst/Im_buf[31]_i_1/O
                         net (fo=1, routed)           0.000     7.401    design_1_i/magnitude_0/inst/Im_buf[31]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.522    11.522    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[31]/C
                         clock pessimism              0.149    11.671    
                         clock uncertainty           -0.154    11.517    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.075    11.592    design_1_i/magnitude_0/inst/Im_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 2.408ns (55.926%)  route 1.898ns (44.074%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.150 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.801     6.951    design_1_i/magnitude_0/inst/Im_buf1[27]
    SLICE_X31Y87         LUT3 (Prop_lut3_I0_O)        0.334     7.285 r  design_1_i/magnitude_0/inst/Im_buf[27]_i_1/O
                         net (fo=1, routed)           0.000     7.285    design_1_i/magnitude_0/inst/p_0_in[27]
    SLICE_X31Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.521    11.521    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[27]/C
                         clock pessimism              0.149    11.670    
                         clock uncertainty           -0.154    11.516    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.075    11.591    design_1_i/magnitude_0/inst/Im_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.198ns (51.667%)  route 2.056ns (48.333%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.943 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.959     6.902    design_1_i/magnitude_0/inst/Im_buf1[17]
    SLICE_X31Y85         LUT3 (Prop_lut3_I0_O)        0.331     7.233 r  design_1_i/magnitude_0/inst/Im_buf[17]_i_1/O
                         net (fo=1, routed)           0.000     7.233    design_1_i/magnitude_0/inst/p_0_in[17]
    SLICE_X31Y85         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    11.520    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y85         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[17]/C
                         clock pessimism              0.149    11.669    
                         clock uncertainty           -0.154    11.515    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.075    11.590    design_1_i/magnitude_0/inst/Im_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 2.302ns (54.905%)  route 1.891ns (45.095%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.076 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.794     6.870    design_1_i/magnitude_0/inst/Im_buf1[26]
    SLICE_X31Y87         LUT3 (Prop_lut3_I0_O)        0.302     7.172 r  design_1_i/magnitude_0/inst/Im_buf[26]_i_1/O
                         net (fo=1, routed)           0.000     7.172    design_1_i/magnitude_0/inst/p_0_in[26]
    SLICE_X31Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.521    11.521    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[26]/C
                         clock pessimism              0.149    11.670    
                         clock uncertainty           -0.154    11.516    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.029    11.545    design_1_i/magnitude_0/inst/Im_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 2.282ns (54.399%)  route 1.913ns (45.601%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.059 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.816     6.875    design_1_i/magnitude_0/inst/Im_buf1[24]
    SLICE_X30Y87         LUT3 (Prop_lut3_I0_O)        0.299     7.174 r  design_1_i/magnitude_0/inst/Im_buf[24]_i_1/O
                         net (fo=1, routed)           0.000     7.174    design_1_i/magnitude_0/inst/p_0_in[24]
    SLICE_X30Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.521    11.521    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y87         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[24]/C
                         clock pessimism              0.149    11.670    
                         clock uncertainty           -0.154    11.516    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)        0.077    11.593    design_1_i/magnitude_0/inst/Im_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 2.178ns (51.471%)  route 2.054ns (48.529%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.922 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.956     6.879    design_1_i/magnitude_0/inst/Im_buf1[19]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.332     7.211 r  design_1_i/magnitude_0/inst/Im_buf[19]_i_1/O
                         net (fo=1, routed)           0.000     7.211    design_1_i/magnitude_0/inst/p_0_in[19]
    SLICE_X30Y85         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.520    11.520    design_1_i/magnitude_0/inst/clk
    SLICE_X30Y85         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[19]/C
                         clock pessimism              0.149    11.669    
                         clock uncertainty           -0.154    11.515    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.118    11.633    design_1_i/magnitude_0/inst/Im_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.416ns (59.191%)  route 1.666ns (40.809%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.190 r  design_1_i/magnitude_0/inst/Im_buf_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.569     6.759    design_1_i/magnitude_0/inst/Im_buf1[30]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.302     7.061 r  design_1_i/magnitude_0/inst/Im_buf[30]_i_1/O
                         net (fo=1, routed)           0.000     7.061    design_1_i/magnitude_0/inst/p_0_in[30]
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.522    11.522    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[30]/C
                         clock pessimism              0.149    11.671    
                         clock uncertainty           -0.154    11.517    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.031    11.548    design_1_i/magnitude_0/inst/Im_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 2.396ns (58.958%)  route 1.668ns (41.042%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.685     2.979    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y78         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]/Q
                         net (fo=2, routed)           1.097     4.554    design_1_i/magnitude_0/inst/Data[36]
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.295     4.849 r  design_1_i/magnitude_0/inst/Im_buf[7]_i_6/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/magnitude_0/inst/Im_buf[7]_i_6_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.381 r  design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/magnitude_0/inst/Im_buf_reg[7]_i_2_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.495    design_1_i/magnitude_0/inst/Im_buf_reg[11]_i_2_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.609    design_1_i/magnitude_0/inst/Im_buf_reg[15]_i_2_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_1_i/magnitude_0/inst/Im_buf_reg[19]_i_2_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_1_i/magnitude_0/inst/Im_buf_reg[23]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_1_i/magnitude_0/inst/Im_buf_reg[27]_i_2_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.173 r  design_1_i/magnitude_0/inst/Im_buf_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.571     6.744    design_1_i/magnitude_0/inst/Im_buf1[28]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.299     7.043 r  design_1_i/magnitude_0/inst/Im_buf[28]_i_1/O
                         net (fo=1, routed)           0.000     7.043    design_1_i/magnitude_0/inst/p_0_in[28]
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       1.522    11.522    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y88         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[28]/C
                         clock pessimism              0.149    11.671    
                         clock uncertainty           -0.154    11.517    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.029    11.546    design_1_i/magnitude_0/inst/Im_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  4.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Re_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.552     0.888    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]/Q
                         net (fo=1, routed)           0.082     1.134    design_1_i/magnitude_0/inst/Data[11]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  design_1_i/magnitude_0/inst/Re_buf[11]_i_2/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/magnitude_0/inst/Re_buf[11]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.242 r  design_1_i/magnitude_0/inst/Re_buf_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.242    design_1_i/magnitude_0/inst/Re_buf_reg[11]_i_1_n_4
    SLICE_X33Y82         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.817     0.817    design_1_i/magnitude_0/inst/clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[11]/C
                         clock pessimism             -0.252     0.565    
                         clock uncertainty            0.154     0.719    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105     0.824    design_1_i/magnitude_0/inst/Re_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Re_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.550     0.886    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]/Q
                         net (fo=1, routed)           0.082     1.132    design_1_i/magnitude_0/inst/Data[3]
    SLICE_X33Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  design_1_i/magnitude_0/inst/Re_buf[3]_i_2/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/magnitude_0/inst/Re_buf[3]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.240 r  design_1_i/magnitude_0/inst/Re_buf_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.240    design_1_i/magnitude_0/inst/Re_buf_reg[3]_i_1_n_4
    SLICE_X33Y80         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.815     0.815    design_1_i/magnitude_0/inst/clk
    SLICE_X33Y80         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[3]/C
                         clock pessimism             -0.252     0.563    
                         clock uncertainty            0.154     0.717    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.105     0.822    design_1_i/magnitude_0/inst/Re_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Re_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.550     0.886    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=1, routed)           0.082     1.132    design_1_i/magnitude_0/inst/Data[0]
    SLICE_X33Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  design_1_i/magnitude_0/inst/Re_buf[3]_i_5/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/magnitude_0/inst/Re_buf[3]_i_5_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.247 r  design_1_i/magnitude_0/inst/Re_buf_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.247    design_1_i/magnitude_0/inst/Re_buf_reg[3]_i_1_n_7
    SLICE_X33Y80         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.815     0.815    design_1_i/magnitude_0/inst/clk
    SLICE_X33Y80         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[0]/C
                         clock pessimism             -0.252     0.563    
                         clock uncertainty            0.154     0.717    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.105     0.822    design_1_i/magnitude_0/inst/Re_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Re_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.552     0.888    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]/Q
                         net (fo=1, routed)           0.082     1.134    design_1_i/magnitude_0/inst/Data[8]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  design_1_i/magnitude_0/inst/Re_buf[11]_i_5/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/magnitude_0/inst/Re_buf[11]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.249 r  design_1_i/magnitude_0/inst/Re_buf_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.249    design_1_i/magnitude_0/inst/Re_buf_reg[11]_i_1_n_7
    SLICE_X33Y82         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.817     0.817    design_1_i/magnitude_0/inst/clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[8]/C
                         clock pessimism             -0.252     0.565    
                         clock uncertainty            0.154     0.719    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105     0.824    design_1_i/magnitude_0/inst/Re_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.568     0.904    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y80         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164     1.068 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[74]/Q
                         net (fo=1, routed)           0.160     1.228    design_1_i/magnitude_0/inst/index_in[9]
    SLICE_X29Y80         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.834     0.834    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[9]/C
                         clock pessimism             -0.252     0.582    
                         clock uncertainty            0.154     0.736    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.066     0.802    design_1_i/magnitude_0/inst/index_buf_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.493%)  route 0.148ns (41.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.570     0.906    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y82         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]/Q
                         net (fo=2, routed)           0.148     1.218    design_1_i/magnitude_0/inst/Data[42]
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.263 r  design_1_i/magnitude_0/inst/Im_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/magnitude_0/inst/p_0_in[10]
    SLICE_X31Y83         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y83         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[10]/C
                         clock pessimism             -0.252     0.585    
                         clock uncertainty            0.154     0.739    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.091     0.830    design_1_i/magnitude_0/inst/Im_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Im_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.996%)  route 0.151ns (42.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.570     0.906    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y82         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]/Q
                         net (fo=2, routed)           0.151     1.221    design_1_i/magnitude_0/inst/Data[40]
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.266 r  design_1_i/magnitude_0/inst/Im_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     1.266    design_1_i/magnitude_0/inst/p_0_in[8]
    SLICE_X31Y83         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X31Y83         FDRE                                         r  design_1_i/magnitude_0/inst/Im_buf_reg[8]/C
                         clock pessimism             -0.252     0.585    
                         clock uncertainty            0.154     0.739    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.092     0.831    design_1_i/magnitude_0/inst/Im_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.986%)  route 0.158ns (49.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.569     0.905    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y81         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[68]/Q
                         net (fo=1, routed)           0.158     1.226    design_1_i/magnitude_0/inst/index_in[3]
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.837     0.837    design_1_i/magnitude_0/inst/clk
    SLICE_X28Y83         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[3]/C
                         clock pessimism             -0.252     0.585    
                         clock uncertainty            0.154     0.739    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.046     0.785    design_1_i/magnitude_0/inst/index_buf_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/index_buf_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.569     0.905    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X30Y81         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[66]/Q
                         net (fo=1, routed)           0.178     1.247    design_1_i/magnitude_0/inst/index_in[1]
    SLICE_X29Y82         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.836     0.836    design_1_i/magnitude_0/inst/clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/magnitude_0/inst/index_buf_1_reg[1]/C
                         clock pessimism             -0.252     0.584    
                         clock uncertainty            0.154     0.738    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.059     0.797    design_1_i/magnitude_0/inst/index_buf_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/magnitude_0/inst/Re_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.315ns (79.324%)  route 0.082ns (20.676%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.550     0.886    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=1, routed)           0.082     1.132    design_1_i/magnitude_0/inst/Data[0]
    SLICE_X33Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  design_1_i/magnitude_0/inst/Re_buf[3]_i_5/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/magnitude_0/inst/Re_buf[3]_i_5_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.283 r  design_1_i/magnitude_0/inst/Re_buf_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.283    design_1_i/magnitude_0/inst/Re_buf_reg[3]_i_1_n_6
    SLICE_X33Y80         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11474, routed)       0.815     0.815    design_1_i/magnitude_0/inst/clk
    SLICE_X33Y80         FDRE                                         r  design_1_i/magnitude_0/inst/Re_buf_reg[1]/C
                         clock pessimism             -0.252     0.563    
                         clock uncertainty            0.154     0.717    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.105     0.822    design_1_i/magnitude_0/inst/Re_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.461    





