/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 11:18:00 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Architecture behavioral of Entity simtest is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_37> in unit <test>.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_21> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_31_prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 364
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 67
#      LUT3                        : 44
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 122
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 171
#      FDC                         : 53
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Tri-States                       : 16
#      BUFT                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      OBUF                        : 47
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.801ns (Maximum Frequency: 92.584MHz)
   Minimum input arrival time before clock: 15.160ns
   Maximum output required time after clock: 12.485ns
   Maximum combinational path delay: 19.032ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.801ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.065   2.250  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
    ----------------------------------------
    Total                     10.801ns (3.520ns logic, 7.281ns route)
                                       (32.6% logic, 67.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              15.160ns (Levels of Logic = 4)
  Source:            clk
  Destination:       xlxi_1_pctofpgainterface_pportinterface_readdatareg_15
  Destination Clock: clk rising

  Data Path: clk to xlxi_1_pctofpgainterface_pportinterface_readdatareg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            165   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_15 (xlxn_67_15)
    FDCE:D                     0.915          xlxi_1_pctofpgainterface_pportinterface_readdatareg_15
    ----------------------------------------
    Total                     15.160ns (3.019ns logic, 12.141ns route)
                                       (19.9% logic, 80.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              12.485ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.065   2.250  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_0 (xlxn_67_0)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_40 (o_0)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     12.485ns (6.509ns logic, 5.976ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.032ns (Levels of Logic = 5)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            165   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_0 (xlxn_67_0)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_40 (o_0)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     19.032ns (6.891ns logic, 12.141ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
CPU : 12.53 / 12.56 s | Elapsed : 13.00 / 13.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                188 out of    768   24%
   Number of Slices containing
      unrelated logic:                0 out of    188    0%
   Total Number Slice Registers:    169 out of  1,536   11%
      Number used as Flip Flops:                  161
      Number used as Latches:                       8
   Total Number 4 input LUTs:       240 out of  1,536   15%
      Number used as LUTs:                        228
      Number used as a route-thru:                 12
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               2
   Number of Tbufs:                  16 out of    832    1%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,988
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  188 out of 768    24%

   Number of GCLKs                     1 out of 4      25%
   Number of TBUFs                    16 out of 832     1%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 32225
Placement pass 2 .......
Placer score = 34110
Placement pass 3 ....
Placer score = 34710
Optimizing ... 
Placer score = 26810
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1305 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 2 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1307 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1307 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 11:39:21 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__simtest_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn simtest.xst -ofn simtest.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn simtest.xst -ofn simtest.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : simtest.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : simtest
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : simtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_0> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <simtest> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : simtest
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

Design Statistics
# IOs                              : 63

Cell Usage :
# BELS                             : 3
#      GND                         : 1
#      LUT1                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 2
#      FDC                         : 1
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 1
#      OBUF                        : 60
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.186ns (Maximum Frequency: 313.873MHz)
   Minimum input arrival time before clock: 4.233ns
   Maximum output required time after clock: 7.058ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               3.186ns (Levels of Logic = 0)
  Source:            prestate_FFD1
  Destination:       prestate_FFD1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: prestate_FFD1 to prestate_FFD1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDP:C->Q               2   1.065   1.206  prestate_FFD1 (prestate_FFD1)
    FDP:D                      0.915          prestate_FFD1
    ----------------------------------------
    Total                      3.186ns (1.980ns logic, 1.206ns route)
                                       (62.1% logic, 37.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              4.233ns (Levels of Logic = 2)
  Source:            reset
  Destination:       prestate_FFD1
  Destination Clock: clk rising

  Data Path: reset to prestate_FFD1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  reset_IBUF (reset_IBUF)
    LUT1:I0->O             2   0.573   1.206  I_INV_reset (N71)
    FDP:PRE                    0.651          prestate_FFD1
    ----------------------------------------
    Total                      4.233ns (1.992ns logic, 2.241ns route)
                                       (47.1% logic, 52.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              7.058ns (Levels of Logic = 1)
  Source:            prestate_FFD1
  Destination:       state1
  Source Clock:      clk rising

  Data Path: prestate_FFD1 to state1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDP:C->Q               2   1.065   1.206  prestate_FFD1 (prestate_FFD1)
    OBUF:I->O                  4.787          state1_OBUF (state1)
    ----------------------------------------
    Total                      7.058ns (5.852ns logic, 1.206ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
CPU : 2.28 / 2.31 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 simtest.ngc simtest.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/simtest.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "simtest.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "simtest.ngd" ...

Writing NGDBUILD log file "simtest.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file simtest.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "simtest.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                  1 out of    768    1%
   Number of Slices containing
      unrelated logic:                0 out of      1    0%
   Number of Slice Flip Flops:        1 out of  1,536    1%
   Number of 4 input LUTs:            0 out of  1,536    0%
   Number of bonded IOBs:            61 out of    166   36%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  16
Additional JTAG gate count for IOBs:  2,976

Mapping completed.
See MAP report file "simtest.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: simtest.pcf

Loading design for application par from file par_temp.ncd.
   "simtest" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            61 out of 166    36%
      Number of LOCed External IOBs    0 out of 61      0%

   Number of SLICEs                    1 out of 768     1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting initial Placement phase. REAL time: 0 secs 
Finished initial Placement phase. REAL time: 0 secs 
Starting the placer. REAL time: 0 secs 
Placement pass 1 .
Placer score = 300
Placement pass 2 .
Placer score = 300
Optimizing ... 
Placer score = 270
Placer score = 210
Placer completed in real time: 0 secs 

Dumping design to file simtest.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 7 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.
End of iteration 1 
7 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  7 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file simtest.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp simtest'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl simtest'


Creating TCL Process
Starting: 'bitgen -f simtest.ut simtest.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file simtest.ncd.
   "simtest" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file simtest.pcf.

Thu Jul 22 11:48:37 2004

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "simtest.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f simtest.ut simtest.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor simtest.ucf simtest.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor simtest.ucf simtest.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Architecture behavioral of Entity simtest is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Architecture schematic of Entity ibuf8_mxilinx is up to date.
Architecture schematic of Entity obuf16_mxilinx is up to date.
Architecture schematic of Entity test is up to date.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_37> in unit <test>.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_21> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 343
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 36
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 107
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 160
#      FDC                         : 44
#      FDCE                        : 104
#      FDP                         : 4
#      LD                          : 8
# Tri-States                       : 16
#      BUFT                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      OBUF                        : 47
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 15.160ns
   Maximum output required time after clock: 12.395ns
   Maximum combinational path delay: 19.032ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              15.160ns (Levels of Logic = 4)
  Source:            clk
  Destination:       xlxi_1_pctofpgainterface_pportinterface_readdatareg_12
  Destination Clock: clk rising

  Data Path: clk to xlxi_1_pctofpgainterface_pportinterface_readdatareg_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            154   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_12 (xlxn_67_12)
    FDCE:D                     0.915          xlxi_1_pctofpgainterface_pportinterface_readdatareg_12
    ----------------------------------------
    Total                     15.160ns (3.019ns logic, 12.141ns route)
                                       (19.9% logic, 80.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              12.395ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_2
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_2 (xlxn_67_2)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_42 (o_2)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     12.395ns (6.509ns logic, 5.886ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.032ns (Levels of Logic = 5)
  Source:            clk
  Destination:       ldata_2

  Data Path: clk to ldata_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            154   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_2 (xlxn_67_2)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_42 (o_2)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     19.032ns (6.891ns logic, 12.141ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
CPU : 12.13 / 12.16 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                174 out of    768   22%
   Number of Slices containing
      unrelated logic:                0 out of    174    0%
   Total Number Slice Registers:    159 out of  1,536   10%
      Number used as Flip Flops:                  151
      Number used as Latches:                       8
   Total Number 4 input LUTs:       218 out of  1,536   14%
      Number used as LUTs:                        208
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of Tbufs:                  16 out of    832    1%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,771
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  174 out of 768    22%

   Number of GCLKs                     1 out of 4      25%
   Number of TBUFs                    16 out of 832     1%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 30805
Placement pass 2 .....
Placer score = 31435
Placement pass 3 ......
Placer score = 31960
Optimizing ... 
Placer score = 24225
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1191 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1193 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1193 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Architecture behavioral of Entity simtest is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_37> in unit <test>.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_21> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 343
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 36
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 107
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 160
#      FDC                         : 44
#      FDCE                        : 104
#      FDP                         : 4
#      LD                          : 8
# Tri-States                       : 16
#      BUFT                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      OBUF                        : 47
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 15.160ns
   Maximum output required time after clock: 12.395ns
   Maximum combinational path delay: 19.032ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              15.160ns (Levels of Logic = 4)
  Source:            clk
  Destination:       xlxi_1_pctofpgainterface_pportinterface_readdatareg_8
  Destination Clock: clk rising

  Data Path: clk to xlxi_1_pctofpgainterface_pportinterface_readdatareg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            154   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_8 (xlxn_67_8)
    FDCE:D                     0.915          xlxi_1_pctofpgainterface_pportinterface_readdatareg_8
    ----------------------------------------
    Total                     15.160ns (3.019ns logic, 12.141ns route)
                                       (19.9% logic, 80.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              12.395ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_12
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_12 (xlxn_67_12)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_37 (o_12)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     12.395ns (6.509ns logic, 5.886ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.032ns (Levels of Logic = 5)
  Source:            clk
  Destination:       ldata_12

  Data Path: clk to ldata_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            154   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N555)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_12 (xlxn_67_12)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_37 (o_12)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     19.032ns (6.891ns logic, 12.141ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
CPU : 11.47 / 11.50 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                174 out of    768   22%
   Number of Slices containing
      unrelated logic:                0 out of    174    0%
   Total Number Slice Registers:    159 out of  1,536   10%
      Number used as Flip Flops:                  151
      Number used as Latches:                       8
   Total Number 4 input LUTs:       218 out of  1,536   14%
      Number used as LUTs:                        208
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of Tbufs:                  16 out of    832    1%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,771
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  174 out of 768    22%

   Number of GCLKs                     1 out of 4      25%
   Number of TBUFs                    16 out of 832     1%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 30805
Placement pass 2 .....
Placer score = 31435
Placement pass 3 ......
Placer score = 31960
Optimizing ... 
Placer score = 24225
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1191 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1193 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1193 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 11:50:55 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.01 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.01 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.01 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_37> in unit <test>.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_21> in unit <test>.
WARNING:Xst:766 - E:/proj2/Proj2Memory/test/test.vhf (Line 393). Generating a Black Box for component <simtest>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 51
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 4
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 343
#      GND                         : 1
#      LUT1                        : 22
#      LUT2                        : 19
#      LUT3                        : 86
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 111
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 162
#      FDC                         : 45
#      FDCE                        : 104
#      FDP                         : 5
#      LD                          : 8
# Tri-States                       : 16
#      BUFT                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      OBUF                        : 47
# Others                           : 1
#      simtest                     : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 15.160ns
   Maximum output required time after clock: 12.395ns
   Maximum combinational path delay: 19.032ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              15.160ns (Levels of Logic = 4)
  Source:            clk
  Destination:       xlxi_1_pctofpgainterface_pportinterface_readdatareg_5
  Destination Clock: clk rising

  Data Path: clk to xlxi_1_pctofpgainterface_pportinterface_readdatareg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            156   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N611)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_5 (xlxn_67_5)
    FDCE:D                     0.915          xlxi_1_pctofpgainterface_pportinterface_readdatareg_5
    ----------------------------------------
    Total                     15.160ns (3.019ns logic, 12.141ns route)
                                       (19.9% logic, 80.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              12.395ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_15
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N611)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_15 (xlxn_67_15)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_34 (o_15)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     12.395ns (6.509ns logic, 5.886ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.032ns (Levels of Logic = 5)
  Source:            clk
  Destination:       ldata_15

  Data Path: clk to ldata_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            156   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N611)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_15 (xlxn_67_15)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_34 (o_15)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     19.032ns (6.891ns logic, 12.141ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
CPU : 11.69 / 11.72 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...
Loading design module "E:\proj2\Proj2Memory\test/simtest.ngc"...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
ERROR:NgdBuild:466 - output pad net 'xlxn_60' has illegal connection
ERROR:NgdBuild:455 - logical net 'damnclk' has multiple drivers
ERROR:NgdBuild:466 - input pad net 'damnclk' has illegal connection
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections
ERROR:NgdBuild:467 - output pad net 'fin' has an illegal buffer
ERROR:NgdBuild:466 - output pad net 'xlxn_62' has illegal connection
WARNING:NgdBuild:454 - logical net 'xlxn_63' has no load
ERROR:NgdBuild:455 - logical net 'xlxn_66' has multiple drivers
WARNING:NgdBuild:463 - input pad net 'xlxn_66' has an illegal input buffer
ERROR:NgdBuild:466 - input pad net 'xlxn_66' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_61' has illegal connection
ERROR:NgdBuild:467 - output pad net 'st1' has an illegal buffer
ERROR:NgdBuild:467 - output pad net 'st2' has an illegal buffer
ERROR:NgdBuild:467 - output pad net 'st3' has an illegal buffer
ERROR:NgdBuild:467 - output pad net 'st4' has an illegal buffer
ERROR:NgdBuild:466 - output pad net 'xlxn_6_17' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_16' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_15' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_14' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_13' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_12' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_11' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_10' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_9' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_8' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_7' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_6' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_5' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_4' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_3' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_2' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_1' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_0' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_17' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_16' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_15' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_14' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_13' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_12' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_11' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_10' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_9' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_8' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_7' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_6' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_5' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_4' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_3' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_2' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_1' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_0' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_15' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_14' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_13' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_12' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_11' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_10' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_9' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_8' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_7' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_6' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_5' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_4' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_3' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_2' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_1' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_0' has illegal connection

NGDBUILD Design Results Summary:
  Number of errors:    64
  Number of warnings:   3


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "test.bld"...
EXEWRAP detected a return code of '2' from program 'ngdbuild'

Done: failed with exit code: 0002.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...
Loading design module "E:\proj2\Proj2Memory\test/simtest.ngc"...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
ERROR:NgdBuild:466 - output pad net 'xlxn_60' has illegal connection
ERROR:NgdBuild:455 - logical net 'damnclk' has multiple drivers
ERROR:NgdBuild:466 - input pad net 'damnclk' has illegal connection
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections
ERROR:NgdBuild:467 - output pad net 'fin' has an illegal buffer
ERROR:NgdBuild:466 - output pad net 'xlxn_62' has illegal connection
WARNING:NgdBuild:454 - logical net 'xlxn_63' has no load
ERROR:NgdBuild:455 - logical net 'xlxn_66' has multiple drivers
WARNING:NgdBuild:463 - input pad net 'xlxn_66' has an illegal input buffer
ERROR:NgdBuild:466 - input pad net 'xlxn_66' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_61' has illegal connection
ERROR:NgdBuild:467 - output pad net 'st1' has an illegal buffer
ERROR:NgdBuild:467 - output pad net 'st2' has an illegal buffer
ERROR:NgdBuild:467 - output pad net 'st3' has an illegal buffer
ERROR:NgdBuild:467 - output pad net 'st4' has an illegal buffer
ERROR:NgdBuild:466 - output pad net 'xlxn_6_17' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_16' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_15' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_14' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_13' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_12' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_11' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_10' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_9' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_8' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_7' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_6' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_5' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_4' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_3' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_2' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_1' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_6_0' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_17' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_16' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_15' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_14' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_13' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_12' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_11' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_10' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_9' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_8' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_7' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_6' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_5' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_4' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_3' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_2' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_1' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_8_0' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_15' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_14' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_13' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_12' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_11' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_10' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_9' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_8' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_7' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_6' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_5' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_4' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_3' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_2' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_1' has illegal connection
ERROR:NgdBuild:466 - output pad net 'xlxn_9_0' has illegal connection

NGDBUILD Design Results Summary:
  Number of errors:    64
  Number of warnings:   3


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "test.bld"...
EXEWRAP detected a return code of '2' from program 'ngdbuild'

Done: failed with exit code: 0002.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
ERROR:HDLParsers:1402 - E:/proj2/Proj2Memory/test/simtest.vhd Line 28. Object wrdone of mode IN can not be updated.
CPU : 0.72 / 0.76 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
ERROR:HDLParsers:1402 - E:/proj2/Proj2Memory/test/simtest.vhd Line 28. Object wrdone of mode IN can not be updated.
CPU : 0.70 / 0.73 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_37> in unit <test>.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 290). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_21> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
WARNING:Xst:647 - Input <wrdone> is never used.
WARNING:Xst:648 -  Output <rdaddr<17>> is never used.
WARNING:Xst:648 -  Output <rdaddr<16>> is never used.
WARNING:Xst:648 -  Output <rdaddr<15>> is never used.
WARNING:Xst:648 -  Output <rdaddr<14>> is never used.
WARNING:Xst:648 -  Output <rdaddr<13>> is never used.
WARNING:Xst:648 -  Output <rdaddr<12>> is never used.
WARNING:Xst:648 -  Output <rdaddr<11>> is never used.
WARNING:Xst:648 -  Output <rdaddr<10>> is never used.
WARNING:Xst:648 -  Output <rdaddr<9>> is never used.
WARNING:Xst:648 -  Output <rdaddr<8>> is never used.
WARNING:Xst:648 -  Output <rdaddr<7>> is never used.
WARNING:Xst:648 -  Output <rdaddr<6>> is never used.
WARNING:Xst:648 -  Output <rdaddr<5>> is never used.
WARNING:Xst:648 -  Output <rdaddr<4>> is never used.
WARNING:Xst:648 -  Output <rdaddr<3>> is never used.
WARNING:Xst:648 -  Output <rdaddr<2>> is never used.
WARNING:Xst:648 -  Output <rdaddr<1>> is never used.
WARNING:Xst:648 -  Output <rdaddr<0>> is never used.
WARNING:Xst:648 -  Output <wraddr<17>> is never used.
WARNING:Xst:648 -  Output <wraddr<16>> is never used.
WARNING:Xst:648 -  Output <wraddr<15>> is never used.
WARNING:Xst:648 -  Output <wraddr<14>> is never used.
WARNING:Xst:648 -  Output <wraddr<13>> is never used.
WARNING:Xst:648 -  Output <wraddr<12>> is never used.
WARNING:Xst:648 -  Output <wraddr<11>> is never used.
WARNING:Xst:648 -  Output <wraddr<10>> is never used.
WARNING:Xst:648 -  Output <wraddr<9>> is never used.
WARNING:Xst:648 -  Output <wraddr<8>> is never used.
WARNING:Xst:648 -  Output <wraddr<7>> is never used.
WARNING:Xst:648 -  Output <wraddr<6>> is never used.
WARNING:Xst:648 -  Output <wraddr<5>> is never used.
WARNING:Xst:648 -  Output <wraddr<4>> is never used.
WARNING:Xst:648 -  Output <wraddr<3>> is never used.
WARNING:Xst:648 -  Output <wraddr<2>> is never used.
WARNING:Xst:648 -  Output <wraddr<1>> is never used.
WARNING:Xst:648 -  Output <wraddr<0>> is never used.
WARNING:Xst:648 -  Output <din<15>> is never used.
WARNING:Xst:648 -  Output <din<14>> is never used.
WARNING:Xst:648 -  Output <din<13>> is never used.
WARNING:Xst:648 -  Output <din<12>> is never used.
WARNING:Xst:648 -  Output <din<11>> is never used.
WARNING:Xst:648 -  Output <din<10>> is never used.
WARNING:Xst:648 -  Output <din<9>> is never used.
WARNING:Xst:648 -  Output <din<8>> is never used.
WARNING:Xst:648 -  Output <din<7>> is never used.
WARNING:Xst:648 -  Output <din<6>> is never used.
WARNING:Xst:648 -  Output <din<5>> is never used.
WARNING:Xst:648 -  Output <din<4>> is never used.
WARNING:Xst:648 -  Output <din<3>> is never used.
WARNING:Xst:648 -  Output <din<2>> is never used.
WARNING:Xst:648 -  Output <din<1>> is never used.
WARNING:Xst:648 -  Output <din<0>> is never used.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 51
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 4
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 334
#      GND                         : 1
#      LUT1                        : 18
#      LUT2                        : 74
#      LUT3                        : 30
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 107
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 157
#      FDC                         : 43
#      FDCE                        : 104
#      FDP                         : 2
#      LD                          : 8
# Tri-States                       : 16
#      BUFT                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      OBUF                        : 47
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 15.160ns
   Maximum output required time after clock: 12.395ns
   Maximum combinational path delay: 19.032ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              15.160ns (Levels of Logic = 4)
  Source:            clk
  Destination:       xlxi_1_pctofpgainterface_pportinterface_readdatareg_6
  Destination Clock: clk rising

  Data Path: clk to xlxi_1_pctofpgainterface_pportinterface_readdatareg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            151   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N486)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_6 (xlxn_67_6)
    FDCE:D                     0.915          xlxi_1_pctofpgainterface_pportinterface_readdatareg_6
    ----------------------------------------
    Total                     15.160ns (3.019ns logic, 12.141ns route)
                                       (19.9% logic, 80.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              12.395ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_8
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N486)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_8 (xlxn_67_8)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_30 (o_8)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     12.395ns (6.509ns logic, 5.886ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.032ns (Levels of Logic = 5)
  Source:            clk
  Destination:       ldata_8

  Data Path: clk to ldata_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            151   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N486)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_8 (xlxn_67_8)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_30 (o_8)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     19.032ns (6.891ns logic, 12.141ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
CPU : 12.11 / 12.14 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                166 out of    768   21%
   Number of Slices containing
      unrelated logic:                0 out of    166    0%
   Total Number Slice Registers:    157 out of  1,536   10%
      Number used as Flip Flops:                  149
      Number used as Latches:                       8
   Total Number 4 input LUTs:       214 out of  1,536   13%
      Number used as LUTs:                        204
      Number used as a route-thru:                 10
   Number of bonded IOBs:            55 out of    166   33%
   Number of Tbufs:                  16 out of    832    1%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,723
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  166 out of 768    21%

   Number of GCLKs                     1 out of 4      25%
   Number of TBUFs                    16 out of 832     1%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ...........
Placer score = 27915
Placement pass 2 .........
Placer score = 29955
Placement pass 3 ................
Placer score = 29505
Optimizing ... 
Placer score = 22785
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1136 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 2 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
1138 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1138 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 12:05:22 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Architecture behavioral of Entity simtest is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 212). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 212). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_21> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
WARNING:Xst:647 - Input <wrdone> is never used.
WARNING:Xst:648 -  Output <rdaddr<17>> is never used.
WARNING:Xst:648 -  Output <rdaddr<16>> is never used.
WARNING:Xst:648 -  Output <rdaddr<15>> is never used.
WARNING:Xst:648 -  Output <rdaddr<14>> is never used.
WARNING:Xst:648 -  Output <rdaddr<13>> is never used.
WARNING:Xst:648 -  Output <rdaddr<12>> is never used.
WARNING:Xst:648 -  Output <rdaddr<11>> is never used.
WARNING:Xst:648 -  Output <rdaddr<10>> is never used.
WARNING:Xst:648 -  Output <rdaddr<9>> is never used.
WARNING:Xst:648 -  Output <rdaddr<8>> is never used.
WARNING:Xst:648 -  Output <rdaddr<7>> is never used.
WARNING:Xst:648 -  Output <rdaddr<6>> is never used.
WARNING:Xst:648 -  Output <rdaddr<5>> is never used.
WARNING:Xst:648 -  Output <rdaddr<4>> is never used.
WARNING:Xst:648 -  Output <rdaddr<3>> is never used.
WARNING:Xst:648 -  Output <rdaddr<2>> is never used.
WARNING:Xst:648 -  Output <rdaddr<1>> is never used.
WARNING:Xst:648 -  Output <rdaddr<0>> is never used.
WARNING:Xst:648 -  Output <wraddr<17>> is never used.
WARNING:Xst:648 -  Output <wraddr<16>> is never used.
WARNING:Xst:648 -  Output <wraddr<15>> is never used.
WARNING:Xst:648 -  Output <wraddr<14>> is never used.
WARNING:Xst:648 -  Output <wraddr<13>> is never used.
WARNING:Xst:648 -  Output <wraddr<12>> is never used.
WARNING:Xst:648 -  Output <wraddr<11>> is never used.
WARNING:Xst:648 -  Output <wraddr<10>> is never used.
WARNING:Xst:648 -  Output <wraddr<9>> is never used.
WARNING:Xst:648 -  Output <wraddr<8>> is never used.
WARNING:Xst:648 -  Output <wraddr<7>> is never used.
WARNING:Xst:648 -  Output <wraddr<6>> is never used.
WARNING:Xst:648 -  Output <wraddr<5>> is never used.
WARNING:Xst:648 -  Output <wraddr<4>> is never used.
WARNING:Xst:648 -  Output <wraddr<3>> is never used.
WARNING:Xst:648 -  Output <wraddr<2>> is never used.
WARNING:Xst:648 -  Output <wraddr<1>> is never used.
WARNING:Xst:648 -  Output <wraddr<0>> is never used.
WARNING:Xst:648 -  Output <din<15>> is never used.
WARNING:Xst:648 -  Output <din<14>> is never used.
WARNING:Xst:648 -  Output <din<13>> is never used.
WARNING:Xst:648 -  Output <din<12>> is never used.
WARNING:Xst:648 -  Output <din<11>> is never used.
WARNING:Xst:648 -  Output <din<10>> is never used.
WARNING:Xst:648 -  Output <din<9>> is never used.
WARNING:Xst:648 -  Output <din<8>> is never used.
WARNING:Xst:648 -  Output <din<7>> is never used.
WARNING:Xst:648 -  Output <din<6>> is never used.
WARNING:Xst:648 -  Output <din<5>> is never used.
WARNING:Xst:648 -  Output <din<4>> is never used.
WARNING:Xst:648 -  Output <din<3>> is never used.
WARNING:Xst:648 -  Output <din<2>> is never used.
WARNING:Xst:648 -  Output <din<1>> is never used.
WARNING:Xst:648 -  Output <din<0>> is never used.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 51
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 4
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 334
#      GND                         : 1
#      LUT1                        : 18
#      LUT2                        : 74
#      LUT3                        : 30
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 107
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 157
#      FDC                         : 43
#      FDCE                        : 104
#      FDP                         : 2
#      LD                          : 8
# Tri-States                       : 16
#      BUFT                        : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      OBUF                        : 47
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 15.160ns
   Maximum output required time after clock: 12.395ns
   Maximum combinational path delay: 19.032ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              15.160ns (Levels of Logic = 4)
  Source:            clk
  Destination:       xlxi_1_pctofpgainterface_pportinterface_readdatareg_9
  Destination Clock: clk rising

  Data Path: clk to xlxi_1_pctofpgainterface_pportinterface_readdatareg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            151   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N462)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_9 (xlxn_67_9)
    FDCE:D                     0.915          xlxi_1_pctofpgainterface_pportinterface_readdatareg_9
    ----------------------------------------
    Total                     15.160ns (3.019ns logic, 12.141ns route)
                                       (19.9% logic, 80.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              12.395ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N462)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_0 (xlxn_67_0)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_40 (o_0)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     12.395ns (6.509ns logic, 5.886ns route)
                                       (52.5% logic, 47.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.032ns (Levels of Logic = 5)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            151   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N462)
    BUFT:T->O              2   0.084   1.206  xlxi_1_pctofpgainterface_fpgatosraminterface_I7_0 (xlxn_67_0)
     begin scope: 'xlxi_21'
    OBUF:I->O                  4.787          i_36_40 (o_0)
     end scope: 'xlxi_21'
    ----------------------------------------
    Total                     19.032ns (6.891ns logic, 12.141ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
CPU : 11.69 / 11.72 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...
ERROR:NgdBuild:397 - Could not find NET 'ppstatus3' in design 'test'.  NET entry
   is 'NET "ppstatus3" LOC = "P132";
   '
ERROR:NgdBuild:397 - Could not find NET 'ppstatus4' in design 'test'.  NET entry
   is 'NET "ppstatus4" LOC = "P133";
   '
ERROR:NgdBuild:397 - Could not find NET 'ppstatus5' in design 'test'.  NET entry
   is 'NET "ppstatus5" LOC = "P139";
   '
ERROR:NgdBuild:397 - Could not find NET 'ppstatus6' in design 'test'.  NET entry
   is 'NET "ppstatus6" LOC = "P141";
   '
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "test.ucf".

Writing NGDBUILD log file "test.bld"...
EXEWRAP detected a return code of '-1' from program 'ngdbuild'

Done: failed with exit code: 65535.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad test.ucf'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'notepad test.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

 Implementation Results have been RESET!
 Please re-run the 'Implement Design' process so that your constraint changes are incorporated.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                166 out of    768   21%
   Number of Slices containing
      unrelated logic:                0 out of    166    0%
   Total Number Slice Registers:    157 out of  1,536   10%
      Number used as Flip Flops:                  149
      Number used as Latches:                       8
   Total Number 4 input LUTs:       214 out of  1,536   13%
      Number used as LUTs:                        204
      Number used as a route-thru:                 10
   Number of bonded IOBs:            55 out of    166   33%
   Number of Tbufs:                  16 out of    832    1%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,723
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  166 out of 768    21%

   Number of GCLKs                     1 out of 4      25%
   Number of TBUFs                    16 out of 832     1%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ...........
Placer score = 27915
Placement pass 2 .........
Placer score = 29955
Placement pass 3 ................
Placer score = 29505
Optimizing ... 
Placer score = 22785
All IOBs have been constrained to specific sites.
Placer completed in real time: 2 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1136 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 2 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
1138 successful; 0 unrouted; (0) REAL time: 3 secs 
Constraints are met. 
Total REAL time: 3 secs 
Total CPU  time: 2 secs 
End of route.  1138 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 12:12:37 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Architecture behavioral of Entity simtest is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 210). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 210). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
WARNING:Xst:647 - Input <wrdone> is never used.
WARNING:Xst:648 -  Output <rdaddr<17>> is never used.
WARNING:Xst:648 -  Output <rdaddr<16>> is never used.
WARNING:Xst:648 -  Output <rdaddr<15>> is never used.
WARNING:Xst:648 -  Output <rdaddr<14>> is never used.
WARNING:Xst:648 -  Output <rdaddr<13>> is never used.
WARNING:Xst:648 -  Output <rdaddr<12>> is never used.
WARNING:Xst:648 -  Output <rdaddr<11>> is never used.
WARNING:Xst:648 -  Output <rdaddr<10>> is never used.
WARNING:Xst:648 -  Output <rdaddr<9>> is never used.
WARNING:Xst:648 -  Output <rdaddr<8>> is never used.
WARNING:Xst:648 -  Output <rdaddr<7>> is never used.
WARNING:Xst:648 -  Output <rdaddr<6>> is never used.
WARNING:Xst:648 -  Output <rdaddr<5>> is never used.
WARNING:Xst:648 -  Output <rdaddr<4>> is never used.
WARNING:Xst:648 -  Output <rdaddr<3>> is never used.
WARNING:Xst:648 -  Output <rdaddr<2>> is never used.
WARNING:Xst:648 -  Output <rdaddr<1>> is never used.
WARNING:Xst:648 -  Output <rdaddr<0>> is never used.
WARNING:Xst:648 -  Output <wraddr<17>> is never used.
WARNING:Xst:648 -  Output <wraddr<16>> is never used.
WARNING:Xst:648 -  Output <wraddr<15>> is never used.
WARNING:Xst:648 -  Output <wraddr<14>> is never used.
WARNING:Xst:648 -  Output <wraddr<13>> is never used.
WARNING:Xst:648 -  Output <wraddr<12>> is never used.
WARNING:Xst:648 -  Output <wraddr<11>> is never used.
WARNING:Xst:648 -  Output <wraddr<10>> is never used.
WARNING:Xst:648 -  Output <wraddr<9>> is never used.
WARNING:Xst:648 -  Output <wraddr<8>> is never used.
WARNING:Xst:648 -  Output <wraddr<7>> is never used.
WARNING:Xst:648 -  Output <wraddr<6>> is never used.
WARNING:Xst:648 -  Output <wraddr<5>> is never used.
WARNING:Xst:648 -  Output <wraddr<4>> is never used.
WARNING:Xst:648 -  Output <wraddr<3>> is never used.
WARNING:Xst:648 -  Output <wraddr<2>> is never used.
WARNING:Xst:648 -  Output <wraddr<1>> is never used.
WARNING:Xst:648 -  Output <wraddr<0>> is never used.
WARNING:Xst:648 -  Output <din<15>> is never used.
WARNING:Xst:648 -  Output <din<14>> is never used.
WARNING:Xst:648 -  Output <din<13>> is never used.
WARNING:Xst:648 -  Output <din<12>> is never used.
WARNING:Xst:648 -  Output <din<11>> is never used.
WARNING:Xst:648 -  Output <din<10>> is never used.
WARNING:Xst:648 -  Output <din<9>> is never used.
WARNING:Xst:648 -  Output <din<8>> is never used.
WARNING:Xst:648 -  Output <din<7>> is never used.
WARNING:Xst:648 -  Output <din<6>> is never used.
WARNING:Xst:648 -  Output <din<5>> is never used.
WARNING:Xst:648 -  Output <din<4>> is never used.
WARNING:Xst:648 -  Output <din<3>> is never used.
WARNING:Xst:648 -  Output <din<2>> is never used.
WARNING:Xst:648 -  Output <din<1>> is never used.
WARNING:Xst:648 -  Output <din<0>> is never used.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 4
# Registers                        : 51
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 4
# Registers                        : 53
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 44
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 334
#      GND                         : 1
#      LUT1                        : 18
#      LUT2                        : 74
#      LUT3                        : 30
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 107
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 157
#      FDC                         : 43
#      FDCE                        : 104
#      FDP                         : 2
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 2.889ns
   Maximum output required time after clock: 11.237ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              2.889ns (Levels of Logic = 1)
  Source:            ppdata_1
  Destination:       xlxi_1_pctofpgainterface_pportinterface_syncinputs1_1
  Destination Clock: clk rising

  Data Path: ppdata_1 to xlxi_1_pctofpgainterface_pportinterface_syncinputs1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              2   0.768   1.206  ppdata_1_IBUF (ppdata_1_IBUF)
    FDC:D                      0.915          xlxi_1_pctofpgainterface_pportinterface_syncinputs1_1
    ----------------------------------------
    Total                      2.889ns (1.683ns logic, 1.206ns route)
                                       (58.3% logic, 41.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.237ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N430)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.237ns (6.557ns logic, 4.680ns route)
                                       (58.4% logic, 41.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            151   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N430)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.89 / 11.92 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                158 out of    768   20%
   Number of Slices containing
      unrelated logic:                0 out of    158    0%
   Total Number Slice Registers:    141 out of  1,536    9%
      Number used as Flip Flops:                  133
      Number used as Latches:                       8
   Total Number 4 input LUTs:       214 out of  1,536   13%
      Number used as LUTs:                        204
      Number used as a route-thru:                 10
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                              16
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,723
Additional JTAG gate count for IOBs:  2,688

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            55 out of 166    33%
      Number of LOCed External IOBs   55 out of 55    100%

   Number of SLICEs                  158 out of 768    20%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 28780
Placement pass 2 ...........
Placer score = 28115
Optimizing ... 
Placer score = 24210
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1125 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
1127 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 1 secs 
End of route.  1127 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 12:16:43 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 210). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 210). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 2 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 343
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 36
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 107
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 160
#      FDC                         : 44
#      FDCE                        : 104
#      FDP                         : 4
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.711ns (Maximum Frequency: 93.362MHz)
   Minimum input arrival time before clock: 4.233ns
   Maximum output required time after clock: 11.237ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.711ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     10.711ns (3.520ns logic, 7.191ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              4.233ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_resetl
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_resetl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_66)
    LUT1:I0->O             2   0.573   1.206  xlxi_31_I_INV_reset (xlxi_31_N71)
    FDC:CLR                    0.651          xlxi_31_resetl
    ----------------------------------------
    Total                      4.233ns (1.992ns logic, 2.241ns route)
                                       (47.1% logic, 52.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.237ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_3
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              12   1.065   2.160  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_3_IOBUF (ldata_3)
    ----------------------------------------
    Total                     11.237ns (6.557ns logic, 4.680ns route)
                                       (58.4% logic, 41.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_3

  Data Path: clk to ldata_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            154   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_3_IOBUF (ldata_3)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.41 / 11.44 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                164 out of    768   21%
   Number of Slices containing
      unrelated logic:                0 out of    164    0%
   Total Number Slice Registers:    143 out of  1,536    9%
      Number used as Flip Flops:                  135
      Number used as Latches:                       8
   Total Number 4 input LUTs:       218 out of  1,536   14%
      Number used as LUTs:                        208
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                              17
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,771
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  164 out of 768    21%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 30700
Placement pass 2 ..........
Placer score = 33375
Optimizing ... 
Placer score = 23845
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1180 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.......
End of iteration 1 
1182 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1182 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 13:40:37 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 210). Unconnected output port 'rddone' of component 'memorymodule
'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/test.vhf (Line 210). Unconnected output port 'dout' of component 'memorymodule'.

WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_31_prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 364
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 67
#      LUT3                        : 44
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 122
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 171
#      FDC                         : 53
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.801ns (Maximum Frequency: 92.584MHz)
   Minimum input arrival time before clock: 5.007ns
   Maximum output required time after clock: 11.327ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.801ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.065   2.250  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
    ----------------------------------------
    Total                     10.801ns (3.520ns logic, 7.281ns route)
                                       (32.6% logic, 67.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.007ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD7
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_66)
    LUT1:I0->O            10   0.573   1.980  xlxi_31_I_INV_reset (xlxi_31_N84)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD7
    ----------------------------------------
    Total                      5.007ns (1.992ns logic, 3.015ns route)
                                       (39.8% logic, 60.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.327ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_10
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.065   2.250  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_10_IOBUF (ldata_10)
    ----------------------------------------
    Total                     11.327ns (6.557ns logic, 4.770ns route)
                                       (57.9% logic, 42.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_10

  Data Path: clk to ldata_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            165   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_10_IOBUF (ldata_10)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.48 / 11.52 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                179 out of    768   23%
   Number of Slices containing
      unrelated logic:                0 out of    179    0%
   Total Number Slice Registers:    153 out of  1,536    9%
      Number used as Flip Flops:                  145
      Number used as Latches:                       8
   Total Number 4 input LUTs:       240 out of  1,536   15%
      Number used as LUTs:                        228
      Number used as a route-thru:                 12
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                              18
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  2,988
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  179 out of 768    23%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ........
Placer score = 33455
Placement pass 2 ........
Placer score = 33000
Optimizing ... 
Placer score = 27745
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1294 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 2 secs 
Starting iterative routing. 
Routing active signals.
........
End of iteration 1 
1296 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1296 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 13:44:43 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Launch ModelSim Simulator

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -command xilperl _toldo.pl'


Done: completed successfully.

Launching: 'exewrap @_launchModelSimApp_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_test_sch2sym_exewrap.rsp'


Starting: 'sch2sym -family=virtex test.sch test.sym '


Release 4.1i - sch2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'sch2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
ERROR:HDLParsers:856 - E:/proj2/Proj2Memory/test/test.vhf Line 296. No default value for unconnected port <dout>.
CPU : 0.81 / 0.84 s | Elapsed : 0.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Architecture behavioral of Entity simtest is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 387
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 55
#      LUT3_D                      : 2
#      LUT3_L                      : 18
#      LUT4                        : 129
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 34
#      MUXF5                       : 27
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 174
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.251ns (Maximum Frequency: 88.881MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 11.507ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.251ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_3
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          18   0.573   2.700  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite (N775)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_3
    ----------------------------------------
    Total                     11.251ns (3.520ns logic, 7.731ns route)
                                       (31.3% logic, 68.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.097ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD8
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            11   0.573   2.070  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD8
    ----------------------------------------
    Total                      5.097ns (1.992ns logic, 3.105ns route)
                                       (39.1% logic, 60.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.507ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.507ns (6.557ns logic, 4.950ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            168   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.95 / 11.98 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
Starting: 'constraints_editor test.ucf test.ngd'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor test.ucf test.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Existing implementation results have been retained !
 To incorporate your constraint changes, right click on the 'Implement Design' process and select 'Rerun All'.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       260 out of  1,536   16%
      Number used as LUTs:                        249
      Number used as a route-thru:                 11
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,147
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ......
Placer score = 34875
Placement pass 2 ......
Placer score = 34130
Optimizing ... 
Placer score = 28975
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1349 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
........
End of iteration 1 
1351 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1351 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 13:52:33 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 387
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 55
#      LUT3_D                      : 2
#      LUT3_L                      : 18
#      LUT4                        : 129
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 34
#      MUXF5                       : 27
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 174
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.251ns (Maximum Frequency: 88.881MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 11.507ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.251ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          18   0.573   2.700  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite (N775)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     11.251ns (3.520ns logic, 7.731ns route)
                                       (31.3% logic, 68.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.097ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD9
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            11   0.573   2.070  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD9
    ----------------------------------------
    Total                      5.097ns (1.992ns logic, 3.105ns route)
                                       (39.1% logic, 60.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.507ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.507ns (6.557ns logic, 4.950ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            168   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.53 / 11.58 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       260 out of  1,536   16%
      Number used as LUTs:                        249
      Number used as a route-thru:                 11
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,147
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ......
Placer score = 35780
Placement pass 2 .......
Placer score = 34375
Optimizing ... 
Placer score = 28695
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1349 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 2 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1351 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1351 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Thu Jul 22 13:54:31 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 382
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 71
#      LUT2_L                      : 1
#      LUT3                        : 48
#      LUT3_D                      : 2
#      LUT3_L                      : 19
#      LUT4                        : 134
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 174
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.902ns (Maximum Frequency: 84.019MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 11.597ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.902ns (Levels of Logic = 5)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_fpgatosraminterface_addrreg_4
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_fpgatosraminterface_addrre
g_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   1.065   2.520  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4:I1->O             1   0.573   0.000  xlxi_1_pctofpgainterface_thememmultiplexor_I_memdowrite_F (N7155)
    MUXF5:I0->O            3   0.436   1.332  xlxi_1_pctofpgainterface_thememmultiplexor_I_memdowrite (N500)
    LUT3_D:I0->O          20   0.573   2.880  I_xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_XX_FFD4 (N514)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_thememmultiplexor_I_memreadaddr_4_SW2 (N6741)
    LUT3_L:I1->LO          1   0.573   0.000  I_xlxi_1_pctofpgainterface_fpgatosraminterface_Mmux__n0008_I14_Result (N610)
    FDCE:D                     0.342          xlxi_1_pctofpgainterface_fpgatosraminterface_addrreg_4
    ----------------------------------------
    Total                     11.902ns (4.135ns logic, 7.767ns route)
                                       (34.7% logic, 65.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.097ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD8
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            11   0.573   2.070  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD8
    ----------------------------------------
    Total                      5.097ns (1.992ns logic, 3.105ns route)
                                       (39.1% logic, 60.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.597ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_5
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   1.065   2.520  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_5_IOBUF (ldata_5)
    ----------------------------------------
    Total                     11.597ns (6.557ns logic, 5.040ns route)
                                       (56.5% logic, 43.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_5

  Data Path: clk to ldata_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            168   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_5_IOBUF (ldata_5)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.73 / 11.77 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       258 out of  1,536   16%
      Number used as LUTs:                        246
      Number used as a route-thru:                 12
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,120
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 32495
Placement pass 2 ....
Placer score = 31300
Optimizing ... 
Placer score = 26585
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1344 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1346 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1346 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:23:37 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 375
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 69
#      LUT3                        : 50
#      LUT3_D                      : 3
#      LUT3_L                      : 20
#      LUT4                        : 125
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 174
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.801ns (Maximum Frequency: 92.584MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 11.327ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               10.801ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.065   2.250  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          15   0.573   2.430  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite_1 (xlxi_1_pctofpgainterf
ace_pportinterface_I_dosramwrite_1)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
    ----------------------------------------
    Total                     10.801ns (3.520ns logic, 7.281ns route)
                                       (32.6% logic, 67.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.097ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_resetl
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_resetl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            11   0.573   2.070  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_resetl
    ----------------------------------------
    Total                      5.097ns (1.992ns logic, 3.105ns route)
                                       (39.1% logic, 60.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.327ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_14
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.065   2.250  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_14_IOBUF (ldata_14)
    ----------------------------------------
    Total                     11.327ns (6.557ns logic, 4.770ns route)
                                       (57.9% logic, 42.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_14

  Data Path: clk to ldata_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            168   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_14_IOBUF (ldata_14)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.64 / 11.67 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                195 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    195    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       253 out of  1,536   16%
      Number used as LUTs:                        240
      Number used as a route-thru:                 13
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,084
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  195 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ........
Placer score = 34585
Placement pass 2 .....
Placer score = 33860
Optimizing ... 
Placer score = 29990
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1325 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1327 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1327 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:25:30 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.


ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 386
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 73
#      LUT3                        : 55
#      LUT3_D                      : 2
#      LUT3_L                      : 18
#      LUT4                        : 128
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 34
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 174
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.251ns (Maximum Frequency: 88.881MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 11.507ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.251ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          18   0.573   2.700  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite (N775)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     11.251ns (3.520ns logic, 7.731ns route)
                                       (31.3% logic, 68.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.097ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD10
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            11   0.573   2.070  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD10
    ----------------------------------------
    Total                      5.097ns (1.992ns logic, 3.105ns route)
                                       (39.1% logic, 60.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.507ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_7
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_7_IOBUF (ldata_7)
    ----------------------------------------
    Total                     11.507ns (6.557ns logic, 4.950ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_7

  Data Path: clk to ldata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            168   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_7_IOBUF (ldata_7)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.56 / 11.59 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       259 out of  1,536   16%
      Number used as LUTs:                        249
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,144
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ......
Placer score = 35280
Placement pass 2 .......
Placer score = 33470
Optimizing ... 
Placer score = 28065
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1342 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1344 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 1 secs 
End of route.  1344 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:30:25 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 386
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 73
#      LUT3                        : 55
#      LUT3_D                      : 2
#      LUT3_L                      : 18
#      LUT4                        : 128
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 34
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 174
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 6
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.251ns (Maximum Frequency: 88.881MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 11.507ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.251ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          18   0.573   2.700  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite (N775)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     11.251ns (3.520ns logic, 7.731ns route)
                                       (31.3% logic, 68.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.097ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD7
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            11   0.573   2.070  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD7
    ----------------------------------------
    Total                      5.097ns (1.992ns logic, 3.105ns route)
                                       (39.1% logic, 60.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.507ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.507ns (6.557ns logic, 4.950ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            168   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.66 / 11.69 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       259 out of  1,536   16%
      Number used as LUTs:                        249
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,144
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ......
Placer score = 35180
Placement pass 2 ......
Placer score = 34070
Optimizing ... 
Placer score = 29130
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1342 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1344 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1344 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:31:40 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Architecture schematic of Entity obuf16_mxilinx is up to date.
Architecture schematic of Entity test is up to date.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_31_prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 386
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 56
#      LUT3_D                      : 2
#      LUT3_L                      : 18
#      LUT4                        : 128
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 34
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 175
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 7
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.251ns (Maximum Frequency: 88.881MHz)
   Minimum input arrival time before clock: 5.187ns
   Maximum output required time after clock: 11.507ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.251ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          18   0.573   2.700  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite (N775)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_0
    ----------------------------------------
    Total                     11.251ns (3.520ns logic, 7.731ns route)
                                       (31.3% logic, 68.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.187ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD3
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            12   0.573   2.160  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD3
    ----------------------------------------
    Total                      5.187ns (1.992ns logic, 3.195ns route)
                                       (38.4% logic, 61.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.507ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.507ns (6.557ns logic, 4.950ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            169   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.75 / 11.78 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                193 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    193    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       259 out of  1,536   16%
      Number used as LUTs:                        249
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               2
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,152
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  193 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ......
Placer score = 33885
Placement pass 2 .......
Placer score = 34440
Optimizing ... 
Placer score = 27345
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1345 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1347 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 1 secs 
End of route.  1347 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:33:10 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_31_prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 386
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT3                        : 56
#      LUT3_D                      : 2
#      LUT3_L                      : 18
#      LUT4                        : 128
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 34
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 175
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 7
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.251ns (Maximum Frequency: 88.881MHz)
   Minimum input arrival time before clock: 5.187ns
   Maximum output required time after clock: 11.507ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.251ns (Levels of Logic = 3)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_pportinterface_curaddrreg_
1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4_D:I1->O          18   0.573   2.700  xlxi_1_pctofpgainterface_pportinterface_I_dosramwrite (N775)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_pportinterface_I_regcuraddr_SW6 (xlxi_1_pctofpgainter
face_pportinterface_N46612)
    LUT4:I1->O             5   0.573   1.566  xlxi_1_pctofpgainterface_pportinterface_I__n0169 (xlxi_1_pctofpgainterface_ppo
rtinterface_N481)
    FDCE:CE                    0.736          xlxi_1_pctofpgainterface_pportinterface_curaddrreg_1
    ----------------------------------------
    Total                     11.251ns (3.520ns logic, 7.731ns route)
                                       (31.3% logic, 68.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.187ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_resetl
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_resetl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            12   0.573   2.160  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_resetl
    ----------------------------------------
    Total                      5.187ns (1.992ns logic, 3.195ns route)
                                       (38.4% logic, 61.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.507ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_13
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              15   1.065   2.430  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_13_IOBUF (ldata_13)
    ----------------------------------------
    Total                     11.507ns (6.557ns logic, 4.950ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_13

  Data Path: clk to ldata_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            169   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_13_IOBUF (ldata_13)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.61 / 11.64 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                194 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    194    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       259 out of  1,536   16%
      Number used as LUTs:                        249
      Number used as a route-thru:                 10
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               2
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,152
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  194 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ......
Placer score = 34740
Placement pass 2 ......
Placer score = 33910
Optimizing ... 
Placer score = 28350
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1345 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 2 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1347 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1347 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:34:35 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_31_prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 383
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT2_L                      : 1
#      LUT3                        : 51
#      LUT3_D                      : 2
#      LUT3_L                      : 19
#      LUT4                        : 131
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 175
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 7
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.902ns (Maximum Frequency: 84.019MHz)
   Minimum input arrival time before clock: 5.187ns
   Maximum output required time after clock: 11.597ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.902ns (Levels of Logic = 5)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_fpgatosraminterface_addrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_fpgatosraminterface_addrre
g_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   1.065   2.520  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4:I1->O             1   0.573   0.000  xlxi_1_pctofpgainterface_thememmultiplexor_I_memdowrite_F (N7125)
    MUXF5:I0->O            3   0.436   1.332  xlxi_1_pctofpgainterface_thememmultiplexor_I_memdowrite (N500)
    LUT3_D:I0->O          20   0.573   2.880  I_xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_XX_FFD4 (N514)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_thememmultiplexor_I_memreadaddr_1_SW2 (N6771)
    LUT3_L:I1->LO          1   0.573   0.000  I_xlxi_1_pctofpgainterface_fpgatosraminterface_Mmux__n0008_I17_Result (N592)
    FDCE:D                     0.342          xlxi_1_pctofpgainterface_fpgatosraminterface_addrreg_1
    ----------------------------------------
    Total                     11.902ns (4.135ns logic, 7.767ns route)
                                       (34.7% logic, 65.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.187ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_prestate_FFD3
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_prestate_FFD3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            12   0.573   2.160  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_prestate_FFD3
    ----------------------------------------
    Total                      5.187ns (1.992ns logic, 3.195ns route)
                                       (38.4% logic, 61.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.597ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   1.065   2.520  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.597ns (6.557ns logic, 5.040ns route)
                                       (56.5% logic, 43.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            169   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.72 / 11.75 s | Elapsed : 12.00 / 12.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       260 out of  1,536   16%
      Number used as LUTs:                        248
      Number used as a route-thru:                 12
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               2
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,140
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 32705
Placement pass 2 .....
Placer score = 32615
Optimizing ... 
Placer score = 27445
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1346 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
......
End of iteration 1 
1348 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1348 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 12:36:12 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__simtest_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn simtest.xst -ofn simtest.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn simtest.xst -ofn simtest.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : simtest.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : simtest
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : simtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_0> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <simtest> ...

Building and optimizing final netlist ...

FlipFlop prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : simtest
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

Design Statistics
# IOs                              : 80

Cell Usage :
# BELS                             : 23
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 1
#      LUT2_L                      : 3
#      LUT3                        : 4
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 7
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FDC                         : 10
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 19
#      OBUF                        : 60
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.546ns (Maximum Frequency: 282.008MHz)
   Minimum input arrival time before clock: 7.713ns
   Maximum output required time after clock: 10.634ns
   Maximum combinational path delay: 13.193ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               3.546ns (Levels of Logic = 1)
  Source:            prestate_FFD6
  Destination:       prestate_FFD6
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: prestate_FFD6 to prestate_FFD6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q               5   1.065   1.566  prestate_FFD6 (prestate_FFD6)
    LUT3_D:I1->LO          1   0.573   0.000  I_prestate_XX_FFD6 (N523)
    FDC:D                      0.342          prestate_FFD6
    ----------------------------------------
    Total                      3.546ns (1.980ns logic, 1.566ns route)
                                       (55.8% logic, 44.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              7.713ns (Levels of Logic = 5)
  Source:            dout_9
  Destination:       prestate_FFD10
  Destination Clock: clk rising

  Data Path: dout_9 to prestate_FFD10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  dout_9_IBUF (dout_9_IBUF)
    LUT3:I0->O             1   0.573   1.035  I_7_LUT_17 (N183)
    LUT3:I0->O             1   0.573   1.035  I_6_LUT_13 (N189)
    LUT4:I3->O             2   0.573   1.206  I_XXL_112 (N191)
    LUT3_D:I2->LO          1   0.573   0.000  I_prestate_XX_FFD10 (N528)
    FDC:D                      0.342          prestate_FFD10
    ----------------------------------------
    Total                      7.713ns (3.402ns logic, 4.311ns route)
                                       (44.1% logic, 55.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              10.634ns (Levels of Logic = 3)
  Source:            prestate_FFD6
  Destination:       din_0
  Source Clock:      clk rising

  Data Path: prestate_FFD6 to din_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q               5   1.065   1.566  prestate_FFD6 (prestate_FFD6)
    LUT2:I0->O             1   0.573   1.035  I_0_LUT_8 (N116)
    LUT4:I3->O             1   0.573   1.035  I_din_0 (din_0_OBUF)
    OBUF:I->O                  4.787          din_0_OBUF (din_0)
    ----------------------------------------
    Total                     10.634ns (6.998ns logic, 3.636ns route)
                                       (65.8% logic, 34.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.193ns (Levels of Logic = 6)
  Source:            dout_9
  Destination:       rdaddr_1

  Data Path: dout_9 to rdaddr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  dout_9_IBUF (dout_9_IBUF)
    LUT3:I0->O             1   0.573   1.035  I_7_LUT_17 (N183)
    LUT3:I0->O             1   0.573   1.035  I_6_LUT_13 (N189)
    LUT4:I3->O             2   0.573   1.206  I_XXL_112 (N191)
    LUT3_D:I2->O           1   0.573   1.035  I_prestate_XX_FFD10 (rdaddr_1_OBUF)
    OBUF:I->O                  4.787          rdaddr_1_OBUF (rdaddr_1)
    ----------------------------------------
    Total                     13.193ns (7.847ns logic, 5.346ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
CPU : 2.25 / 2.30 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 simtest.ngc simtest.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/simtest.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "simtest.ucf" ...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "simtest.ngd" ...

Writing NGDBUILD log file "simtest.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file simtest.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "simtest.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                 13 out of    768    1%
   Number of Slices containing
      unrelated logic:                0 out of     13    0%
   Number of Slice Flip Flops:       10 out of  1,536    1%
   Number of 4 input LUTs:           20 out of  1,536    1%
   Number of bonded IOBs:            79 out of    166   47%
      IOB Flip Flops:                               2
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  216
Additional JTAG gate count for IOBs:  3,840

Mapping completed.
See MAP report file "simtest.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: simtest.pcf

Loading design for application par from file par_temp.ncd.
   "simtest" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            79 out of 166    47%
      Number of LOCed External IOBs    0 out of 79      0%

   Number of SLICEs                   13 out of 768     1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting initial Placement phase. REAL time: 0 secs 
Finished initial Placement phase. REAL time: 0 secs 
Starting the placer. REAL time: 0 secs 
Placement pass 1 .
Placer score = 4030
Placement pass 2 ..
Placer score = 3990
Optimizing ... 
Placer score = 3765
Placer score = 2025
Placer completed in real time: 0 secs 

Dumping design to file simtest.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 93 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
93 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  93 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file simtest.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp simtest'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl simtest'


Creating TCL Process
Starting: 'bitgen -f simtest.ut simtest.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file simtest.ncd.
   "simtest" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file simtest.pcf.

Fri Jul 23 12:59:48 2004

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "simtest.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f simtest.ut simtest.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @_test_sch2vhf_exewrap.rsp'


Starting: 'sch2vhdl -family=virtex -flat -suppress -w test.sch test.vhf '


Release 4.1i - sch2vhdl E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
EXEWRAP detected that program 'sch2vhdl' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__test_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr'


Starting: 'C:/Xilinx/bin/nt/xst.exe -ifn test.xst -ofn test.syr '


Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : test.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : test
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/Proj2Memory/test/simtest.vhd in Library work.
Entity <simtest> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/proj2/Proj2Memory/test/test.vhf in Library work.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <test> (Architecture <schematic>) compiled.

Analyzing Entity <test> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_22> in unit <test>.
Entity <test> analyzed. Unit <test> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <simtest> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/simtest.vhd (Line 57). The following signals are missing in the process sensitiv
ity list:
   rddone, dout.
Entity <simtest> analyzed. Unit <simtest> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslice
num' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslic
enum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput
' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the 
process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the 
process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/Proj2Memory/test/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/Proj2Memory/test/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/Proj2Memory/test/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/Proj2Memory/test/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/Proj2Memory/test/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <simtest>.
    Related source file is E:/proj2/Proj2Memory/test/simtest.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simtest> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/Proj2Memory/test/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <test>.
    Related source file is E:/proj2/Proj2Memory/test/test.vhf.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 1
  8-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 27
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <simtest> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <test> ...

Building and optimizing final netlist ...

Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite1 has been removed
Register xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_1_pctofpgainterface_fpgatosraminterf
ace_doingwrite2 has been removed
FlipFlop xlxi_1_pctofpgainterface_thememmultiplexor_presstate has been replicated 3 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncnextslice has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncread has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_0 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_inslicenum_1 has been replicated 1 time(s)
FlipFlop xlxi_1_pctofpgainterface_pportinterface_syncwrite has been replicated 1 time(s)
FlipFlop xlxi_31_prestate_FFD1 has been replicated 1 time(s) to handle iob=true attribute.
=========================================================================
Final Results
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 1
  4-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 383
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 72
#      LUT2_L                      : 1
#      LUT3                        : 51
#      LUT3_D                      : 2
#      LUT3_L                      : 19
#      LUT4                        : 131
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 34
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 175
#      FDC                         : 56
#      FDCE                        : 104
#      FDP                         : 7
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 31
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 1     |
xlxi_1_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_1_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 11.902ns (Maximum Frequency: 84.019MHz)
   Minimum input arrival time before clock: 5.187ns
   Maximum output required time after clock: 11.597ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.902ns (Levels of Logic = 5)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       xlxi_1_pctofpgainterface_fpgatosraminterface_addrreg_1
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to xlxi_1_pctofpgainterface_fpgatosraminterface_addrre
g_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   1.065   2.520  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT4:I1->O             1   0.573   0.000  xlxi_1_pctofpgainterface_thememmultiplexor_I_memdowrite_F (N7125)
    MUXF5:I0->O            3   0.436   1.332  xlxi_1_pctofpgainterface_thememmultiplexor_I_memdowrite (N500)
    LUT3_D:I0->O          20   0.573   2.880  I_xlxi_1_pctofpgainterface_fpgatosraminterface_presstate_XX_FFD4 (N514)
    LUT4:I0->O             1   0.573   1.035  xlxi_1_pctofpgainterface_thememmultiplexor_I_memreadaddr_1_SW2 (N6771)
    LUT3_L:I1->LO          1   0.573   0.000  I_xlxi_1_pctofpgainterface_fpgatosraminterface_Mmux__n0008_I17_Result (N592)
    FDCE:D                     0.342          xlxi_1_pctofpgainterface_fpgatosraminterface_addrreg_1
    ----------------------------------------
    Total                     11.902ns (4.135ns logic, 7.767ns route)
                                       (34.7% logic, 65.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.187ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_31_resetl
  Destination Clock: clk rising

  Data Path: reset to xlxi_31_resetl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_4 (xlxn_72)
    LUT1:I0->O            12   0.573   2.160  xlxi_31_I_INV_reset (xlxi_31_N105)
    FDC:CLR                    0.651          xlxi_31_resetl
    ----------------------------------------
    Total                      5.187ns (1.992ns logic, 3.195ns route)
                                       (38.4% logic, 61.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.597ns (Levels of Logic = 2)
  Source:            xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       ldata_0
  Source Clock:      clk rising

  Data Path: xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              16   1.065   2.520  xlxi_1_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_1_pctofpgainter
face_fpgatosraminterface_doingwrite2)
    LUT3:I0->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     11.597ns (6.557ns logic, 5.040ns route)
                                       (56.5% logic, 43.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clk
  Destination:       ldata_0

  Data Path: clk to ldata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_3 (xlxn_70)
    BUFG:I->O            169   0.679   7.380  xlxi_30 (damnclk)
    LUT3:I1->O            16   0.573   2.520  I_xlxi_1_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N499)
    IOBUF:T->IO                4.919          ldata_0_IOBUF (ldata_0)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 11.61 / 11.64 s | Elapsed : 11.00 / 11.00 s
 
--> 
EXEWRAP detected that program 'C:/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.1i - ngdbuild E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd e:/proj2/proj2memory/test/_ngo -nt timestamp -p
xcv50-pq240-6 test.ngc test.ngd 

Reading NGO file "E:/proj2/Proj2Memory/test/test.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'damnclk' has non-clock connections

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "test.ngd" ...

Writing NGDBUILD log file "test.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.1i - Map E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "v50pq240-6".
Removing unused or disabled logic...
Running cover...
Writing file test.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "test.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                192 out of    768   25%
   Number of Slices containing
      unrelated logic:                0 out of    192    0%
   Total Number Slice Registers:    173 out of  1,536   11%
      Number used as Flip Flops:                  165
      Number used as Latches:                       8
   Total Number 4 input LUTs:       260 out of  1,536   16%
      Number used as LUTs:                        248
      Number used as a route-thru:                 12
   Number of bonded IOBs:            56 out of    166   33%
      IOB Flip Flops:                               2
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  3,140
Additional JTAG gate count for IOBs:  2,736

Mapping completed.
See MAP report file "test.mrp" for details.
Tcl C:/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.1i - Par E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: test.pcf

Loading design for application par from file par_temp.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  FINAL 1.115 2001-06-20.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            56 out of 166    33%
      Number of LOCed External IOBs   56 out of 56    100%

   Number of SLICEs                  192 out of 768    25%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 .......
Placer score = 33105
Placement pass 2 ........
Placer score = 32175
Optimizing ... 
Placer score = 26905
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file test.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 

0 connection(s) routed; 1346 unrouted active, 2 unrouted PWR/GND.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
........
End of iteration 1 
1348 successful; 0 unrouted; (0) REAL time: 2 secs 
Constraints are met. 
Total REAL time: 2 secs 
Total CPU  time: 1 secs 
End of route.  1348 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating PAR statistics.
Dumping design to file test.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 2 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp test'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Xilinx/data/projnav/_utTObit.tcl test'


Creating TCL Process
Starting: 'bitgen -f test.ut test.ncd'


Release 4.1i - Bitgen E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file test.ncd.
   "test" is an NCD, version 2.36, device xcv50, package pq240, speed -6
Loading device for application Bitgen from file 'v50.nph' in environment
C:/Xilinx.
Opened constraints file test.pcf.

Fri Jul 23 13:02:09 2004

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_1_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "test.bit".
Bitstream generation is complete.
Tcl C:/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f test.ut test.ncd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @simtest.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    simtest.vhd
Scanning    simtest.vhd
Writing simtest.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_exewrap.rsp'


Analyzing VHDL source files...
Elaborating design unit simtest...
vhdtdtfi completed without error...

Done: completed successfully.

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Error: Output file E:\proj2\Proj2Memory\test\simtest.sym already exists.To overwrite it, please use '-w' option.
EXEWRAP detected a return code of '1' from program 'spl2sym'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Create Schematic Symbol

Starting: 'exewrap @_simtest_spl2sym_exewrap.rsp'


Starting: 'spl2sym -family=virtex simtest.spl simtest.sym '


Release 4.1i - spl2sym E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'spl2sym' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=virtex test.sch test.jhd'


Done: completed successfully.

