-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111100111111001010011011111000", 1 => "00111101100100000000101101011000", 2 => "10111011011011011011001101111011", 3 => "00111100111010111001110000101111", 
    4 => "10111100010111111111100111010101", 5 => "00111101000111111000000100111000", 6 => "00111101001100101100000101101101", 7 => "10111011101010110101001011111111", 
    8 => "10111101001000000000011010000100", 9 => "00111100000110101001000000110001", 10 => "10111011100111110010100000111000", 11 => "10111101001011111001100000000100", 
    12 => "00111011101011010111011100100010", 13 => "00111101011000000100111110010110", 14 => "00111101010011001101001111011010", 15 => "10111100000010000011100110101001", 
    16 => "00111011000110111011100010011000", 17 => "10111101100011110011001111010000", 18 => "10111101100000010100011110010101", 19 => "10111100110001010000010001100010", 
    20 => "00111100000101001100111000001011", 21 => "10111100001111011010011100000010", 22 => "10111101000010010000011101110111", 23 => "10111001110111001111111000011110", 
    24 => "10111101001010010001010000110000", 25 => "10111100011100010110010111001010", 26 => "00111101001011000001110100010100", 27 => "00111101001000101101111010110110", 
    28 => "00111100110100001000010001000011", 29 => "10111101010011000101111110101101", 30 => "10111101011101010100101100010100", 31 => "00111101110110111101010111100100", 
    32 => "00111101001101111001001100110000", 33 => "10111100111011110100111001000111", 34 => "00111010011011010001101110000101", 35 => "10111101100101111100010010010010", 
    36 => "00111100001000000110000000100001", 37 => "00111101111100001010111101001010", 38 => "10111100100010101101010100000001", 39 => "10111101110101001110101111111000", 
    40 => "10111100101110000101110101100010", 41 => "10111011101100001101101110100110", 42 => "00111100111101100000101100111100", 43 => "10111100100111100011001111010000", 
    44 => "10111010110110010011110001100111", 45 => "00111101000011000110110011000111", 46 => "00111101010101100000101110101000", 47 => "10111011111011010000010000100000", 
    48 => "00111101100001110100011111011110", 49 => "00111100011000101001000000110100", 50 => "00111100000001010010001011100110", 51 => "00111100100101100111001100101010", 
    52 => "00111100010001101101011110110001", 53 => "00111101111110110100000111011110", 54 => "00111100000111100001011110101111", 55 => "10111101010100010001100011111001", 
    56 => "00111101001110000111101100101011", 57 => "10111100000111010010011010100111", 58 => "00111101010100111110010110111011", 59 => "00111100001000011100010001100111", 
    60 => "00111101010011000001011111101000", 61 => "10111101101000110110000100100001", 62 => "00111101100101000100100111100101", 63 => "00111100101001000111101000000011", 
    64 => "10111100101000011000101001001101", 65 => "10111100001000010110000010011001", 66 => "00111100011001010111110001101010", 67 => "10111011000001111101111011001100", 
    68 => "10111101010110010111110111011000", 69 => "10111100001111011111101000110011", 70 => "00111100100010101101110110100000", 71 => "00111100100110001000001100011101", 
    72 => "00111100001111100000111101110010", 73 => "00111100010110001110111100111010", 74 => "00111100111101111010010111001101", 75 => "10111011101001101100101110110011", 
    76 => "00111100111010110001001011111001", 77 => "00111100010011111011111111001001", 78 => "10111100110111111011100010111101", 79 => "10111100111010010110001110000101", 
    80 => "10111101100000000000001001001110", 81 => "10111100000111111011011100010001", 82 => "00111101100111011100110000100010", 83 => "10111101101011010110100101011111", 
    84 => "00111101100100110101000011000110", 85 => "00111101100010001111001011010001", 86 => "00111101001110010011100010001101", 87 => "00111101000100000111100100000100", 
    88 => "00111100000001110000111101101010", 89 => "10111101101011110001000101011111", 90 => "00111011000001001110001101010011", 91 => "00111100110011001011011110000100", 
    92 => "10111101001000111010100011111010", 93 => "10111001110000100100101110100111", 94 => "00111100110010000000000100001110", 95 => "00111101100001001001100011001000", 
    96 => "00111100001001001111001010010010", 97 => "10111100100001100000010100101111", 98 => "10111101010001010101001100000010", 99 => "10111101101000011011111110000101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

