{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528034663112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528034663112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 16:04:22 2018 " "Processing started: Sun Jun 03 16:04:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528034663112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528034663112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528034663112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528034663375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file log_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_pkg " "Found design unit 1: log_pkg" {  } { { "log_pkg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/log_pkg.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528034673406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_pkg-body " "Found design unit 2: log_pkg-body" {  } { { "log_pkg.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/log_pkg.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528034673406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528034673406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Found design unit 1: adder-behavioral" {  } { { "adder.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528034673416 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528034673416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528034673416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_adder-behavioural " "Found design unit 1: tb_adder-behavioural" {  } { { "tb_adder.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/tb_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528034673424 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_adder " "Found entity 1: tb_adder" {  } { { "tb_adder.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/tb_adder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528034673424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528034673424 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" tb_addertxt.vhd(132) " "VHDL syntax error at tb_addertxt.vhd(132) near text \".\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "tb_addertxt.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/tb_addertxt.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528034673434 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "tb_addertxt tb_addertxt.vhd(147) " "Ignored construct tb_addertxt at tb_addertxt.vhd(147) due to previous errors" {  } { { "tb_addertxt.vhd" "" { Text "C:/altera/15.0/PROJECTS/fourbitcounter/tb_addertxt.vhd" 147 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1528034673434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_addertxt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_addertxt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528034673434 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528034673597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 03 16:04:33 2018 " "Processing ended: Sun Jun 03 16:04:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528034673597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528034673597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528034673597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528034673597 ""}
