$date
	Sun Oct 27 17:16:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xnor_tb_8bit $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$scope module uut $end
$var wire 8 $ A [7:0] $end
$var wire 8 % B [7:0] $end
$var wire 8 & Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111 &
b0 %
b0 $
b0 #
b0 "
b11111111 !
$end
#10
b11111111 #
b11111111 %
b11111111 "
b11111111 $
#20
b0 !
b0 &
b1010101 #
b1010101 %
b10101010 "
b10101010 $
#30
b11111111 !
b11111111 &
b11110000 #
b11110000 %
b11110000 "
b11110000 $
#40
b0 !
b0 &
b1111 "
b1111 $
#50
b11111111 !
b11111111 &
b110011 #
b110011 %
b110011 "
b110011 $
#60
b0 !
b0 &
b11000011 #
b11000011 %
b111100 "
b111100 $
#70
b11001100 !
b11001100 &
b100001 #
b100001 %
b10010 "
b10010 $
#80
