# Simple MIPS32 Hardware Implementation with Python Assembler
A simple synthesizable MIPS32 IP core written in Verilog, combined with Python Assembler
