#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  3 17:17:00 2019
# Process ID: 13976
# Current directory: D:/UNI/TFG/OctaveSax/Vivado/octave_main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6116 D:\UNI\TFG\OctaveSax\Vivado\octave_main\octave_main.xpr
# Log file: D:/UNI/TFG/OctaveSax/Vivado/octave_main/vivado.log
# Journal file: D:/UNI/TFG/OctaveSax/Vivado/octave_main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.xpr
INFO: [Project 1-313] Project file moved from '/home/joterom/workspace/OctaveSax/Vivado/octave_main' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 757.617 ; gain = 72.598
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator_clk_generator_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memo/ram_memo_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memo_bindec
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity ram_memo
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/sim/FFT_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FFT_transform
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/demo_tb/tb_FFT_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FFT_transform
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_register
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/istft_window.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity istft_window_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/imports/ROM Data/stft_window.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stft_window_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/window_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity window_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/fsm_global.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_global
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/fsm_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_control
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/transform_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transform_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/counter512.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter512
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_fft_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fft_ip
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/window_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity window_tb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 779.309 ; gain = 4.895
INFO: [USF-XSim-69] 'elaborate' step finished in '80' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_transform_behav -key {Behavioral:sim_1:Functional:tb_transform} -tclbatch {tb_transform.tcl} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg
WARNING: Simulation object /main_tb/clk_100MHz was not found in the design.
WARNING: Simulation object /main_tb/clk_50MHz was not found in the design.
WARNING: Simulation object /main_tb/UUT/MCLK was not found in the design.
WARNING: Simulation object /main_tb/UUT/SCLK was not found in the design.
WARNING: Simulation object /main_tb/UUT/LR_W_SEL was not found in the design.
WARNING: Simulation object /main_tb/UUT/frame_number was not found in the design.
WARNING: Simulation object /main_tb/DATA_IN was not found in the design.
WARNING: Simulation object /main_tb/UUT/DATA_OUT was not found in the design.
WARNING: Simulation object /main_tb/UUT/output_sample was not found in the design.
WARNING: Simulation object /main_tb/UUT/sample_towrite was not found in the design.
WARNING: Simulation object /main_tb/UUT/input_reg was not found in the design.
WARNING: Simulation object /main_tb/UUT/buf_fsm_w_state was not found in the design.
WARNING: Simulation object /main_tb/UUT/event_new_frame was not found in the design.
WARNING: Simulation object /main_tb/UUT/buf_fsm_r_state was not found in the design.
WARNING: Simulation object /main_tb/UUT/memo_fsm_state was not found in the design.
WARNING: Simulation object /main_tb/UUT/counter_buf1 was not found in the design.
WARNING: Simulation object /main_tb/UUT/counter_buf2 was not found in the design.
WARNING: Simulation object /main_tb/UUT/sample_in_ready was not found in the design.
WARNING: Simulation object /main_tb/UUT/event_write was not found in the design.
WARNING: Simulation object /main_tb/UUT/start_reading was not found in the design.
WARNING: Simulation object /main_tb/UUT/counter_buf1_r was not found in the design.
WARNING: Simulation object /main_tb/UUT/counter_buf2_r was not found in the design.
WARNING: Simulation object /main_tb/UUT/storaged_buf1 was not found in the design.
WARNING: Simulation object /main_tb/UUT/storaged_buf2 was not found in the design.
WARNING: Simulation object /main_tb/UUT/sum_result was not found in the design.
WARNING: Simulation object /main_tb/UUT/sample_towrite_ready was not found in the design.
WARNING: Simulation object /main_tb/UUT/event_read was not found in the design.
WARNING: Simulation object /main_tb/UUT/reading_ready was not found in the design.
WARNING: Simulation object /main_tb/UUT/reading_ready_n was not found in the design.
WARNING: Simulation object /main_tb/UUT/reading_ready_nn was not found in the design.
WARNING: Simulation object /main_tb/UUT/win_result was not found in the design.
WARNING: Simulation object /main_tb/UUT/select_memo was not found in the design.
WARNING: Simulation object /main_tb/UUT/address was not found in the design.
WARNING: Simulation object /main_tb/UUT/address_buf1 was not found in the design.
WARNING: Simulation object /main_tb/UUT/address_buf2 was not found in the design.
WARNING: Simulation object /main_tb/UUT/address_buf1_read was not found in the design.
WARNING: Simulation object /main_tb/UUT/address_buf2_read was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram1/ena was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram1/wea was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram1/addra was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram1/dina was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram1/douta was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram2/ena was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram2/wea was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram2/addra was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram2/dina was not found in the design.
WARNING: Simulation object /main_tb/UUT/MEMO/ram2/douta was not found in the design.
WARNING: Simulation object /main_tb/UUT/SAMP/counter32 was not found in the design.
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg
WARNING: Simulation object /window_tb/UUT/clk was not found in the design.
WARNING: Simulation object /window_tb/UUT/for_inv was not found in the design.
WARNING: Simulation object /window_tb/UUT/start_proc_win was not found in the design.
WARNING: Simulation object /window_tb/end_proc_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/window_data was not found in the design.
WARNING: Simulation object /window_tb/UUT/window_data_i was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicand was not found in the design.
WARNING: Simulation object /window_tb/UUT/result_pre was not found in the design.
WARNING: Simulation object /window_tb/UUT/result was not found in the design.
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg
source tb_transform.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_transform_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:29 . Memory (MB): peak = 804.832 ; gain = 31.059
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 816.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '80' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 816.125 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 816.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 820.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '80' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 820.574 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 820.574 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:22 . Memory (MB): peak = 825.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '82' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 825.422 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 825.984 ; gain = 0.563
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/tb_transform_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  3 17:50:23 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:22 . Memory (MB): peak = 825.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '82' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:22 . Memory (MB): peak = 825.984 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:29 . Memory (MB): peak = 825.984 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:20 . Memory (MB): peak = 830.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '80' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 830.926 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:25 . Memory (MB): peak = 830.926 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
set_property -dict [list CONFIG.rounding_modes {convergent_rounding}] [get_ips FFT_transform]
generate_target all [get_files  D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/FFT_transform.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFT_transform'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_transform'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_transform'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFT_transform'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFT_transform'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFT_transform'...
catch { config_ip_cache -export [get_ips -all FFT_transform] }
export_ip_user_files -of_objects [get_files D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/FFT_transform.xci] -no_script -sync -force -quiet
reset_run FFT_transform_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1

launch_runs -jobs 2 FFT_transform_synth_1
[Wed Apr  3 18:06:54 2019] Launched FFT_transform_synth_1...
Run output will be captured here: D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'FFT_transform'... please wait for 'FFT_transform_synth_1' run to finish...
wait_on_run FFT_transform_synth_1
[Wed Apr  3 18:06:54 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:06:59 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:07:04 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:07:09 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:07:19 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:07:29 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:07:39 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:07:49 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:08:09 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:08:29 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:08:49 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:09:09 2019] Waiting for FFT_transform_synth_1 to finish...
[Wed Apr  3 18:09:50 2019] Waiting for FFT_transform_synth_1 to finish...

*** Running vivado
    with args -log FFT_transform.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_transform.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FFT_transform.tcl -notrace
Command: synth_design -top FFT_transform -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 355.352 ; gain = 103.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FFT_transform' [d:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/synth/FFT_transform.vhd:84]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 9 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 1 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 2 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_0_14' declared at 'd:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/hdl/xfft_v9_0_vh_rfs.vhd:102352' bound to instance 'U0' of component 'xfft_v9_0_14' [d:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/synth/FFT_transform.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'FFT_transform' (53#1) [d:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/synth/FFT_transform.vhd:84]
WARNING: [Synth 8-3331] design shift_ram__parameterized77 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized77 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design equ_rtl has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[8]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[7]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[6]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[5]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[4]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[3]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[2]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[1]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[0]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[8]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[7]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[6]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[5]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[4]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[3]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[2]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[1]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[0]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD_EN
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[4]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[3]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[2]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[1]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized68 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized68 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized68 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized67 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized67 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized67 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized11 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized11 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized11 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized11 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized11 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized5 has unconnected port C_IN
WARNING: [Synth 8-3331] design logic_gate__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design logic_gate__parameterized0 has unconnected port ce
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized13 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized13 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized13 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized15 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized15 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized15 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized15 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized15 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized15 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized15 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized15 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized15 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized7 has unconnected port C_IN
WARNING: [Synth 8-3331] design shift_ram__parameterized76 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized76 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized76 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized76 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized75 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized75 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized75 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized74 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized74 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized74 has unconnected port DEPTHx2
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/FFT_transform_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/FFT_transform_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  FD => FDRE: 4 instances
  FDE => FDRE: 348 instances
  FDR => FDRE: 36 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1237.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "half_sincos_table" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5544] ROM "empty_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/SR2' (shift_ram__parameterized73) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/SR3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_20' in module 'partition' to reference 'logic__392' which has no pins
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "axi_wrapper/reading_last_symbol" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'i_246' in module 'partition' to reference 'logic__766' which has no pins
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[16]' (FDRE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[16]' (FDRE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[16]' (FDRE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[14]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.lower_fract_bits_not_0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/reset_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[3]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[6]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[7]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[9]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/reset_pipe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/sclr_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg[3] )
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (fifo_2_reg[10]) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (fifo0/not_full_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/not_afull_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.pe_ovflo_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[9].tw_scale_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.pe_ovflo_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (lut_rom.q1_read_reg[15]) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (SINE_reg[16]) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[26].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[25].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[7].tw_scale_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[6][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[6][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized13__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[14]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[12]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:25 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:38 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5778] max_fanout handling on net ce_w2c is sub-optimal because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E1    |     8|
|2     |DSP48E1_1  |     8|
|3     |LUT1       |    33|
|4     |LUT2       |   503|
|5     |LUT3       |  1012|
|6     |LUT4       |   175|
|7     |LUT5       |    51|
|8     |LUT6       |   348|
|9     |MUXCY      |   971|
|10    |RAMB18E1   |     3|
|11    |RAMB18E1_2 |     1|
|12    |SRL16E     |   902|
|13    |SRLC32E    |   134|
|14    |XORCY      |   935|
|15    |FD         |     4|
|16    |FDE        |   344|
|17    |FDR        |    35|
|18    |FDRE       |  3307|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1237.523 ; gain = 985.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 793 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:02:37 . Memory (MB): peak = 1237.523 ; gain = 985.707
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1237.523 ; gain = 985.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 699 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 316 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 344 instances
  FDR => FDRE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
243 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:46 ; elapsed = 00:02:55 . Memory (MB): peak = 1237.523 ; gain = 997.180
INFO: [Common 17-1381] The checkpoint 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1/FFT_transform.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/FFT_transform.xci
INFO: [Coretcl 2-1174] Renamed 718 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.runs/FFT_transform_synth_1/FFT_transform.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FFT_transform_utilization_synth.rpt -pb FFT_transform_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1237.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 18:10:03 2019...
[Wed Apr  3 18:10:05 2019] FFT_transform_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:03:11 . Memory (MB): peak = 950.980 ; gain = 0.000
export_simulation -of_objects [get_files D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/FFT_transform.xci] -directory D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.ip_user_files/sim_scripts -ip_user_files_dir D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.ip_user_files -ipstatic_source_dir D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.cache/compile_simlib/modelsim} {questa=D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.cache/compile_simlib/questa} {riviera=D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.cache/compile_simlib/riviera} {activehdl=D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/sim/FFT_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FFT_transform
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/demo_tb/tb_FFT_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FFT_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 950.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '85' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 950.980 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 950.980 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/FFT_transform/demo_tb/tb_FFT_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FFT_transform
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 950.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '85' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 950.980 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 950.980 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 950.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '83' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 950.980 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 950.980 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 950.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '83' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 950.980 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 950.980 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_transform' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_transform_vlog.prj"
"xvhdl --incr --relax -prj tb_transform_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_transform.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_transform
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_transform_behav xil_defaultlib.tb_transform xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling module xil_defaultlib.glbl
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=42,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=42,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="artix7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_0_14.unbiased_round [\unbiased_round(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="a...]
Compiling architecture fft_transform_arch of entity xil_defaultlib.FFT_transform [fft_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_transform
Built simulation snapshot tb_transform_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 950.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '82' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 950.980 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 950.980 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
save_wave_config {D:/UNI/TFG/OctaveSax/Vivado/octave_main/fft.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 21:35:04 2019...
