
---------- Begin Simulation Statistics ----------
simSeconds                                   0.031130                       # Number of seconds simulated (Second)
simTicks                                  31130237000                       # Number of ticks simulated (Tick)
finalTick                                150604758000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    136.42                       # Real time elapsed on the host (Second)
hostTickRate                                228192148                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     158452                       # Number of bytes of host memory used (Byte)
simInsts                                    218929730                       # Number of instructions simulated (Count)
simOps                                      219430851                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1604807                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1608480                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker         8148                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total         8148                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker         8148                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total         8148                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker          825                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total          825                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker          825                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total          825                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker     12156000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total     12156000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker     12156000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total     12156000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker         8973                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total         8973                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker         8973                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total         8973                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.091942                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.091942                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.091942                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.091942                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 14734.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 14734.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 14734.545455                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 14734.545455                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks          819                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total          819                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker          825                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total          825                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker          825                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total          825                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker     11331000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total     11331000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker     11331000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total     11331000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.091942                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.091942                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.091942                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.091942                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13734.545455                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 13734.545455                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13734.545455                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 13734.545455                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements          819                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker         8145                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total         8145                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker          824                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total          824                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker     12151000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total     12151000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker         8969                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total         8969                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.091872                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.091872                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 14746.359223                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 14746.359223                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker          824                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          824                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker     11327000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total     11327000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.091872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.091872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13746.359223                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 13746.359223                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker            3                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.hits::total            3                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::processor.cores.core.mmu.dtb.walker            1                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::processor.cores.core.mmu.dtb.walker         5000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::total         5000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker            4                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::total            4                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::processor.cores.core.mmu.dtb.walker     0.250000                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::total     0.250000                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.dtb.walker         5000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::total         5000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker         4000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::total         4000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.250000                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::total     0.250000                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker         4000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::total         4000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   113.338474                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs         7235                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs          819                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs     8.833944                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   113.338474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.885457                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.885457                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          115                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4          101                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses        36716                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses        36716                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandMisses::lupio_blk         5497                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total         5497                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk         5497                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total         5497                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk    825153000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total    825153000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk    825153000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total    825153000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk         5497                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total         5497                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk         5497                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total         5497                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 150109.696198                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 150109.696198                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 150109.696198                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 150109.696198                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.writebacks::writebacks           65                       # number of writebacks (Count)
system.cache_hierarchy.iocache.writebacks::total           65                       # number of writebacks (Count)
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk         5497                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total         5497                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk         5497                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total         5497                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk    550294009                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total    550294009                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk    550294009                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total    550294009                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 100108.060578                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 100108.060578                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 100108.060578                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 100108.060578                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements         5425                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk         5430                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total         5430                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk    817289000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total    817289000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk         5430                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total         5430                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 150513.627993                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 150513.627993                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk         5430                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total         5430                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk    545789000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total    545789000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 100513.627993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 100513.627993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.misses::lupio_blk           61                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.misses::total           61                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::lupio_blk      7158000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::total      7158000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.accesses::lupio_blk           61                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.accesses::total           61                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.missRate::lupio_blk            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::lupio_blk 117344.262295                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 117344.262295                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::lupio_blk           61                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total           61                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::lupio_blk      4099009                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total      4099009                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::lupio_blk 67196.868852                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 67196.868852                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.misses::lupio_blk            6                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.misses::total            6                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.missLatency::lupio_blk       706000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.missLatency::total       706000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.accesses::lupio_blk            6                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.accesses::total            6                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.missRate::lupio_blk            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::lupio_blk 117666.666667                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::total 117666.666667                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.mshrMisses::lupio_blk            6                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMisses::total            6                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::lupio_blk       406000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::total       406000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::lupio_blk 67666.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::total 67666.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.995709                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs         5497                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs         5497                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.995709                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.999732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.999732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::1           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses        49473                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses        49473                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker         5359                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total         5359                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker         5359                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total         5359                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker          530                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total          530                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker          530                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total          530                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker      7864000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total      7864000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker      7864000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total      7864000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker         5889                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total         5889                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker         5889                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total         5889                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.089998                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.089998                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.089998                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.089998                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 14837.735849                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 14837.735849                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 14837.735849                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 14837.735849                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks          528                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total          528                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker          530                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total          530                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker          530                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total          530                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker      7334000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total      7334000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker      7334000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total      7334000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.089998                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.089998                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.089998                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.089998                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 13837.735849                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 13837.735849                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 13837.735849                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 13837.735849                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements          528                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker         5351                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total         5351                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker          530                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total          530                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker      7864000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total      7864000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker         5881                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total         5881                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.090121                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.090121                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 14837.735849                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 14837.735849                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker          530                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total          530                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker      7334000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total      7334000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.090121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.090121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 13837.735849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 13837.735849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.hits::processor.cores.core.mmu.itb.walker            8                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.hits::total            8                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::processor.cores.core.mmu.itb.walker            8                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::total            8                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse    36.982071                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs         4612                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs          529                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.718336                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    36.982071                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.288922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.288922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           37                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.289062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses        24086                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses        24086                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data     14748947                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total     14748947                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data     14748947                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total     14748947                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data        85768                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total        85768                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data        85768                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total        85768                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data   1212807000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total   1212807000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data   1212807000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total   1212807000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data     14834715                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total     14834715                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data     14834715                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total     14834715                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005782                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005782                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005782                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005782                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 14140.553586                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 14140.553586                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 14140.553586                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 14140.553586                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets        13678                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets         3550                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     3.852958                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks         7272                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total         7272                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data        77964                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total        77964                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data        77964                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total        77964                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data         7804                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total         7804                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         3488                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data         7804                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total        11292                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data         1944                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total         1944                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data    145335000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total    145335000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     62868797                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data    145335000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total    208203797                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data     57024000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total     57024000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000526                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000526                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000526                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000761                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 18623.141978                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 18623.141978                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 18024.311067                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 18623.141978                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 18438.168349                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements         7272                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         3488                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         3488                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     62868797                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total     62868797                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 18024.311067                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 18024.311067                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data      7020705                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total      7020705                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data         9567                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total         9567                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data    128152000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total    128152000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data      7030272                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total      7030272                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001361                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001361                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 13395.212710                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 13395.212710                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data         6387                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total         6387                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data         3180                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         3180                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data          648                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total          648                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data     44316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total     44316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data     57024000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total     57024000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000452                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000452                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 13935.849057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 13935.849057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data       192481                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total       192481                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data          100                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total          100                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data      4300000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total      4300000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data       192581                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total       192581                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000519                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000519                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data        43000                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total        43000                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data          100                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total          100                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data      4200000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total      4200000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000519                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000519                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data        42000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total        42000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data      7728242                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total      7728242                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data        76201                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total        76201                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data   1084655000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   1084655000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data      7804443                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total      7804443                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.009764                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.009764                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 14234.130786                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 14234.130786                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data        71577                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total        71577                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data         4624                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total         4624                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data         1296                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total         1296                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data    101019000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    101019000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000592                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000592                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 21846.669550                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 21846.669550                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses         7804                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued       183459                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused          505                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful        36747                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss        33791                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.200301                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.824830                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache       163576                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        16395                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate       179971                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       309252                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       118039                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            3                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         9712                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage         5808                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse   511.976657                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs      5467809                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs         7292                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs   749.836670                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   209.222284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   302.754373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.408637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.591317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          192                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          320                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           25                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          123                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4           40                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3           97                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4          129                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.375000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses    120225660                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses    120225660                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst     10518393                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total     10518393                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst     10518393                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total     10518393                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst        14139                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total        14139                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst        14139                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total        14139                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    212167000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total    212167000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    212167000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total    212167000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst     10532532                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total     10532532                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst     10532532                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total     10532532                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001342                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001342                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001342                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001342                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 15005.799561                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 15005.799561                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 15005.799561                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 15005.799561                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks        12311                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total        12311                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst         1829                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total         1829                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst         1829                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total         1829                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst        12310                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total        12310                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst        12310                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total        12310                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    186207000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total    186207000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    186207000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total    186207000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001169                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001169                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001169                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001169                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 15126.482535                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 15126.482535                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 15126.482535                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 15126.482535                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements        12311                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst     10518393                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total     10518393                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst        14139                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total        14139                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    212167000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total    212167000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst     10532532                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total     10532532                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001342                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001342                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 15005.799561                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 15005.799561                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst         1829                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total         1829                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst        12310                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        12310                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    186207000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    186207000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 15126.482535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 15126.482535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses        12310                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs      9578250                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs        12311                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs   778.023719                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          200                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          300                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses     84272567                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses     84272567                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq          648                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp        25133                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq         1296                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp         1296                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty         7712                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean        13661                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq         4102                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp         4102                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq          637                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp          637                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq        25753                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq           37                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        36932                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        38101                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         1506                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         2374                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total        78913                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      1575808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      1205792                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        62464                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        99136                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total      2943200                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops           10268                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic       306880                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples        32916                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.162687                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.378674                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0        27679     84.09%     84.09% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1         5119     15.55%     99.64% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2          118      0.36%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total        32916                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy     91152895                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy     36971961                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy     28568998                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy      1605984                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy      2473999                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy     12498000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests        45987                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        24921                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops         4268                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops         4265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         3373                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker          726                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker          447                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst        12001                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data         3690                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total        20237                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         3373                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker          726                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker          447                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst        12001                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data         3690                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total        20237                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher          115                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker            4                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst          309                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data          102                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total          531                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher          115                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker            4                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.itb.walker            1                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst          309                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data          102                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total          531                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher      9556996                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker       257000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.itb.walker        89000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst     23475000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data      5203000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total     38580996                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher      9556996                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker       257000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.itb.walker        89000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst     23475000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data      5203000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total     38580996                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         3488                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker          730                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker          448                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst        12310                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data         3792                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total        20768                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         3488                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker          730                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker          448                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst        12310                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data         3792                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total        20768                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.032970                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.005479                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.002232                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.025102                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.026899                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.025568                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.032970                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.005479                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.002232                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.025102                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.026899                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.025568                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 83104.313043                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker        64250                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker        89000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 75970.873786                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 51009.803922                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 72657.242938                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 83104.313043                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker        64250                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker        89000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 75970.873786                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 51009.803922                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 72657.242938                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks          443                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total          443                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher          115                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst          309                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data          102                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total          531                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          115                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker            4                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst          309                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data          102                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total          531                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data         1944                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total         1944                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      9441996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker       253000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker        88000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst     23166000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data      5100000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total     38048996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      9441996                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker       253000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker        88000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst     23166000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data      5100000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total     38048996                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data     54432000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total     54432000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.032970                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.005479                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.002232                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.025102                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.026899                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.025568                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.032970                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.005479                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.002232                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.025102                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.026899                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.025568                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 82104.313043                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        63250                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker        88000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 74970.873786                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data        50000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 71655.359699                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 82104.313043                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        63250                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker        88000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 74970.873786                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data        50000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 71655.359699                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements          443                       # number of replacements (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data            1                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data          564                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total          564                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data           67                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total           67                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data      2594000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total      2594000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data          631                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total          631                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.106181                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.106181                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 38716.417910                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 38716.417910                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data           67                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total           67                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data      2527000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total      2527000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.106181                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.106181                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 37716.417910                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 37716.417910                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data          648                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total          648                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data     54432000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total     54432000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         3373                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker          726                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker          447                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst        12001                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data         3126                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total        19673                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher          115                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker            4                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.itb.walker            1                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst          309                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data           35                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total          464                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher      9556996                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker       257000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.itb.walker        89000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst     23475000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data      2609000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total     35986996                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         3488                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker          730                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker          448                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst        12310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data         3161                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        20137                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.032970                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.005479                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.itb.walker     0.002232                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.025102                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.011072                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.023042                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 83104.313043                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker        64250                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.itb.walker        89000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 75970.873786                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 74542.857143                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 77558.181034                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          115                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.itb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst          309                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data           35                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total          464                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      9441996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       253000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.itb.walker        88000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     23166000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data      2573000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total     35521996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.032970                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.005479                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.002232                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.025102                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.011072                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.023042                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 82104.313043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker        63250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker        88000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 74970.873786                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 73514.285714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 76556.025862                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data         4101                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total         4101                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data     85624000                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total     85624000                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data         4101                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total         4101                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 20878.810046                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 20878.810046                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data         4101                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total         4101                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data     81523000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total     81523000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 19878.810046                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total 19878.810046                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data         1296                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total         1296                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks        12663                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total        12663                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks        12663                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total        12663                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks         7366                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total         7366                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks         7366                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total         7366                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses          531                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUnused            3                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8190.973030                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs         1262                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs          486                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     2.596708                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   561.620412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2350.864330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher   438.292243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    48.538558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker    14.320460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3710.357615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1066.979411                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.068557                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.286971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.053502                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.005925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.001748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.452925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.130247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2799                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5392                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2798                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         5387                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.341675                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.658203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses       718869                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses       718869                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq          648                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp         6543                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq         1296                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp         1296                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty          411                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackClean           89                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict         5360                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq         4151                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeResp            2                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExReq           24                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExResp           24                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq         5894                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateReq           61                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port        12122                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total        12122                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port         5487                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          648                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port         3240                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total         9375                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total        21497                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port        80960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total        80960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port        54656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio         1296                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port         6480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total        62432                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total       143392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops             4303                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic       275200                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples        12074                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.464469                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.498757                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0         6466     53.55%     53.55% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1         5608     46.45%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total        12074                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy     16489004                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy       324000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy      2916000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy     11472000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy      3703499                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests        15990                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests         9946                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests         5601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  5754                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 5754                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 1363                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                1363                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        10994                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total        10994                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio         3240                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         3240                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    14234                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port       331776                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total       331776                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio         6480                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         6480                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    338256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy              5755000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy              2916000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            26147000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             1944000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples       500.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples        66.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples      1200.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples       309.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples        35.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.055107434500                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState         10799                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState          468                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                  1618                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                  500                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                1618                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts                500                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ                4                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                12.92                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                29.10                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6            1618                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6            500                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0               385                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1               140                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2               100                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3                92                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4                87                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                85                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                83                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                82                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10               80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11               80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12               80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13               80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14               80                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15                8                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16                8                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17               24                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18               28                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19               28                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20               27                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21               27                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22               28                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23               32                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24               28                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25               28                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26               33                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27               31                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28               30                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29               40                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30               36                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31               30                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32               30                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                2                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                2                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::mean    53.250000                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::stdev   204.997493                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::0-63           27     96.43%     96.43% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::1088-1151            1      3.57%    100.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::total           28                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::mean    17.714286                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::gmean    17.381912                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::stdev     4.072101                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::16           21     75.00%     75.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::18            2      7.14%     82.14% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::19            1      3.57%     85.71% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::21            1      3.57%     89.29% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::22            1      3.57%     92.86% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::30            1      3.57%     96.43% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::32            1      3.57%    100.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::total           28                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.bytesReadWrQ               256                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys            103552                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys          32000                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        3326412.19531994                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        1027939.49175523                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap             31129721000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap             14697696.41                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher         4224                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::lupio_blk        76800                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        19776                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data         2240                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorWriteBytes::writebacks        31744                       # Per-requestor bytes write to memory (Byte)
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 135688.012911690952                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::lupio_blk 2467054.780212562997                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 6167.636950531408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.itb.walker 2055.878983510469                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 635266.605904734926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 71955.764422866414                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorWriteRate::writebacks 1019715.975821192726                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher           66                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk         1200                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst          309                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data           38                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks          500                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher      3099248                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk     84720000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker        97500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.itb.walker        46250                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     10392250                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data      1469500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorWriteTotalLat::writebacks 530727277750                       # Per-requestor write total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     46958.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     70600.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     24375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.itb.walker     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     33631.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     38671.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks 1061454555.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher         4224                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::lupio_blk        76800                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker          256                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        19776                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data         2496                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total       103616                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        19776                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total        19776                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks        26304                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total        26304                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher           66                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::lupio_blk         1200                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker            4                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          309                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.data           39                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total         1619                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks          411                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total          411                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       135688                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::lupio_blk      2467055                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker         8224                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.itb.walker         2056                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       635267                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.data        80179                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      3328468                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       635267                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total       635267                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks       844966                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total       844966                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks       844966                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       135688                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      2467055                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker         8224                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.itb.walker         2056                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       635267                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data        80179                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total      4173434                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts           1614                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts           496                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0           17                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1           15                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2           52                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3           26                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4           35                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5         1275                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6           90                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7            8                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8            7                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10           12                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11           28                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12           31                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13           11                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14            4                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0           27                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1           26                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2           33                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3           93                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4           17                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5           26                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6           27                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7           10                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8           15                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9           26                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10           56                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11           40                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12           30                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13           22                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14           36                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15           12                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat          69562248                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat         8070000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat     99824748                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          43099.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     61849.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits          1420                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits          281                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        87.98                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate        56.65                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples          408                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   331.764706                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   183.283863                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   359.852910                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127          163     39.95%     39.95% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::128-255           93     22.79%     62.75% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::256-383           35      8.58%     71.32% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::384-511           13      3.19%     74.51% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::512-639            6      1.47%     75.98% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::640-767            4      0.98%     76.96% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::768-895            3      0.74%     77.70% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::896-1023           86     21.08%     98.77% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            5      1.23%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total          408                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead          103296                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten        31744                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          3.318189                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW          1.019716                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.03                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.03                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.01                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         80.62                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy      1984920                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy      1047420                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy     10859940                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy      1425060                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 2457330720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy    645096930                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy  11411376960                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy  14529121950                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   466.720570                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  29660603750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1039480000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    431729250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy      1013880                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy       531300                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy       728280                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy      1258020                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 2457330720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy    482037030                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy  11548542240                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy  14491441470                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   465.510156                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  30019009750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1039480000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     71851500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles        31130237                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded       60079454                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded      1863723                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued      59096847                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued        13438                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined      8755157                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined      3855929                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved       505004                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples     31115319                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.899285                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.311198                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0     14011028     45.03%     45.03% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1      4317894     13.88%     58.91% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2      2633801      8.46%     67.37% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3      2026646      6.51%     73.88% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4      2676556      8.60%     82.49% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5      2303567      7.40%     89.89% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6      1498713      4.82%     94.71% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7       961836      3.09%     97.80% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8       685278      2.20%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total     31115319                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu       219465     12.00%     12.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult       648067     35.45%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv            6      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead       474309     25.94%     73.39% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite       482559     26.39%     99.79% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead         2255      0.12%     99.91% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite         1619      0.09%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass      1165638      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb          997      0.00%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu     36700201     62.10%     64.08% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult      2190249      3.71%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv          450      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt           20      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult           10      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead     10752927     18.20%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite      8262377     13.98%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead        11990      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite        11988      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total     59096847                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.898374                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy            1828280                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.030937                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads    151098840                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites     70874199                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses     58742578                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads        51891                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites        24032                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses        24006                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses     59731607                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses        27882                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts         58824086                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts     10440759                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts       269185                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs          18804765                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches       7336238                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts      8364006                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.889613                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled            899                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles          14918                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts     53091730                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps     53188020                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.586348                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.586348                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.705471                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.705471                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads     70616182                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites     45318174                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads        12018                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites        12008                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads    412560584                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites        17712                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads     11277404                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores      9326664                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads      5624594                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores      3685342                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups      9793296                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted      2883136                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect        38256                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups      1423394                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits      1409813                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.990459                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed      3304177                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect         4102                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups      3475493                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits      3369864                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses       105629                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted        13194                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts      8735589                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls      1358719                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts        36217                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples     29887935                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.779582                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.657569                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0     14721368     49.26%     49.26% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1      6662542     22.29%     71.55% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2       929698      3.11%     74.66% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3      1446563      4.84%     79.50% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4      1178739      3.94%     83.44% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5       890845      2.98%     86.42% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6       554862      1.86%     88.28% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7       198504      0.66%     88.94% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8      3304814     11.06%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total     29887935                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted     53091730                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted     53188020                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs     17058632                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads      9060312                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos        192581                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars       385808                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches      6360199                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating        23996                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer     52787454                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls      2299487                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass      1165308      2.19%      2.19% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb          860      0.00%      2.19% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu     32778273     61.63%     63.82% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult      2184859      4.11%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv          432      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt           20      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult           10      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.93% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead      9240531     17.37%     85.30% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite      7793761     14.65%     99.95% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead        11988      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite        11978      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total     53188020                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples      3304814                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles      1467742                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles     20339889                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles      7399447                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles      1672676                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles       235565                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved      1111667                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred         2369                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts     63929060                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts        10254                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles       370333                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts      72575776                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches      9793296                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches      8083854                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles     30481882                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles       475608                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles         8464                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles         8016                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles         8820                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines     10532532                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes         4877                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes          203                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples     31115319                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.335693                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     3.007253                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0     16455294     52.88%     52.88% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1      1700282      5.46%     58.35% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2      1652596      5.31%     63.66% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3       981299      3.15%     66.81% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4      2465060      7.92%     74.74% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5      1342025      4.31%     79.05% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6      1858629      5.97%     85.02% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7       276747      0.89%     85.91% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8      4383387     14.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total     31115319                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.314591                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.331360                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles       235565                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles      1003746                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles         2339                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts     61943177                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts         5447                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts     11277404                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts      9326664                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts      1274872                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents          649                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents         1091                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents       200148                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect        18178                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect        34135                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts        52313                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit     58792694                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount     58766584                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst     39530755                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst     59412265                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.887765                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.665364                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads      3394466                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads      2217092                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation       200148                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores      1328344                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads         4339                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache         3539                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples      9060312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.327001                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.200135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9      9051024     99.90%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19         7265      0.08%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29          497      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39          171      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49          301      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59          134      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69          459      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79          123      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::80-89            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::90-99            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::110-119            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139          315      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::160-169            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total      9060312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits     10430061                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses         2996                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses     10433057                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits      8364024                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses          592                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses      8364616                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits     18794085                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses         3588                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses     18797673                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits     10532703                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses         2443                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses     10535146                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits     10532703                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses         2443                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses     10535146                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON 150604758000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles       235565                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles      2187246                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles      1024612                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles     17534808                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles      8349286                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles      1783802                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts     62255668                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents          536                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents       589978                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents        60699                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents        38545                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands     47502047                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups     76323832                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups     74664891                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups        12026                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps     40936197                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps      6565850                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing       983219                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing       983793                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts      7053807                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads        88501068                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes      125076503                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts     53091730                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps     53188020                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
