Classic Timing Analyzer report for Receive_Port
Tue Apr 28 10:15:14 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock50'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                                                                                                  ; To                                                                                                                                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.929 ns                        ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; frame_to_monitoring[5]                                                                                                                                                                                                 ; clock50    ; --       ; 0            ;
; Clock Setup: 'clock50'       ; N/A   ; None          ; 209.34 MHz ( period = 4.777 ns ) ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5] ; clock50    ; clock50  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                                                                                       ;                                                                                                                                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_30i1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_30i1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_lsh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_lsh1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock50         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                  ; To                                                                                                                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.388 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.388 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.382 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.369 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.369 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~porta_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clock50    ; clock50  ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clock50    ; clock50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                 ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5]                            ; clock50    ; clock50  ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clock50    ; clock50  ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clock50    ; clock50  ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clock50    ; clock50  ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clock50    ; clock50  ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clock50    ; clock50  ; None                        ; None                      ; 4.280 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                                                   ; To                            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+------------+
; N/A   ; None         ; 12.929 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4]                  ; frame_to_monitoring[5]        ; clock50    ;
; N/A   ; None         ; 12.518 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4]                  ; test_sequence_counter[4]      ; clock50    ;
; N/A   ; None         ; 12.454 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                           ; test_length_value[0]          ; clock50    ;
; N/A   ; None         ; 11.608 ns  ; test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg                                                                                                                                                 ; test_sequence_invalidBit      ; clock50    ;
; N/A   ; None         ; 11.380 ns  ; test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg                                                                                                                                                 ; frame_to_monitoring[0]        ; clock50    ;
; N/A   ; None         ; 11.333 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instCR|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                 ; test_sequence_invalidBit      ; clock50    ;
; N/A   ; None         ; 11.214 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]                  ; test_sequence_counter[0]      ; clock50    ;
; N/A   ; None         ; 11.203 ns  ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                                                                                                      ; test_input4bit[1]             ; clock50    ;
; N/A   ; None         ; 11.191 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthCRV|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                          ; test_sequence_invalidBit      ; clock50    ;
; N/A   ; None         ; 11.175 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5]                  ; test_sequence_counter[5]      ; clock50    ;
; N/A   ; None         ; 11.137 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3]                  ; test_sequence_counter[3]      ; clock50    ;
; N/A   ; None         ; 11.105 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instCR|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                 ; frame_to_monitoring[0]        ; clock50    ;
; N/A   ; None         ; 11.102 ns  ; test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg                                                                                                                                                 ; test_frame_valid              ; clock50    ;
; N/A   ; None         ; 11.091 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]                  ; frame_to_monitoring[1]        ; clock50    ;
; N/A   ; None         ; 11.078 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                           ; test_length_value[2]          ; clock50    ;
; N/A   ; None         ; 11.018 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5]                  ; frame_to_monitoring[6]        ; clock50    ;
; N/A   ; None         ; 10.963 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthCRV|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                          ; frame_to_monitoring[0]        ; clock50    ;
; N/A   ; None         ; 10.962 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2]                  ; frame_to_monitoring[3]        ; clock50    ;
; N/A   ; None         ; 10.952 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2]                  ; test_sequence_counter[2]      ; clock50    ;
; N/A   ; None         ; 10.849 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3]                  ; frame_to_monitoring[4]        ; clock50    ;
; N/A   ; None         ; 10.827 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instCR|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                 ; test_frame_valid              ; clock50    ;
; N/A   ; None         ; 10.767 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                          ; test_length_value[9]          ; clock50    ;
; N/A   ; None         ; 10.687 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                           ; test_length_value[6]          ; clock50    ;
; N/A   ; None         ; 10.685 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthCRV|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                          ; test_frame_valid              ; clock50    ;
; N/A   ; None         ; 10.671 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1]                  ; test_sequence_counter[1]      ; clock50    ;
; N/A   ; None         ; 10.671 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1]                  ; frame_to_monitoring[2]        ; clock50    ;
; N/A   ; None         ; 10.655 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8]                  ; frame_to_monitoring[9]        ; clock50    ;
; N/A   ; None         ; 10.645 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8]                  ; test_sequence_counter[8]      ; clock50    ;
; N/A   ; None         ; 10.471 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthVal|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                          ; test_length_valid             ; clock50    ;
; N/A   ; None         ; 10.410 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6]                  ; test_sequence_counter[6]      ; clock50    ;
; N/A   ; None         ; 10.399 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7]                  ; frame_to_monitoring[8]        ; clock50    ;
; N/A   ; None         ; 10.392 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7]                  ; test_sequence_counter[7]      ; clock50    ;
; N/A   ; None         ; 10.389 ns  ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6]                  ; frame_to_monitoring[7]        ; clock50    ;
; N/A   ; None         ; 10.381 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthWE|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                           ; test_length_we                ; clock50    ;
; N/A   ; None         ; 10.368 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                           ; test_length_value[1]          ; clock50    ;
; N/A   ; None         ; 10.361 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instCR|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                 ; test_crc_cr                   ; clock50    ;
; N/A   ; None         ; 10.336 ns  ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                                                                                                      ; test_input4bit[3]             ; clock50    ;
; N/A   ; None         ; 10.235 ns  ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthCRV|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                          ; test_crc_crv                  ; clock50    ;
; N/A   ; None         ; 10.133 ns  ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                                                                                                      ; test_input4bit[0]             ; clock50    ;
; N/A   ; None         ; 10.110 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                           ; test_length_value[5]          ; clock50    ;
; N/A   ; None         ; 10.108 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                           ; test_length_value[4]          ; clock50    ;
; N/A   ; None         ; 10.106 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                          ; test_length_value[10]         ; clock50    ;
; N/A   ; None         ; 10.105 ns  ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                                                                                                      ; test_input4bit[2]             ; clock50    ;
; N/A   ; None         ; 10.097 ns  ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                           ; test_length_value[7]          ; clock50    ;
; N/A   ; None         ; 9.936 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|FrameAvailable                                                                                                                                      ; frame_available_monitoring    ; clock50    ;
; N/A   ; None         ; 9.897 ns   ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                           ; test_length_value[8]          ; clock50    ;
; N/A   ; None         ; 9.866 ns   ; test_bench1:test_bench_inst|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                           ; test_length_value[3]          ; clock50    ;
; N/A   ; None         ; 9.467 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.444 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.443 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.434 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.398 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.394 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.268 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.229 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.190 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.177 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.170 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.160 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.128 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.112 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 9.058 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 9.030 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.994 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.984 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.962 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.934 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.923 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.921 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.900 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.821 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.817 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.799 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[5]                                                                                               ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.766 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.760 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.738 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[4]                                                ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.737 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.736 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.727 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.691 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.687 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.644 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.629 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[0]                                                ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.620 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.600 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[1]                                                                                               ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.561 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.522 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.521 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[2]                                                ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.518 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.507 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[3]                                                                                               ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.506 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.463 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.463 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[5]                                                                                               ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.430 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.421 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.409 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[2]                                                                                               ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.405 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.402 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[4]                                                ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.323 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.299 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.293 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[0]                                                ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.287 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.277 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.264 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[1]                                                                                               ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.255 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.192 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.185 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[2]                                                ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.171 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[3]                                                                                               ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.170 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.164 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[5]                                                ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.110 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.087 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[3]                                                ; test_length_read_empty        ; clock50    ;
; N/A   ; None         ; 8.076 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[3]                                                                                    ; length_buffer_out_11bit[3]    ; clock50    ;
; N/A   ; None         ; 8.073 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[2]                                                                                               ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 8.050 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; test_data_read_empty          ; clock50    ;
; N/A   ; None         ; 8.043 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 7.948 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 7.921 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[12]                                                                                   ; test_sequence_counter_fwd[0]  ; clock50    ;
; N/A   ; None         ; 7.918 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[0]                                                                                    ; length_buffer_out_11bit[0]    ; clock50    ;
; N/A   ; None         ; 7.856 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 7.828 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[5]                                                ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 7.751 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[3]                                                ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 7.689 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[18]                                                                                   ; test_sequence_counter_fwd[6]  ; clock50    ;
; N/A   ; None         ; 7.600 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[13]                                                                                   ; test_sequence_counter_fwd[1]  ; clock50    ;
; N/A   ; None         ; 7.593 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[2]                                                                                    ; length_buffer_out_11bit[2]    ; clock50    ;
; N/A   ; None         ; 7.579 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[8]                                                                                    ; length_buffer_out_11bit[8]    ; clock50    ;
; N/A   ; None         ; 7.519 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current.Equal                                                                                                                                       ; test_length_read_enable       ; clock50    ;
; N/A   ; None         ; 7.384 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[5]                                                                                    ; length_buffer_out_11bit[5]    ; clock50    ;
; N/A   ; None         ; 7.371 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                                          ; test_length_buffer_output[0]  ; clock50    ;
; N/A   ; None         ; 7.340 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[7]                                                                                    ; length_buffer_out_11bit[7]    ; clock50    ;
; N/A   ; None         ; 7.212 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                                         ; test_length_buffer_output[11] ; clock50    ;
; N/A   ; None         ; 7.205 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current.Equal                                                                                                                                       ; test_crc_rdv                  ; clock50    ;
; N/A   ; None         ; 7.202 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[14]                                                                                   ; test_sequence_counter_fwd[2]  ; clock50    ;
; N/A   ; None         ; 7.184 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                                          ; test_length_buffer_output[3]  ; clock50    ;
; N/A   ; None         ; 7.181 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[4]                                                                                    ; length_buffer_out_11bit[4]    ; clock50    ;
; N/A   ; None         ; 7.168 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[10]                                                                                   ; length_buffer_out_11bit[10]   ; clock50    ;
; N/A   ; None         ; 7.167 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[15]                                                                                   ; test_sequence_counter_fwd[3]  ; clock50    ;
; N/A   ; None         ; 7.165 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current.Equal                                                                                                                                       ; test_data_read_enable         ; clock50    ;
; N/A   ; None         ; 7.162 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                                         ; test_length_buffer_output[10] ; clock50    ;
; N/A   ; None         ; 7.142 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[1]                                                                                    ; length_buffer_out_11bit[1]    ; clock50    ;
; N/A   ; None         ; 7.140 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[6]                                                                                    ; length_buffer_out_11bit[6]    ; clock50    ;
; N/A   ; None         ; 7.124 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                                          ; test_length_buffer_output[1]  ; clock50    ;
; N/A   ; None         ; 7.116 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                                          ; test_length_buffer_output[6]  ; clock50    ;
; N/A   ; None         ; 7.104 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[9]                                                                                    ; length_buffer_out_11bit[9]    ; clock50    ;
; N/A   ; None         ; 7.098 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[16]                                                                                   ; test_sequence_counter_fwd[4]  ; clock50    ;
; N/A   ; None         ; 7.088 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[19]                                                                                   ; test_sequence_counter_fwd[7]  ; clock50    ;
; N/A   ; None         ; 7.088 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6] ; data_buffer_out_8bit[2]       ; clock50    ;
; N/A   ; None         ; 7.077 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[20]                                                                                   ; test_sequence_counter_fwd[8]  ; clock50    ;
; N/A   ; None         ; 7.071 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                                          ; test_length_buffer_output[9]  ; clock50    ;
; N/A   ; None         ; 6.975 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                                          ; test_length_buffer_output[8]  ; clock50    ;
; N/A   ; None         ; 6.913 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[11]                                                                                   ; frame_valid_out               ; clock50    ;
; N/A   ; None         ; 6.900 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                                          ; test_length_buffer_output[5]  ; clock50    ;
; N/A   ; None         ; 6.880 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4] ; data_buffer_out_8bit[0]       ; clock50    ;
; N/A   ; None         ; 6.860 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[17]                                                                                   ; test_sequence_counter_fwd[5]  ; clock50    ;
; N/A   ; None         ; 6.715 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                                          ; test_length_buffer_output[7]  ; clock50    ;
; N/A   ; None         ; 6.681 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                                          ; test_length_buffer_output[4]  ; clock50    ;
; N/A   ; None         ; 6.673 ns   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                                          ; test_length_buffer_output[2]  ; clock50    ;
; N/A   ; None         ; 6.589 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] ; data_buffer_out_8bit[5]       ; clock50    ;
; N/A   ; None         ; 6.572 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7] ; data_buffer_out_8bit[3]       ; clock50    ;
; N/A   ; None         ; 6.406 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2] ; data_buffer_out_8bit[6]       ; clock50    ;
; N/A   ; None         ; 6.403 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0] ; data_buffer_out_8bit[4]       ; clock50    ;
; N/A   ; None         ; 6.382 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5] ; data_buffer_out_8bit[1]       ; clock50    ;
; N/A   ; None         ; 6.355 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] ; data_buffer_out_8bit[7]       ; clock50    ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 28 10:15:14 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "shift1_1bit:shift1_1bit_instFlip|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" as buffer
Info: Clock "clock50" has Internal fmax of 209.34 MHz between source register "test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]" and destination memory "test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]" (period= 4.777 ns)
    Info: + Longest register to memory delay is 4.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 2; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]'
        Info: 2: + IC(1.010 ns) + CELL(0.420 ns) = 1.430 ns; Loc. = LCCOMB_X29_Y32_N14; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~7'
        Info: 3: + IC(0.485 ns) + CELL(0.438 ns) = 2.353 ns; Loc. = LCCOMB_X30_Y32_N2; Fanout = 20; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq'
        Info: 4: + IC(1.565 ns) + CELL(0.606 ns) = 4.524 ns; Loc. = M4K_X13_Y35; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]'
        Info: Total cell delay = 1.464 ns ( 32.36 % )
        Info: Total interconnect delay = 3.060 ns ( 67.64 % )
    Info: - Smallest clock skew is 0.032 ns
        Info: + Shortest clock path from clock "clock50" to destination memory is 2.726 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clock50~clkctrl'
            Info: 3: + IC(0.974 ns) + CELL(0.635 ns) = 2.726 ns; Loc. = M4K_X13_Y35; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1]'
            Info: Total cell delay = 1.634 ns ( 59.94 % )
            Info: Total interconnect delay = 1.092 ns ( 40.06 % )
        Info: - Longest clock path from clock "clock50" to source register is 2.694 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clock50~clkctrl'
            Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y33_N19; Fanout = 2; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]'
            Info: Total cell delay = 1.536 ns ( 57.02 % )
            Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 0.035 ns
Info: tco from clock "clock50" to destination pin "frame_to_monitoring[5]" through register "test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4]" is 12.929 ns
    Info: + Longest clock path from clock "clock50" to source register is 6.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock50'
        Info: 2: + IC(1.901 ns) + CELL(0.787 ns) = 3.687 ns; Loc. = LCFF_X32_Y2_N1; Fanout = 2; REG Node = 'shift1_1bit:shift1_1bit_instFlip|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: 3: + IC(0.917 ns) + CELL(0.000 ns) = 4.604 ns; Loc. = CLKCTRL_G14; Fanout = 316; COMB Node = 'shift1_1bit:shift1_1bit_instFlip|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~clkctrl'
        Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.174 ns; Loc. = LCFF_X21_Y32_N19; Fanout = 5; REG Node = 'test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4]'
        Info: Total cell delay = 2.323 ns ( 37.63 % )
        Info: Total interconnect delay = 3.851 ns ( 62.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y32_N19; Fanout = 5; REG Node = 'test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4]'
        Info: 2: + IC(3.697 ns) + CELL(2.808 ns) = 6.505 ns; Loc. = PIN_AE9; Fanout = 0; PIN Node = 'frame_to_monitoring[5]'
        Info: Total cell delay = 2.808 ns ( 43.17 % )
        Info: Total interconnect delay = 3.697 ns ( 56.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Tue Apr 28 10:15:14 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


