Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Nov  9 17:59:00 2017
| Host         : csgvinamra-Precision-WorkStation-T3500 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mkGaussBlur_timing_summary_routed.rpt -rpx mkGaussBlur_timing_summary_routed.rpx
| Design       : mkGaussBlur
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.697     -345.490                    760                57574        0.052        0.000                      0                57574        1.250        0.000                       0                 31554  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
general_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
general_clk        -1.697     -345.490                    760                57574        0.052        0.000                      0                57574        1.250        0.000                       0                 31554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  general_clk
  To Clock:  general_clk

Setup :          760  Failing Endpoints,  Worst Slack       -1.697ns,  Total Violation     -345.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.697ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rWrPtr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.477ns (24.597%)  route 4.528ns (75.403%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.815     5.095    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  stage_forwardingQ_0_rWrPtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.551 r  stage_forwardingQ_0_rWrPtr_reg[11]/Q
                         net (fo=4, routed)           1.141     6.692    stage_forwardingQ_0_memory/out[11]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.816 r  stage_forwardingQ_0_memory/c2[0]_i_10/O
                         net (fo=1, routed)           0.000     6.816    stage_forwardingQ_0_memory/c2[0]_i_10_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.217 r  stage_forwardingQ_0_memory/c2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           1.097     8.313    forward_0/CO[0]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.437 r  forward_0/c2[0]_i_1/O
                         net (fo=34, routed)          0.511     8.948    forward_0/p_234_in
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.072 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3/O
                         net (fo=1, routed)           0.162     9.234    forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_1/O
                         net (fo=39, routed)          0.628     9.986    forward_0/stage_forwardingQ_0_rRdPtr$EN
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.110 r  forward_0/RAM_reg_0_i_9/O
                         net (fo=4, routed)           0.990    11.099    stage_forwardingQ_0_memory/ADDRB[2]
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.610     9.546    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/CLKBWRCLK
                         clock pessimism              0.458    10.004    
                         clock uncertainty           -0.035     9.969    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     9.403    stage_forwardingQ_0_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 -1.697    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rWrPtr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_1_memory/RAM_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 1.477ns (24.601%)  route 4.527ns (75.399%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.815     5.095    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  stage_forwardingQ_0_rWrPtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.551 r  stage_forwardingQ_0_rWrPtr_reg[11]/Q
                         net (fo=4, routed)           1.141     6.692    stage_forwardingQ_0_memory/out[11]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.816 r  stage_forwardingQ_0_memory/c2[0]_i_10/O
                         net (fo=1, routed)           0.000     6.816    stage_forwardingQ_0_memory/c2[0]_i_10_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.217 r  stage_forwardingQ_0_memory/c2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           1.097     8.313    forward_0/CO[0]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.437 r  forward_0/c2[0]_i_1/O
                         net (fo=34, routed)          0.511     8.948    forward_0/p_234_in
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.072 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3/O
                         net (fo=1, routed)           0.162     9.234    forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_1/O
                         net (fo=39, routed)          0.761    10.118    forward_0/stage_forwardingQ_0_rRdPtr$EN
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.242 r  forward_0/RAM_reg_0_i_1/O
                         net (fo=4, routed)           0.856    11.098    stage_forwardingQ_1_memory/ADDRB[10]
    RAMB36_X0Y3          RAMB36E1                                     r  stage_forwardingQ_1_memory/RAM_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.613     9.549    stage_forwardingQ_1_memory/CLK_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  stage_forwardingQ_1_memory/RAM_reg_0/CLKBWRCLK
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.972    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     9.406    stage_forwardingQ_1_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rWrPtr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_1_memory/RAM_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.477ns (24.644%)  route 4.516ns (75.356%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.815     5.095    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  stage_forwardingQ_0_rWrPtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.551 r  stage_forwardingQ_0_rWrPtr_reg[11]/Q
                         net (fo=4, routed)           1.141     6.692    stage_forwardingQ_0_memory/out[11]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.816 r  stage_forwardingQ_0_memory/c2[0]_i_10/O
                         net (fo=1, routed)           0.000     6.816    stage_forwardingQ_0_memory/c2[0]_i_10_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.217 r  stage_forwardingQ_0_memory/c2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           1.097     8.313    forward_0/CO[0]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.437 r  forward_0/c2[0]_i_1/O
                         net (fo=34, routed)          0.511     8.948    forward_0/p_234_in
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.072 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3/O
                         net (fo=1, routed)           0.162     9.234    forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_1/O
                         net (fo=39, routed)          0.751    10.108    forward_0/stage_forwardingQ_0_rRdPtr$EN
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.232 r  forward_0/RAM_reg_0_i_10/O
                         net (fo=4, routed)           0.856    11.088    stage_forwardingQ_1_memory/ADDRB[1]
    RAMB36_X0Y3          RAMB36E1                                     r  stage_forwardingQ_1_memory/RAM_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.613     9.549    stage_forwardingQ_1_memory/CLK_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  stage_forwardingQ_1_memory/RAM_reg_0/CLKBWRCLK
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.972    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.406    stage_forwardingQ_1_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.653ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rRdPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.239ns (38.711%)  route 3.545ns (61.289%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 9.541 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.816     5.096    CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  stage_forwardingQ_0_rRdPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.552 f  stage_forwardingQ_0_rRdPtr_reg[2]/Q
                         net (fo=9, routed)           0.696     6.248    stage_forwardingQ_0_rRdPtr_reg[2]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  readCounter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.372    readCounter[0]_i_19_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.905 r  readCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.905    readCounter_reg[0]_i_9_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.220 r  readCounter_reg[0]_i_8/O[3]
                         net (fo=2, routed)           0.903     8.123    stage_forwardingQ_0_memory/WILL_FIRE_RL_stage_sendForwards1[7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.307     8.430 r  stage_forwardingQ_0_memory/readCounter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.430    stage_forwardingQ_0_memory/readCounter[0]_i_4__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.810 r  stage_forwardingQ_0_memory/readCounter_reg[0]_i_2__0/CO[3]
                         net (fo=36, routed)          1.139     9.948    stage_4/CO[0]
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  stage_4/RAM_reg_1_i_13/O
                         net (fo=2, routed)           0.807    10.879    stage_forwardingQ_0_memory/DIA[19]
    RAMB36_X0Y4          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.605     9.541    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_1/CLKARDCLK
                         clock pessimism              0.458     9.999    
                         clock uncertainty           -0.035     9.964    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     9.227    stage_forwardingQ_0_memory/RAM_reg_1
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                 -1.653    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rWrPtr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.477ns (24.780%)  route 4.484ns (75.220%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.815     5.095    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  stage_forwardingQ_0_rWrPtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.551 r  stage_forwardingQ_0_rWrPtr_reg[11]/Q
                         net (fo=4, routed)           1.141     6.692    stage_forwardingQ_0_memory/out[11]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.816 r  stage_forwardingQ_0_memory/c2[0]_i_10/O
                         net (fo=1, routed)           0.000     6.816    stage_forwardingQ_0_memory/c2[0]_i_10_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.217 r  stage_forwardingQ_0_memory/c2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           1.097     8.313    forward_0/CO[0]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.437 r  forward_0/c2[0]_i_1/O
                         net (fo=34, routed)          0.511     8.948    forward_0/p_234_in
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.072 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3/O
                         net (fo=1, routed)           0.162     9.234    forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_1/O
                         net (fo=39, routed)          0.761    10.118    forward_0/stage_forwardingQ_0_rRdPtr$EN
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.242 r  forward_0/RAM_reg_0_i_1/O
                         net (fo=4, routed)           0.813    11.055    stage_forwardingQ_0_memory/ADDRB[10]
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.610     9.546    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/CLKBWRCLK
                         clock pessimism              0.458    10.004    
                         clock uncertainty           -0.035     9.969    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     9.403    stage_forwardingQ_0_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rWrPtr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.477ns (24.823%)  route 4.473ns (75.177%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.815     5.095    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  stage_forwardingQ_0_rWrPtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.551 r  stage_forwardingQ_0_rWrPtr_reg[11]/Q
                         net (fo=4, routed)           1.141     6.692    stage_forwardingQ_0_memory/out[11]
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.816 r  stage_forwardingQ_0_memory/c2[0]_i_10/O
                         net (fo=1, routed)           0.000     6.816    stage_forwardingQ_0_memory/c2[0]_i_10_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.217 r  stage_forwardingQ_0_memory/c2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           1.097     8.313    forward_0/CO[0]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.437 r  forward_0/c2[0]_i_1/O
                         net (fo=34, routed)          0.511     8.948    forward_0/p_234_in
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.072 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3/O
                         net (fo=1, routed)           0.162     9.234    forward_0/stage_forwardingQ_0_rRdPtr[0]_i_3_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  forward_0/stage_forwardingQ_0_rRdPtr[0]_i_1/O
                         net (fo=39, routed)          0.751    10.108    forward_0/stage_forwardingQ_0_rRdPtr$EN
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.232 r  forward_0/RAM_reg_0_i_10/O
                         net (fo=4, routed)           0.812    11.045    stage_forwardingQ_0_memory/ADDRB[1]
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.610     9.546    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/CLKBWRCLK
                         clock pessimism              0.458    10.004    
                         clock uncertainty           -0.035     9.969    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.403    stage_forwardingQ_0_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.612ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rRdPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.239ns (38.988%)  route 3.504ns (61.012%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 9.541 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.816     5.096    CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  stage_forwardingQ_0_rRdPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.552 f  stage_forwardingQ_0_rRdPtr_reg[2]/Q
                         net (fo=9, routed)           0.696     6.248    stage_forwardingQ_0_rRdPtr_reg[2]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  readCounter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.372    readCounter[0]_i_19_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.905 r  readCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.905    readCounter_reg[0]_i_9_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.220 r  readCounter_reg[0]_i_8/O[3]
                         net (fo=2, routed)           0.903     8.123    stage_forwardingQ_0_memory/WILL_FIRE_RL_stage_sendForwards1[7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.307     8.430 r  stage_forwardingQ_0_memory/readCounter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.430    stage_forwardingQ_0_memory/readCounter[0]_i_4__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.810 r  stage_forwardingQ_0_memory/readCounter_reg[0]_i_2__0/CO[3]
                         net (fo=36, routed)          1.136     9.945    stage_4/CO[0]
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.069 r  stage_4/RAM_reg_1_i_12/O
                         net (fo=2, routed)           0.769    10.838    stage_forwardingQ_0_memory/DIA[20]
    RAMB36_X0Y4          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.605     9.541    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_1/CLKARDCLK
                         clock pessimism              0.458     9.999    
                         clock uncertainty           -0.035     9.964    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     9.227    stage_forwardingQ_0_memory/RAM_reg_1
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -1.612    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rRdPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_1_memory/RAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.269ns (39.481%)  route 3.478ns (60.519%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.546 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.816     5.096    CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  stage_forwardingQ_0_rRdPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.552 f  stage_forwardingQ_0_rRdPtr_reg[2]/Q
                         net (fo=9, routed)           0.696     6.248    stage_forwardingQ_0_rRdPtr_reg[2]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  readCounter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.372    readCounter[0]_i_19_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.905 r  readCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.905    readCounter_reg[0]_i_9_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  readCounter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.031    readCounter_reg[0]_i_8_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 r  readCounter_reg[0]_i_7/O[0]
                         net (fo=2, routed)           0.630     7.880    stage_forwardingQ_1_memory/WILL_FIRE_RL_stage_sendForwards1[8]
    SLICE_X7Y24          LUT6 (Prop_lut6_I4_O)        0.295     8.175 r  stage_forwardingQ_1_memory/readCounter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     8.175    stage_forwardingQ_1_memory/readCounter[0]_i_3__0_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.576 r  stage_forwardingQ_1_memory/readCounter_reg[0]_i_2/CO[3]
                         net (fo=36, routed)          1.321     9.897    stage_7/CO[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.021 r  stage_7/RAM_reg_0_i_27/O
                         net (fo=1, routed)           0.822    10.843    stage_forwardingQ_1_memory/DIA[0]
    RAMB36_X0Y3          RAMB36E1                                     r  stage_forwardingQ_1_memory/RAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.610     9.546    stage_forwardingQ_1_memory/CLK_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  stage_forwardingQ_1_memory/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.458    10.004    
                         clock uncertainty           -0.035     9.969    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     9.232    stage_forwardingQ_1_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rRdPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.239ns (39.011%)  route 3.500ns (60.989%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 9.541 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.816     5.096    CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  stage_forwardingQ_0_rRdPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.552 f  stage_forwardingQ_0_rRdPtr_reg[2]/Q
                         net (fo=9, routed)           0.696     6.248    stage_forwardingQ_0_rRdPtr_reg[2]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  readCounter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.372    readCounter[0]_i_19_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.905 r  readCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.905    readCounter_reg[0]_i_9_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.220 r  readCounter_reg[0]_i_8/O[3]
                         net (fo=2, routed)           0.903     8.123    stage_forwardingQ_0_memory/WILL_FIRE_RL_stage_sendForwards1[7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.307     8.430 r  stage_forwardingQ_0_memory/readCounter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.430    stage_forwardingQ_0_memory/readCounter[0]_i_4__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.810 r  stage_forwardingQ_0_memory/readCounter_reg[0]_i_2__0/CO[3]
                         net (fo=36, routed)          1.314    10.124    stage_4/CO[0]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  stage_4/RAM_reg_1_i_6/O
                         net (fo=1, routed)           0.587    10.835    stage_forwardingQ_0_memory/DIA[26]
    RAMB36_X0Y4          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.605     9.541    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_1/CLKARDCLK
                         clock pessimism              0.458     9.999    
                         clock uncertainty           -0.035     9.964    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     9.227    stage_forwardingQ_0_memory/RAM_reg_1
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 stage_forwardingQ_0_rRdPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_forwardingQ_0_memory/RAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (general_clk rise@5.000ns - general_clk rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.239ns (38.988%)  route 3.504ns (61.012%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.816     5.096    CLK_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  stage_forwardingQ_0_rRdPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.552 f  stage_forwardingQ_0_rRdPtr_reg[2]/Q
                         net (fo=9, routed)           0.696     6.248    stage_forwardingQ_0_rRdPtr_reg[2]
    SLICE_X4Y23          LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  readCounter[0]_i_19/O
                         net (fo=1, routed)           0.000     6.372    readCounter[0]_i_19_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.905 r  readCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.905    readCounter_reg[0]_i_9_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.220 r  readCounter_reg[0]_i_8/O[3]
                         net (fo=2, routed)           0.903     8.123    stage_forwardingQ_0_memory/WILL_FIRE_RL_stage_sendForwards1[7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.307     8.430 r  stage_forwardingQ_0_memory/readCounter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.430    stage_forwardingQ_0_memory/readCounter[0]_i_4__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.810 r  stage_forwardingQ_0_memory/readCounter_reg[0]_i_2__0/CO[3]
                         net (fo=36, routed)          1.333    10.143    stage_4/CO[0]
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  stage_4/RAM_reg_0_i_16/O
                         net (fo=1, routed)           0.572    10.838    stage_forwardingQ_0_memory/DIA[0]
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      5.000     5.000 r  
    AA9                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       1.613     9.549    stage_forwardingQ_0_memory/CLK_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  stage_forwardingQ_0_memory/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.458    10.007    
                         clock uncertainty           -0.035     9.972    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     9.235    stage_forwardingQ_0_memory/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 stage1_mac_0_red_instream_24/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_0_red_24_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.612     1.537    stage1_mac_0_red_instream_24/CLK_IBUF_BUFG
    SLICE_X97Y47         FDRE                                         r  stage1_mac_0_red_instream_24/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y47         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  stage1_mac_0_red_instream_24/data0_reg_reg[1]/Q
                         net (fo=2, routed)           0.248     1.926    stage1_mac_0_red_24$D_IN[1]
    SLICE_X97Y53         FDRE                                         r  stage1_mac_0_red_24_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.879     2.052    CLK_IBUF_BUFG
    SLICE_X97Y53         FDRE                                         r  stage1_mac_0_red_24_reg[1]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X97Y53         FDRE (Hold_fdre_C_D)         0.070     1.874    stage1_mac_0_red_24_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 stage1_mac_1_valC_8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_1_red_instream_8/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.455%)  route 0.222ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.545     1.470    CLK_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  stage1_mac_1_valC_8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  stage1_mac_1_valC_8_reg[0]/Q
                         net (fo=2, routed)           0.222     1.856    stage1_mac_1_red_instream_8/Q[0]
    SLICE_X49Y71         FDRE                                         r  stage1_mac_1_red_instream_8/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.814     1.987    stage1_mac_1_red_instream_8/CLK_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  stage1_mac_1_red_instream_8/data1_reg_reg[0]/C
                         clock pessimism             -0.253     1.734    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.070     1.804    stage1_mac_1_red_instream_8/data1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 stage1_mac_1_valA_20_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_1_valC_20_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.265ns (62.435%)  route 0.159ns (37.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.555     1.480    CLK_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  stage1_mac_1_valA_20_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  stage1_mac_1_valA_20_reg[15]/Q
                         net (fo=2, routed)           0.159     1.780    p_1_in121_in[35]
    SLICE_X48Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.904 r  stage1_mac_1_valC_20_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.904    stage1_mac_1_valC_20$D_IN[16]
    SLICE_X48Y99         FDRE                                         r  stage1_mac_1_valC_20_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.827     2.000    CLK_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  stage1_mac_1_valC_20_reg[16]/C
                         clock pessimism             -0.253     1.747    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.105     1.852    stage1_mac_1_valC_20_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 stage1_mac_0_valA_14_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_0_valC_14_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.272ns (63.904%)  route 0.154ns (36.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.611     1.536    CLK_IBUF_BUFG
    SLICE_X90Y49         FDRE                                         r  stage1_mac_0_valA_14_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  stage1_mac_0_valA_14_reg[14]/Q
                         net (fo=2, routed)           0.154     1.853    p_1_in185_in[34]
    SLICE_X91Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.961 r  stage1_mac_0_valC_14_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    stage1_mac_0_valC_14$D_IN[14]
    SLICE_X91Y50         FDRE                                         r  stage1_mac_0_valC_14_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.879     2.052    CLK_IBUF_BUFG
    SLICE_X91Y50         FDRE                                         r  stage1_mac_0_valC_14_reg[14]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X91Y50         FDRE (Hold_fdre_C_D)         0.105     1.909    stage1_mac_0_valC_14_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 stage1_mac_0_valA_24_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_0_valC_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.270ns (58.936%)  route 0.188ns (41.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.611     1.536    CLK_IBUF_BUFG
    SLICE_X101Y52        FDRE                                         r  stage1_mac_0_valA_24_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  stage1_mac_0_valA_24_reg[13]/Q
                         net (fo=2, routed)           0.188     1.865    p_1_in163_in[33]
    SLICE_X100Y49        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.994 r  stage1_mac_0_valC_24_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    stage1_mac_0_valC_24$D_IN[14]
    SLICE_X100Y49        FDRE                                         r  stage1_mac_0_valC_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.882     2.055    CLK_IBUF_BUFG
    SLICE_X100Y49        FDRE                                         r  stage1_mac_0_valC_24_reg[14]/C
                         clock pessimism             -0.248     1.807    
    SLICE_X100Y49        FDRE (Hold_fdre_C_D)         0.134     1.941    stage1_mac_0_valC_24_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 stage1_mac_1_valA_20_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_1_valC_20_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.156%)  route 0.170ns (39.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.554     1.479    CLK_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  stage1_mac_1_valA_20_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  stage1_mac_1_valA_20_reg[3]/Q
                         net (fo=2, routed)           0.170     1.789    p_1_in121_in[23]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  stage1_mac_1_valC_20_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    stage1_mac_1_valC_20$D_IN[3]
    SLICE_X48Y96         FDRE                                         r  stage1_mac_1_valC_20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.826     1.999    CLK_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  stage1_mac_1_valC_20_reg[3]/C
                         clock pessimism             -0.253     1.746    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     1.851    stage1_mac_1_valC_20_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 stage1_mac_0_red_14_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_0_red_46_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.775%)  route 0.202ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.612     1.537    CLK_IBUF_BUFG
    SLICE_X95Y49         FDRE                                         r  stage1_mac_0_red_14_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  stage1_mac_0_red_14_reg[4]/Q
                         net (fo=1, routed)           0.202     1.867    stage1_mac_0_red_14[4]
    SLICE_X96Y53         FDRE                                         r  stage1_mac_0_red_46_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.879     2.052    CLK_IBUF_BUFG
    SLICE_X96Y53         FDRE                                         r  stage1_mac_0_red_46_reg[4]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X96Y53         FDRE (Hold_fdre_C_D)         0.009     1.813    stage1_mac_0_red_46_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/D_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_lineBuffer_2_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.935%)  route 0.247ns (57.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.557     1.482    stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/CLK_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/D_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/D_OUT_reg[1]/Q
                         net (fo=1, routed)           0.247     1.870    stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore$D_OUT[1]
    SLICE_X50Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.915 r  stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore/stage1_lineBuffer_2_0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    stage1_lineBuffer_2_0$D_IN[1]
    SLICE_X50Y58         FDRE                                         r  stage1_lineBuffer_2_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.821     1.994    CLK_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  stage1_lineBuffer_2_0_reg[1]/C
                         clock pessimism             -0.253     1.741    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.120     1.861    stage1_lineBuffer_2_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 stage1_mac_0_red_instream_24/data0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage1_mac_0_red_24_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.380%)  route 0.247ns (63.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.613     1.538    stage1_mac_0_red_instream_24/CLK_IBUF_BUFG
    SLICE_X99Y47         FDRE                                         r  stage1_mac_0_red_instream_24/data0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y47         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  stage1_mac_0_red_instream_24/data0_reg_reg[3]/Q
                         net (fo=2, routed)           0.247     1.925    stage1_mac_0_red_24$D_IN[3]
    SLICE_X97Y53         FDRE                                         r  stage1_mac_0_red_24_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.879     2.052    CLK_IBUF_BUFG
    SLICE_X97Y53         FDRE                                         r  stage1_mac_0_red_24_reg[3]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X97Y53         FDRE (Hold_fdre_C_D)         0.066     1.870    stage1_mac_0_red_24_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 stage_mac_0_red_instream_0/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stage_mac_0_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by general_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             general_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (general_clk rise@0.000ns - general_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.826%)  route 0.242ns (63.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.559     1.484    stage_mac_0_red_instream_0/CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  stage_mac_0_red_instream_0/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  stage_mac_0_red_instream_0/data0_reg_reg[4]/Q
                         net (fo=2, routed)           0.242     1.867    stage_mac_0_red$D_IN[4]
    SLICE_X53Y39         FDRE                                         r  stage_mac_0_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock general_clk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31553, routed)       0.821     1.994    CLK_IBUF_BUFG
    SLICE_X53Y39         FDRE                                         r  stage_mac_0_red_reg[4]/C
                         clock pessimism             -0.253     1.741    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.070     1.811    stage_mac_0_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         general_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y0   stage_lineBuffer_1_1_memory_memory/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y0   stage_lineBuffer_1_1_memory_memory/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X3Y23  stage1_lineBuffer_3_0_memory_memory/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X3Y23  stage1_lineBuffer_3_0_memory_memory/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y4   stage_lineBuffer_2_0_memory_memory/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y4   stage_lineBuffer_2_0_memory_memory/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X2Y24  stage1_lineBuffer_3_1_memory_memory/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X2Y24  stage1_lineBuffer_3_1_memory_memory/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y3   stage_lineBuffer_2_1_memory_memory/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y3   stage_lineBuffer_2_1_memory_memory/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X54Y58  stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore/arr_reg_0_1_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X18Y8   stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X18Y8   stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y1   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y4   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y4   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore/arr_reg_0_1_12_17/RAMA/CLK



