{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720302585381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720302585382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  6 16:49:45 2024 " "Processing started: Sat Jul  6 16:49:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720302585382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302585382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Rx -c UART_Rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Rx -c UART_Rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302585382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720302585711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720302585711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 08/hw_8/q2/datapath_ unit/datapath_unit_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 08/hw_8/q2/datapath_ unit/datapath_unit_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Unit_Rx " "Found entity 1: Datapath_Unit_Rx" {  } { { "../DataPath_ Unit/Datapath_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/DataPath_ Unit/Datapath_Unit_Rx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720302591352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302591352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 08/hw_8/q2/controller_unit/control_unit_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 08/hw_8/q2/controller_unit/control_unit_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Rx " "Found entity 1: Control_Unit_Rx" {  } { { "../Controller_Unit/Control_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/Controller_Unit/Control_Unit_Rx.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720302591354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302591354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720302591355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302591355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_tb " "Found entity 1: UART_Rx_tb" {  } { { "UART_Rx_tb.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720302591357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_Sample_counter UART_Rx.v(29) " "Verilog HDL Implicit Net warning at UART_Rx.v(29): created implicit net for \"clr_Sample_counter\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_Sample_counter UART_Rx.v(30) " "Verilog HDL Implicit Net warning at UART_Rx.v(30): created implicit net for \"inc_Sample_counter\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_Bit_counter UART_Rx.v(31) " "Verilog HDL Implicit Net warning at UART_Rx.v(31): created implicit net for \"clr_Bit_counter\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_Bit_counter UART_Rx.v(32) " "Verilog HDL Implicit Net warning at UART_Rx.v(32): created implicit net for \"inc_Bit_counter\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift UART_Rx.v(33) " "Verilog HDL Implicit Net warning at UART_Rx.v(33): created implicit net for \"shift\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load UART_Rx.v(34) " "Verilog HDL Implicit Net warning at UART_Rx.v(34): created implicit net for \"load\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ser_in_0 UART_Rx.v(36) " "Verilog HDL Implicit Net warning at UART_Rx.v(36): created implicit net for \"Ser_in_0\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_eq_3 UART_Rx.v(37) " "Verilog HDL Implicit Net warning at UART_Rx.v(37): created implicit net for \"SC_eq_3\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_lt_7 UART_Rx.v(38) " "Verilog HDL Implicit Net warning at UART_Rx.v(38): created implicit net for \"SC_lt_7\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC_eq_8 UART_Rx.v(39) " "Verilog HDL Implicit Net warning at UART_Rx.v(39): created implicit net for \"BC_eq_8\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit_Rx Control_Unit_Rx.v(36) " "Verilog HDL Parameter Declaration warning at Control_Unit_Rx.v(36): Parameter Declaration in module \"Control_Unit_Rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Controller_Unit/Control_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/Controller_Unit/Control_Unit_Rx.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit_Rx Control_Unit_Rx.v(37) " "Verilog HDL Parameter Declaration warning at Control_Unit_Rx.v(37): Parameter Declaration in module \"Control_Unit_Rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Controller_Unit/Control_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/Controller_Unit/Control_Unit_Rx.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit_Rx Control_Unit_Rx.v(38) " "Verilog HDL Parameter Declaration warning at Control_Unit_Rx.v(38): Parameter Declaration in module \"Control_Unit_Rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Controller_Unit/Control_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/Controller_Unit/Control_Unit_Rx.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1720302591357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Rx " "Elaborating entity \"UART_Rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720302591378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Rx Control_Unit_Rx:M0 " "Elaborating entity \"Control_Unit_Rx\" for hierarchy \"Control_Unit_Rx:M0\"" {  } { { "UART_Rx.v" "M0" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591379 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BC_eq_8 Control_Unit_Rx.v(97) " "Verilog HDL Always Construct warning at Control_Unit_Rx.v(97): variable \"BC_eq_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Controller_Unit/Control_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/Controller_Unit/Control_Unit_Rx.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720302591380 "|UART_Rx|Control_Unit_Rx:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Unit_Rx Datapath_Unit_Rx:M1 " "Elaborating entity \"Datapath_Unit_Rx\" for hierarchy \"Datapath_Unit_Rx:M1\"" {  } { { "UART_Rx.v" "M1" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Datapath_Unit_Rx.v(61) " "Verilog HDL assignment warning at Datapath_Unit_Rx.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../DataPath_ Unit/Datapath_Unit_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/DataPath_ Unit/Datapath_Unit_Rx.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720302591381 "|UART_Rx|Datapath_Unit_Rx:M1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[0\] GND " "Pin \"Rx_datareg\[0\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[1\] GND " "Pin \"Rx_datareg\[1\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[2\] GND " "Pin \"Rx_datareg\[2\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[3\] GND " "Pin \"Rx_datareg\[3\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[4\] GND " "Pin \"Rx_datareg\[4\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[5\] GND " "Pin \"Rx_datareg\[5\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[6\] GND " "Pin \"Rx_datareg\[6\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_datareg\[7\] GND " "Pin \"Rx_datareg\[7\]\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Rx_datareg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_not_ready_out GND " "Pin \"read_not_ready_out\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|read_not_ready_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "Error1 GND " "Pin \"Error1\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Error1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Error2 GND " "Pin \"Error2\" is stuck at GND" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720302591642 "|UART_Rx|Error2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720302591642 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720302591653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720302591751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720302591751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_not_ready_in " "No output dependent on input pin \"read_not_ready_in\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720302591778 "|UART_Rx|read_not_ready_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Serial_in " "No output dependent on input pin \"Serial_in\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720302591778 "|UART_Rx|Serial_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sample_clk " "No output dependent on input pin \"Sample_clk\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720302591778 "|UART_Rx|Sample_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_b " "No output dependent on input pin \"rst_b\"" {  } { { "UART_Rx.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 08/HW_8/Q2/UART_Rx_Unit/UART_Rx.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720302591778 "|UART_Rx|rst_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720302591778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720302591778 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720302591778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720302591778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720302591801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  6 16:49:51 2024 " "Processing ended: Sat Jul  6 16:49:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720302591801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720302591801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720302591801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720302591801 ""}
