Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Xilinx/Projects/PWM_3-Bit/Schematic_Schematic_sch_tb_isim_beh.exe" -prj "E:/Xilinx/Projects/PWM_3-Bit/Schematic_Schematic_sch_tb_beh.prj" "work.Schematic_Schematic_sch_tb" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/Projects/PWM_3-Bit/Schematic.vf" into library work
Analyzing Verilog file "E:/Xilinx/Projects/PWM_3-Bit/Simulation.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160200 KB
Fuse CPU Usage: 499 ms
Compiling module CB4CE_HXILINX_Schematic
Compiling module XOR2
Compiling module NOR4
Compiling module FJKCE_HXILINX_Schematic
Compiling module VCC
Compiling module GND
Compiling module Schematic
Compiling module Schematic_Schematic_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable E:/Xilinx/Projects/PWM_3-Bit/Schematic_Schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 167560 KB
Fuse CPU Usage: 655 ms
