// Seed: 2487794360
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1), .id_1()
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_7 = 1;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
