// Seed: 2725191299
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4
);
  logic id_5;
  assign (weak1, weak0) id_5 = id_4;
  assign id_5 = 1;
endmodule
