 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Wed Nov 21 12:36:35 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: xxx__dut__msg_length[0]
              (input port clocked by clk)
  Endpoint: msgBlock/message_vector_complete_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.2200     0.2200 f
  xxx__dut__msg_length[0] (in)                          0.1089     0.3289 f
  msgCounter/msg_length[0] (counter)                    0.0000     0.3289 f
  msgCounter/sub_26/U1_B_1/ZN (OR2_X1)                  0.3489     0.6778 f
  msgCounter/sub_26/U1_B_2/ZN (OR2_X1)                  0.3331     1.0109 f
  msgCounter/sub_26/U1_B_3/ZN (OR2_X1)                  0.3331     1.3440 f
  msgCounter/sub_26/U1_B_4/ZN (OR2_X1)                  0.3331     1.6772 f
  msgCounter/sub_26/U1_B_5/ZN (OR2_X1)                  0.2944     1.9716 f
  msgCounter/U15/ZN (AND4_X2)                           0.3311     2.3027 f
  msgCounter/U14/ZN (AND4_X2)                           0.4436     2.7462 f
  msgCounter/read_complete (counter)                    0.0000     2.7462 f
  msgBlock/address_read_complete (msg_vector)           0.0000     2.7462 f
  msgBlock/message_vector_complete_reg/D (DFF_X1)       0.0000     2.7462 f
  data arrival time                                                2.7462

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  clock uncertainty                                    -0.0500     9.9500
  msgBlock/message_vector_complete_reg/CK (DFF_X1)      0.0000     9.9500 r
  library setup time                                   -0.3275     9.6225
  data required time                                               9.6225
  --------------------------------------------------------------------------
  data required time                                               9.6225
  data arrival time                                               -2.7462
  --------------------------------------------------------------------------
  slack (MET)                                                      6.8763


1
