package soc

import _ "unsafe"

const DPORT_PMS_SDIO_LOCK_V = 0x1
const DPORT_PMS_SDIO_LOCK_S = 0
const DPORT_PMS_SDIO_DISABLE_V = 0x1
const DPORT_PMS_SDIO_DISABLE_S = 0
const DPORT_PMS_MAC_DUMP_LOCK_V = 0x1
const DPORT_PMS_MAC_DUMP_LOCK_S = 0
const DPORT_PMS_MAC_DUMP_CONNECT = 0x00000FFF
const DPORT_PMS_MAC_DUMP_CONNECT_V = 0xFFF
const DPORT_PMS_MAC_DUMP_CONNECT_S = 0
const DPORT_PMS_PRO_IRAM0_LOCK_V = 0x1
const DPORT_PMS_PRO_IRAM0_LOCK_S = 0
const DPORT_PMS_PRO_IRAM0_SRAM_3_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_3_W_S = 11
const DPORT_PMS_PRO_IRAM0_SRAM_3_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_3_R_S = 10
const DPORT_PMS_PRO_IRAM0_SRAM_3_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_3_F_S = 9
const DPORT_PMS_PRO_IRAM0_SRAM_2_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_2_W_S = 8
const DPORT_PMS_PRO_IRAM0_SRAM_2_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_2_R_S = 7
const DPORT_PMS_PRO_IRAM0_SRAM_2_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_2_F_S = 6
const DPORT_PMS_PRO_IRAM0_SRAM_1_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_1_W_S = 5
const DPORT_PMS_PRO_IRAM0_SRAM_1_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_1_R_S = 4
const DPORT_PMS_PRO_IRAM0_SRAM_1_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_1_F_S = 3
const DPORT_PMS_PRO_IRAM0_SRAM_0_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_0_W_S = 2
const DPORT_PMS_PRO_IRAM0_SRAM_0_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_0_R_S = 1
const DPORT_PMS_PRO_IRAM0_SRAM_0_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_0_F_S = 0
const DPORT_PMS_PRO_IRAM0_SRAM_4_H_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_4_H_W_S = 22
const DPORT_PMS_PRO_IRAM0_SRAM_4_H_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_4_H_R_S = 21
const DPORT_PMS_PRO_IRAM0_SRAM_4_H_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_4_H_F_S = 20
const DPORT_PMS_PRO_IRAM0_SRAM_4_L_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_4_L_W_S = 19
const DPORT_PMS_PRO_IRAM0_SRAM_4_L_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_4_L_R_S = 18
const DPORT_PMS_PRO_IRAM0_SRAM_4_L_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_SRAM_4_L_F_S = 17
const DPORT_PMS_PRO_IRAM0_SRAM_4_SPLTADDR = 0x0001FFFF
const DPORT_PMS_PRO_IRAM0_SRAM_4_SPLTADDR_V = 0x1FFFF
const DPORT_PMS_PRO_IRAM0_SRAM_4_SPLTADDR_S = 0
const DPORT_PMS_PRO_IRAM0_RTCFAST_H_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_RTCFAST_H_W_S = 16
const DPORT_PMS_PRO_IRAM0_RTCFAST_H_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_RTCFAST_H_R_S = 15
const DPORT_PMS_PRO_IRAM0_RTCFAST_H_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_RTCFAST_H_F_S = 14
const DPORT_PMS_PRO_IRAM0_RTCFAST_L_W_V = 0x1
const DPORT_PMS_PRO_IRAM0_RTCFAST_L_W_S = 13
const DPORT_PMS_PRO_IRAM0_RTCFAST_L_R_V = 0x1
const DPORT_PMS_PRO_IRAM0_RTCFAST_L_R_S = 12
const DPORT_PMS_PRO_IRAM0_RTCFAST_L_F_V = 0x1
const DPORT_PMS_PRO_IRAM0_RTCFAST_L_F_S = 11
const DPORT_PMS_PRO_IRAM0_RTCFAST_SPLTADDR = 0x000007FF
const DPORT_PMS_PRO_IRAM0_RTCFAST_SPLTADDR_V = 0x7FF
const DPORT_PMS_PRO_IRAM0_RTCFAST_SPLTADDR_S = 0
const DPORT_PMS_PRO_IRAM0_ILG_INTR_V = 0x1
const DPORT_PMS_PRO_IRAM0_ILG_INTR_S = 2
const DPORT_PMS_PRO_IRAM0_ILG_EN_V = 0x1
const DPORT_PMS_PRO_IRAM0_ILG_EN_S = 1
const DPORT_PMS_PRO_IRAM0_ILG_CLR_V = 0x1
const DPORT_PMS_PRO_IRAM0_ILG_CLR_S = 0
const DPORT_PMS_PRO_IRAM0_ILG_ST = 0x003FFFFF
const DPORT_PMS_PRO_IRAM0_ILG_ST_V = 0x3FFFFF
const DPORT_PMS_PRO_IRAM0_ILG_ST_S = 0
const DPORT_PMS_PRO_DRAM0_LOCK_V = 0x1
const DPORT_PMS_PRO_DRAM0_LOCK_S = 0
const DPORT_PMS_PRO_DRAM0_SRAM_4_H_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_4_H_W_S = 28
const DPORT_PMS_PRO_DRAM0_SRAM_4_H_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_4_H_R_S = 27
const DPORT_PMS_PRO_DRAM0_SRAM_4_L_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_4_L_W_S = 26
const DPORT_PMS_PRO_DRAM0_SRAM_4_L_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_4_L_R_S = 25
const DPORT_PMS_PRO_DRAM0_SRAM_4_SPLTADDR = 0x0001FFFF
const DPORT_PMS_PRO_DRAM0_SRAM_4_SPLTADDR_V = 0x1FFFF
const DPORT_PMS_PRO_DRAM0_SRAM_4_SPLTADDR_S = 8
const DPORT_PMS_PRO_DRAM0_SRAM_3_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_3_W_S = 7
const DPORT_PMS_PRO_DRAM0_SRAM_3_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_3_R_S = 6
const DPORT_PMS_PRO_DRAM0_SRAM_2_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_2_W_S = 5
const DPORT_PMS_PRO_DRAM0_SRAM_2_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_2_R_S = 4
const DPORT_PMS_PRO_DRAM0_SRAM_1_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_1_W_S = 3
const DPORT_PMS_PRO_DRAM0_SRAM_1_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_1_R_S = 2
const DPORT_PMS_PRO_DRAM0_SRAM_0_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_0_W_S = 1
const DPORT_PMS_PRO_DRAM0_SRAM_0_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_SRAM_0_R_S = 0
const DPORT_PMS_PRO_DRAM0_RTCFAST_H_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_RTCFAST_H_W_S = 14
const DPORT_PMS_PRO_DRAM0_RTCFAST_H_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_RTCFAST_H_R_S = 13
const DPORT_PMS_PRO_DRAM0_RTCFAST_L_W_V = 0x1
const DPORT_PMS_PRO_DRAM0_RTCFAST_L_W_S = 12
const DPORT_PMS_PRO_DRAM0_RTCFAST_L_R_V = 0x1
const DPORT_PMS_PRO_DRAM0_RTCFAST_L_R_S = 11
const DPORT_PMS_PRO_DRAM0_RTCFAST_SPLTADDR = 0x000007FF
const DPORT_PMS_PRO_DRAM0_RTCFAST_SPLTADDR_V = 0x7FF
const DPORT_PMS_PRO_DRAM0_RTCFAST_SPLTADDR_S = 0
const DPORT_PMS_PRO_DRAM0_ILG_INTR_V = 0x1
const DPORT_PMS_PRO_DRAM0_ILG_INTR_S = 2
const DPORT_PMS_PRO_DRAM0_ILG_EN_V = 0x1
const DPORT_PMS_PRO_DRAM0_ILG_EN_S = 1
const DPORT_PMS_PRO_DRAM0_ILG_CLR_V = 0x1
const DPORT_PMS_PRO_DRAM0_ILG_CLR_S = 0
const DPORT_PMS_PRO_DRAM0_ILG_ST = 0x03FFFFFF
const DPORT_PMS_PRO_DRAM0_ILG_ST_V = 0x3FFFFFF
const DPORT_PMS_PRO_DRAM0_ILG_ST_S = 0
const DPORT_PMS_PRO_DPORT_LOCK_V = 0x1
const DPORT_PMS_PRO_DPORT_LOCK_S = 0
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_VALID = 0x0000000F
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_VALID_V = 0xF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_VALID_S = 16
const DPORT_PMS_PRO_DPORT_RTCSLOW_H_W_V = 0x1
const DPORT_PMS_PRO_DPORT_RTCSLOW_H_W_S = 15
const DPORT_PMS_PRO_DPORT_RTCSLOW_H_R_V = 0x1
const DPORT_PMS_PRO_DPORT_RTCSLOW_H_R_S = 14
const DPORT_PMS_PRO_DPORT_RTCSLOW_L_W_V = 0x1
const DPORT_PMS_PRO_DPORT_RTCSLOW_L_W_S = 13
const DPORT_PMS_PRO_DPORT_RTCSLOW_L_R_V = 0x1
const DPORT_PMS_PRO_DPORT_RTCSLOW_L_R_S = 12
const DPORT_PMS_PRO_DPORT_RTCSLOW_SPLTADDR = 0x000007FF
const DPORT_PMS_PRO_DPORT_RTCSLOW_SPLTADDR_V = 0x7FF
const DPORT_PMS_PRO_DPORT_RTCSLOW_SPLTADDR_S = 1
const DPORT_PMS_PRO_DPORT_APB_PERIPHERAL_FORBID_V = 0x1
const DPORT_PMS_PRO_DPORT_APB_PERIPHERAL_FORBID_S = 0
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_0 = 0x0003FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_0_V = 0x3FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_0_S = 0
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_1 = 0x0003FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_1_V = 0x3FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_1_S = 0
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_2 = 0x0003FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_2_V = 0x3FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_2_S = 0
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_3 = 0x0003FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_3_V = 0x3FFFF
const DPORT_PMS_PRO_DPORT_RESERVE_FIFO_3_S = 0
const DPORT_PMS_PRO_DPORT_ILG_INTR_V = 0x1
const DPORT_PMS_PRO_DPORT_ILG_INTR_S = 2
const DPORT_PMS_PRO_DPORT_ILG_EN_V = 0x1
const DPORT_PMS_PRO_DPORT_ILG_EN_S = 1
const DPORT_PMS_PRO_DPORT_ILG_CLR_V = 0x1
const DPORT_PMS_PRO_DPORT_ILG_CLR_S = 0
const DPORT_PMS_PRO_DPORT_ILG_ST = 0x03FFFFFF
const DPORT_PMS_PRO_DPORT_ILG_ST_V = 0x3FFFFFF
const DPORT_PMS_PRO_DPORT_ILG_ST_S = 0
const DPORT_PMS_PRO_AHB_LOCK_V = 0x1
const DPORT_PMS_PRO_AHB_LOCK_S = 0
const DPORT_PMS_PRO_AHB_RTCSLOW_0_H_W_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_0_H_W_S = 16
const DPORT_PMS_PRO_AHB_RTCSLOW_0_H_R_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_0_H_R_S = 15
const DPORT_PMS_PRO_AHB_RTCSLOW_0_H_F_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_0_H_F_S = 14
const DPORT_PMS_PRO_AHB_RTCSLOW_0_L_W_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_0_L_W_S = 13
const DPORT_PMS_PRO_AHB_RTCSLOW_0_L_R_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_0_L_R_S = 12
const DPORT_PMS_PRO_AHB_RTCSLOW_0_L_F_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_0_L_F_S = 11
const DPORT_PMS_PRO_AHB_RTCSLOW_0_SPLTADDR = 0x000007FF
const DPORT_PMS_PRO_AHB_RTCSLOW_0_SPLTADDR_V = 0x7FF
const DPORT_PMS_PRO_AHB_RTCSLOW_0_SPLTADDR_S = 0
const DPORT_PMS_PRO_AHB_RTCSLOW_1_H_W_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_1_H_W_S = 16
const DPORT_PMS_PRO_AHB_RTCSLOW_1_H_R_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_1_H_R_S = 15
const DPORT_PMS_PRO_AHB_RTCSLOW_1_H_F_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_1_H_F_S = 14
const DPORT_PMS_PRO_AHB_RTCSLOW_1_L_W_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_1_L_W_S = 13
const DPORT_PMS_PRO_AHB_RTCSLOW_1_L_R_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_1_L_R_S = 12
const DPORT_PMS_PRO_AHB_RTCSLOW_1_L_F_V = 0x1
const DPORT_PMS_PRO_AHB_RTCSLOW_1_L_F_S = 11
const DPORT_PMS_PRO_AHB_RTCSLOW_1_SPLTADDR = 0x000007FF
const DPORT_PMS_PRO_AHB_RTCSLOW_1_SPLTADDR_V = 0x7FF
const DPORT_PMS_PRO_AHB_RTCSLOW_1_SPLTADDR_S = 0
const DPORT_PMS_PRO_AHB_ILG_INTR_V = 0x1
const DPORT_PMS_PRO_AHB_ILG_INTR_S = 2
const DPORT_PMS_PRO_AHB_ILG_EN_V = 0x1
const DPORT_PMS_PRO_AHB_ILG_EN_S = 1
const DPORT_PMS_PRO_AHB_ILG_CLR_V = 0x1
const DPORT_PMS_PRO_AHB_ILG_CLR_S = 0
const DPORT_PMS_PRO_AHB_ILG_ST = 0xFFFFFFFF
const DPORT_PMS_PRO_AHB_ILG_ST_V = 0xFFFFFFFF
const DPORT_PMS_PRO_AHB_ILG_ST_S = 0
const DPORT_PMS_PRO_TRACE_LOCK_V = 0x1
const DPORT_PMS_PRO_TRACE_LOCK_S = 0
const DPORT_PMS_PRO_TRACE_DISABLE_V = 0x1
const DPORT_PMS_PRO_TRACE_DISABLE_S = 0
const DPORT_PMS_PRO_CACHE_LOCK_V = 0x1
const DPORT_PMS_PRO_CACHE_LOCK_S = 0
const DPORT_PMS_PRO_CACHE_CONNECT = 0x0000FFFF
const DPORT_PMS_PRO_CACHE_CONNECT_V = 0xFFFF
const DPORT_PMS_PRO_CACHE_CONNECT_S = 0
const DPORT_PMS_PRO_CACHE_ILG_INTR_V = 0x1
const DPORT_PMS_PRO_CACHE_ILG_INTR_S = 2
const DPORT_PMS_PRO_CACHE_ILG_EN_V = 0x1
const DPORT_PMS_PRO_CACHE_ILG_EN_S = 1
const DPORT_PMS_PRO_CACHE_ILG_CLR_V = 0x1
const DPORT_PMS_PRO_CACHE_ILG_CLR_S = 0
const DPORT_PMS_PRO_CACHE_ILG_ST_I = 0x0001FFFF
const DPORT_PMS_PRO_CACHE_ILG_ST_I_V = 0x1FFFF
const DPORT_PMS_PRO_CACHE_ILG_ST_I_S = 0
const DPORT_PMS_PRO_CACHE_ILG_ST_D = 0x0001FFFF
const DPORT_PMS_PRO_CACHE_ILG_ST_D_V = 0x1FFFF
const DPORT_PMS_PRO_CACHE_ILG_ST_D_S = 0
const DPORT_PMS_DMA_APB_I_LOCK_V = 0x1
const DPORT_PMS_DMA_APB_I_LOCK_S = 0
const DPORT_PMS_DMA_APB_I_SRAM_4_H_W_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_4_H_W_S = 28
const DPORT_PMS_DMA_APB_I_SRAM_4_H_R_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_4_H_R_S = 27
const DPORT_PMS_DMA_APB_I_SRAM_4_L_W_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_4_L_W_S = 26
const DPORT_PMS_DMA_APB_I_SRAM_4_L_R_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_4_L_R_S = 25
const DPORT_PMS_DMA_APB_I_SRAM_4_SPLTADDR = 0x0001FFFF
const DPORT_PMS_DMA_APB_I_SRAM_4_SPLTADDR_V = 0x1FFFF
const DPORT_PMS_DMA_APB_I_SRAM_4_SPLTADDR_S = 8
const DPORT_PMS_DMA_APB_I_SRAM_3_W_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_3_W_S = 7
const DPORT_PMS_DMA_APB_I_SRAM_3_R_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_3_R_S = 6
const DPORT_PMS_DMA_APB_I_SRAM_2_W_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_2_W_S = 5
const DPORT_PMS_DMA_APB_I_SRAM_2_R_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_2_R_S = 4
const DPORT_PMS_DMA_APB_I_SRAM_1_W_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_1_W_S = 3
const DPORT_PMS_DMA_APB_I_SRAM_1_R_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_1_R_S = 2
const DPORT_PMS_DMA_APB_I_SRAM_0_W_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_0_W_S = 1
const DPORT_PMS_DMA_APB_I_SRAM_0_R_V = 0x1
const DPORT_PMS_DMA_APB_I_SRAM_0_R_S = 0
const DPORT_PMS_DMA_APB_I_ILG_INTR_V = 0x1
const DPORT_PMS_DMA_APB_I_ILG_INTR_S = 2
const DPORT_PMS_DMA_APB_I_ILG_EN_V = 0x1
const DPORT_PMS_DMA_APB_I_ILG_EN_S = 1
const DPORT_PMS_DMA_APB_I_ILG_CLR_V = 0x1
const DPORT_PMS_DMA_APB_I_ILG_CLR_S = 0
const DPORT_PMS_DMA_APB_I_ILG_ST = 0x007FFFFF
const DPORT_PMS_DMA_APB_I_ILG_ST_V = 0x7FFFFF
const DPORT_PMS_DMA_APB_I_ILG_ST_S = 0
const DPORT_PMS_DMA_RX_I_LOCK_V = 0x1
const DPORT_PMS_DMA_RX_I_LOCK_S = 0
const DPORT_PMS_DMA_RX_I_SRAM_4_H_W_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_4_H_W_S = 28
const DPORT_PMS_DMA_RX_I_SRAM_4_H_R_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_4_H_R_S = 27
const DPORT_PMS_DMA_RX_I_SRAM_4_L_W_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_4_L_W_S = 26
const DPORT_PMS_DMA_RX_I_SRAM_4_L_R_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_4_L_R_S = 25
const DPORT_PMS_DMA_RX_I_SRAM_4_SPLTADDR = 0x0001FFFF
const DPORT_PMS_DMA_RX_I_SRAM_4_SPLTADDR_V = 0x1FFFF
const DPORT_PMS_DMA_RX_I_SRAM_4_SPLTADDR_S = 8
const DPORT_PMS_DMA_RX_I_SRAM_3_W_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_3_W_S = 7
const DPORT_PMS_DMA_RX_I_SRAM_3_R_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_3_R_S = 6
const DPORT_PMS_DMA_RX_I_SRAM_2_W_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_2_W_S = 5
const DPORT_PMS_DMA_RX_I_SRAM_2_R_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_2_R_S = 4
const DPORT_PMS_DMA_RX_I_SRAM_1_W_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_1_W_S = 3
const DPORT_PMS_DMA_RX_I_SRAM_1_R_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_1_R_S = 2
const DPORT_PMS_DMA_RX_I_SRAM_0_W_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_0_W_S = 1
const DPORT_PMS_DMA_RX_I_SRAM_0_R_V = 0x1
const DPORT_PMS_DMA_RX_I_SRAM_0_R_S = 0
const DPORT_PMS_DMA_RX_I_ILG_INTR_V = 0x1
const DPORT_PMS_DMA_RX_I_ILG_INTR_S = 2
const DPORT_PMS_DMA_RX_I_ILG_EN_V = 0x1
const DPORT_PMS_DMA_RX_I_ILG_EN_S = 1
const DPORT_PMS_DMA_RX_I_ILG_CLR_V = 0x1
const DPORT_PMS_DMA_RX_I_ILG_CLR_S = 0
const DPORT_PMS_DMA_RX_I_ILG_ST = 0x007FFFFF
const DPORT_PMS_DMA_RX_I_ILG_ST_V = 0x7FFFFF
const DPORT_PMS_DMA_RX_I_ILG_ST_S = 0
const DPORT_PMS_DMA_TX_I_LOCK_V = 0x1
const DPORT_PMS_DMA_TX_I_LOCK_S = 0
const DPORT_PMS_DMA_TX_I_SRAM_4_H_W_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_4_H_W_S = 28
const DPORT_PMS_DMA_TX_I_SRAM_4_H_R_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_4_H_R_S = 27
const DPORT_PMS_DMA_TX_I_SRAM_4_L_W_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_4_L_W_S = 26
const DPORT_PMS_DMA_TX_I_SRAM_4_L_R_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_4_L_R_S = 25
const DPORT_PMS_DMA_TX_I_SRAM_4_SPLTADDR = 0x0001FFFF
const DPORT_PMS_DMA_TX_I_SRAM_4_SPLTADDR_V = 0x1FFFF
const DPORT_PMS_DMA_TX_I_SRAM_4_SPLTADDR_S = 8
const DPORT_PMS_DMA_TX_I_SRAM_3_W_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_3_W_S = 7
const DPORT_PMS_DMA_TX_I_SRAM_3_R_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_3_R_S = 6
const DPORT_PMS_DMA_TX_I_SRAM_2_W_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_2_W_S = 5
const DPORT_PMS_DMA_TX_I_SRAM_2_R_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_2_R_S = 4
const DPORT_PMS_DMA_TX_I_SRAM_1_W_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_1_W_S = 3
const DPORT_PMS_DMA_TX_I_SRAM_1_R_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_1_R_S = 2
const DPORT_PMS_DMA_TX_I_SRAM_0_W_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_0_W_S = 1
const DPORT_PMS_DMA_TX_I_SRAM_0_R_V = 0x1
const DPORT_PMS_DMA_TX_I_SRAM_0_R_S = 0
const DPORT_PMS_DMA_TX_I_ILG_INTR_V = 0x1
const DPORT_PMS_DMA_TX_I_ILG_INTR_S = 2
const DPORT_PMS_DMA_TX_I_ILG_EN_V = 0x1
const DPORT_PMS_DMA_TX_I_ILG_EN_S = 1
const DPORT_PMS_DMA_TX_I_ILG_CLR_V = 0x1
const DPORT_PMS_DMA_TX_I_ILG_CLR_S = 0
const DPORT_PMS_DMA_TX_I_ILG_ST = 0x007FFFFF
const DPORT_PMS_DMA_TX_I_ILG_ST_V = 0x7FFFFF
const DPORT_PMS_DMA_TX_I_ILG_ST_S = 0
const DPORT_PRO_BOOT_LOCATION_LOCK_V = 0x1
const DPORT_PRO_BOOT_LOCATION_LOCK_S = 0
const DPORT_PRO_BOOT_REMAP_V = 0x1
const DPORT_PRO_BOOT_REMAP_S = 0
const DPORT_CACHE_SOURCE_LOCK_V = 0x1
const DPORT_CACHE_SOURCE_LOCK_S = 0
const DPORT_PRO_CACHE_D_SOURCE_PRO_DROM0_V = 0x1
const DPORT_PRO_CACHE_D_SOURCE_PRO_DROM0_S = 5
const DPORT_PRO_CACHE_D_SOURCE_PRO_DPORT_V = 0x1
const DPORT_PRO_CACHE_D_SOURCE_PRO_DPORT_S = 4
const DPORT_PRO_CACHE_D_SOURCE_PRO_DRAM0_V = 0x1
const DPORT_PRO_CACHE_D_SOURCE_PRO_DRAM0_S = 3
const DPORT_PRO_CACHE_I_SOURCE_PRO_DROM0_V = 0x1
const DPORT_PRO_CACHE_I_SOURCE_PRO_DROM0_S = 2
const DPORT_PRO_CACHE_I_SOURCE_PRO_IROM0_V = 0x1
const DPORT_PRO_CACHE_I_SOURCE_PRO_IROM0_S = 1
const DPORT_PRO_CACHE_I_SOURCE_PRO_IRAM1_V = 0x1
const DPORT_PRO_CACHE_I_SOURCE_PRO_IRAM1_S = 0
const DPORT_APB_PERIPHERAL_LOCK_V = 0x1
const DPORT_APB_PERIPHERAL_LOCK_S = 0
const DPORT_APB_PERIPHERAL_SPLIT_BURST_V = 0x1
const DPORT_APB_PERIPHERAL_SPLIT_BURST_S = 0
const DPORT_PMS_OCCUPY_LOCK_V = 0x1
const DPORT_PMS_OCCUPY_LOCK_S = 0
const DPORT_PMS_OCCUPY_CACHE = 0x0000000F
const DPORT_PMS_OCCUPY_CACHE_V = 0xF
const DPORT_PMS_OCCUPY_CACHE_S = 0
const DPORT_PMS_OCCUPY_MAC_DUMP = 0x0000000F
const DPORT_PMS_OCCUPY_MAC_DUMP_V = 0xF
const DPORT_PMS_OCCUPY_MAC_DUMP_S = 0
const DPORT_PMS_OCCUPY_PRO_TRACE = 0x0003FFFF
const DPORT_PMS_OCCUPY_PRO_TRACE_V = 0x3FFFF
const DPORT_PMS_OCCUPY_PRO_TRACE_S = 0
const DPORT_CACHE_TAG_ACCESS_LOCK_V = 0x1
const DPORT_CACHE_TAG_ACCESS_LOCK_S = 0
const DPORT_PRO_D_TAG_WR_ACS_V = 0x1
const DPORT_PRO_D_TAG_WR_ACS_S = 3
const DPORT_PRO_D_TAG_RD_ACS_V = 0x1
const DPORT_PRO_D_TAG_RD_ACS_S = 2
const DPORT_PRO_I_TAG_WR_ACS_V = 0x1
const DPORT_PRO_I_TAG_WR_ACS_S = 1
const DPORT_PRO_I_TAG_RD_ACS_V = 0x1
const DPORT_PRO_I_TAG_RD_ACS_S = 0
const DPORT_CACHE_MMU_ACCESS_LOCK_V = 0x1
const DPORT_CACHE_MMU_ACCESS_LOCK_S = 0
const DPORT_PRO_MMU_WR_ACS_V = 0x1
const DPORT_PRO_MMU_WR_ACS_S = 1
const DPORT_PRO_MMU_RD_ACS_V = 0x1
const DPORT_PRO_MMU_RD_ACS_S = 0
const DPORT_APB_PERI_BYTE_ERROR_INTR_V = 0x1
const DPORT_APB_PERI_BYTE_ERROR_INTR_S = 2
const DPORT_APB_PERI_BYTE_ERROR_EN_V = 0x1
const DPORT_APB_PERI_BYTE_ERROR_EN_S = 1
const DPORT_APB_PERI_BYTE_ERROR_CLR_V = 0x1
const DPORT_APB_PERI_BYTE_ERROR_CLR_S = 0
const DPORT_APB_PERI_BYTE_ERROR_ADDR = 0xFFFFFFFF
const DPORT_APB_PERI_BYTE_ERROR_ADDR_V = 0xFFFFFFFF
const DPORT_APB_PERI_BYTE_ERROR_ADDR_S = 0
const DPORT_CPU_PERI_BYTE_ERROR_INTR_V = 0x1
const DPORT_CPU_PERI_BYTE_ERROR_INTR_S = 2
const DPORT_CPU_PERI_BYTE_ERROR_EN_V = 0x1
const DPORT_CPU_PERI_BYTE_ERROR_EN_S = 1
const DPORT_CPU_PERI_BYTE_ERROR_CLR_V = 0x1
const DPORT_CPU_PERI_BYTE_ERROR_CLR_S = 0
const DPORT_CPU_PERI_BYTE_ERROR_ADDR = 0xFFFFFFFF
const DPORT_CPU_PERI_BYTE_ERROR_ADDR_V = 0xFFFFFFFF
const DPORT_CPU_PERI_BYTE_ERROR_ADDR_S = 0
const SENSITIVE_CLK_EN_V = 0x1
const SENSITIVE_CLK_EN_S = 0
const SENSITIVE_DATE = 0x0FFFFFFF
const SENSITIVE_DATE_V = 0xFFFFFFF
const SENSITIVE_DATE_S = 0
