
*** Running vivado
    with args -log board_ha_2bit_count.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_ha_2bit_count.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source board_ha_2bit_count.tcl -notrace
Command: synth_design -top board_ha_2bit_count -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 835.363 ; gain = 234.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_ha_2bit_count' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/board_ha_2bit_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'ha_2bit_count' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/ha_2bit_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'n_bit_count' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/n_bit_count/n_bit_count.srcs/sources_1/new/n_bit_count.v:3]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_count' (1#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/n_bit_count/n_bit_count.srcs/sources_1/new/n_bit_count.v:3]
INFO: [Synth 8-6157] synthesizing module 'half_add' [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/half_add/half_add.srcs/sources_1/new/half_add.v:3]
INFO: [Synth 8-6155] done synthesizing module 'half_add' (2#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/imports/Lab 5/half_add/half_add.srcs/sources_1/new/half_add.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ha_2bit_count' (3#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/ha_2bit_count.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_ha_2bit_count' (4#1) [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/sources_1/new/board_ha_2bit_count.v:23]
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 908.023 ; gain = 306.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 908.023 ; gain = 306.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 908.023 ; gain = 306.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc]
Finished Parsing XDC File [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.srcs/constrs_1/new/pmod.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_ha_2bit_count_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_ha_2bit_count_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 939.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 939.711 ; gain = 338.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 939.711 ; gain = 338.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 939.711 ; gain = 338.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 939.711 ; gain = 338.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module n_bit_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module half_add 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design board_ha_2bit_count has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 939.711 ; gain = 338.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:00 . Memory (MB): peak = 970.273 ; gain = 369.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:00 . Memory (MB): peak = 979.855 ; gain = 378.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:01:00 . Memory (MB): peak = 979.855 ; gain = 378.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |FDCE |     2|
|5     |IBUF |     2|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |    17|
|2     |  b_ha_2bit_count |ha_2bit_count |     6|
|3     |    two_bit_count |n_bit_count   |     6|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:01 . Memory (MB): peak = 995.637 ; gain = 362.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 995.637 ; gain = 394.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:40 . Memory (MB): peak = 1004.262 ; gain = 697.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/ENEE245 Verilog code/Lab 5/ha_2bit_count/ha_2bit_count.runs/synth_1/board_ha_2bit_count.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_ha_2bit_count_utilization_synth.rpt -pb board_ha_2bit_count_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 10:01:32 2022...
