# 04. Lowering Mid‑IR → Lower‑IR Definitions

**Overview**

The Lower‑IR (LIR) sits between the language‑neutral Mid‑IR and the backend‑specific IRs (e.g., LLVM IR, Cranelift IR, C AST). It captures platform‑agnostic operations with detailed control and data flow semantics, enabling advanced register allocation and instruction selection. This document defines the LIR abstraction, its data structures, lowering rules from MIR, extensibility points, and validation strategies.

---

## 4.1 Goals & Responsibilities

* **Platform Neutrality**: Represent operations in a way that is independent of a specific codegen backend, but rich enough to express low‑level constructs.
* **Instruction Mapping**: Provide a one‑to‑one or many‑to‑one mapping from MIR instructions to LIR instructions suitable for pattern matching.
* **Register & Stack Layout**: Expose explicit virtual registers and stack slot abstractions for allocator passes.
* **Control Flow Fidelity**: Maintain precise block structure and dominator relationships for accurate branch relocation.
* **Annotation Hooks**: Allow backends to attach annotation metadata (e.g., calling conventions, inline hints) during lowering.

---

## 4.2 Core Structures

```rust
/// Virtual register identifier in LIR.
type Reg = u32;

/// Stack slot identifier for spills and local temporaries.
type Slot = u32;

/// Unique basic block identifier in LIR.
type LirBlockId = u32;

/// Low‑level instruction set.
enum LirInst {
    // Arithmetic on registers
    Add { dst: Reg, lhs: Reg, rhs: Reg },
    Sub { dst: Reg, lhs: Reg, rhs: Reg },
    Mul { dst: Reg, lhs: Reg, rhs: Reg },
    // Memory operations with explicit addressing
    Load { dst: Reg, base: Reg, offset: i32 },
    Store { base: Reg, offset: i32, src: Reg },
    // Control flow
    Jump { target: LirBlockId },
    Branch { cond: Reg, then_bb: LirBlockId, else_bb: LirBlockId },
    // Function call ABI
    Call { dst: Option<Reg>, func_sym: String, args: Vec<Reg> },
    Ret { ret_reg: Option<Reg> },
    // Pseudo ops
    Spilt { reg: Reg, slot: Slot },
    Reload { dst: Reg, slot: Slot },
    /// Custom lowered intrinsic
    Intrinsic { name: String, regs: Vec<Reg> },
}

/// A LIR basic block.
struct LirBlock {
    id: LirBlockId,
    instructions: Vec<LirInst>,
}

/// A complete LIR function definition.
struct LirFunction {
    name: String,
    entry_block: LirBlockId,
    blocks: Vec<LirBlock>,
    regs: u32,    // total virtual registers used
    slots: u32,   // total stack slots used
}
```

---

## 4.3 Lowering Workflow

1. **Value & Register Allocation**: Assign each MIR `ValueId` to a fresh virtual `Reg`.
2. **Instruction Translation**: For each MIR instruction, emit one or more `LirInst` according to lowering patterns:

    * **MIR Binary Ops** → `Add/Sub/Mul` except for `Div`/`Rem` which may require calls or library routines.
    * **Load/Store** → `Load`/`Store` with computed base register and offset.
    * **Call/Return** → `Call` and `Ret` with register‐based argument passing.
3. **Stack Slot Assignment**: For spilled `ValueId`s or temporaries beyond register count, allocate `Slot`s and emit `Spill`/`Reload` pairs.
4. **Block Splitting & Linearization**: Preserve MIR block boundaries, but split blocks when lowering complex patterns (e.g., multi‐value returns).
5. **Annotation Injection**: Attach calling convention and inline hints via `Intrinsic` or metadata fields on `LirInst`.

---

## 4.4 Extensibility & Hooks

* **Custom Lowerers**: Plugins implement `MirToLirLowerer` trait to register patterns:

  ```rust
  trait MirToLirLowerer {
      fn lower_inst(&self, inst: &MirInst, ctx: &mut LowerCtx);
  }
  ```
* **Metadata Propagation**: Use `ctx.attach_metadata(reg, key, value)` to carry optimization hints.
* **Target Overrides**: Backends may register target‑specific lowering passes (e.g., replacing a generic `Mul` with `IMul` on x86).

---

## 4.5 Validation & Testing

* **Round‑trip Checks**: Lower MIR → LIR → back to MIR (via LIRToMir) and assert semantic equivalence.
* **Pattern Tests**: Unit tests for each MIR→LIR pattern, verifying instruction count and operand mapping.
* **Integration Tests**: Compile sample functions through all stages and compare generated machine code against golden references.

---

*End of Section 04 – proceed to Section 05: Register Allocation & Stack Management.*
