git clone --depth 1 --no-tags https://github.com/kaamava/CV-Hardware-Co-designing-for-industries.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723298836
git clone --depth 1 --no-tags https://github.com/SageScroll18144/NintendoWii-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716189848
git clone --depth 1 --no-tags https://github.com/vasusomani/dsd_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720379443
git clone --depth 1 --no-tags https://github.com/iyue-zhao/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723289604
git clone --depth 1 --no-tags https://github.com/JN513/riscv-isa-ci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719323329
git clone --depth 1 --no-tags https://github.com/XuKunyao/Robot_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719002530
git clone --depth 1 --no-tags https://github.com/pranav0717/AUDIO-SYNTHESIZER-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723598790
git clone --depth 1 --no-tags https://github.com/pranav0717/ECE-385-DIGITAL-SYSTEMS-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723595181
git clone --depth 1 --no-tags https://github.com/rejunity/tt06-psg-saa1099.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719113316
git clone --depth 1 --no-tags https://github.com/megalloid/I2C_Master_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721827635
git clone --depth 1 --no-tags https://github.com/nhatnd190802/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718267235
git clone --depth 1 --no-tags https://github.com/amiralirahimii/Computer-Aided-Design-Course-Projects-F2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720056864
git clone --depth 1 --no-tags https://github.com/DeLoSoCode/DeLoSo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720672840
git clone --depth 1 --no-tags https://github.com/Rishikesh973/DTMF-Receiver-Logic-Synthesis-and-Physical-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723071670
git clone --depth 1 --no-tags https://github.com/techclubssn/VLSI-TC-2023_24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716515708
git clone --depth 1 --no-tags https://github.com/Savcab/EE457.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719819644
git clone --depth 1 --no-tags https://github.com/Rohan7Gupta/smitrv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720695499
git clone --depth 1 --no-tags https://github.com/BenjiaH/GNSS-Tracking-Channel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720458870
git clone --depth 1 --no-tags https://github.com/huangxc6/Digital_IC_Design_23fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717275415
git clone --depth 1 --no-tags https://github.com/Gonzaga-2024-CPEN-Projects/NIOSII_Project_CPEN_430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716708941
git clone --depth 1 --no-tags https://github.com/AsadpourMohammad/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717355821
git clone --depth 1 --no-tags https://github.com/CoreRasurae/Amaranth-SDRAM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717585695
git clone --depth 1 --no-tags https://github.com/nhatnd190802/Simple-Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718269542
git clone --depth 1 --no-tags https://github.com/1eviAckerman/ziguang-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718968628
git clone --depth 1 --no-tags https://github.com/Charley-xiao/No-Genshin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720613314
git clone --depth 1 --no-tags https://github.com/nhatnd190802/binary_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718938725
git clone --depth 1 --no-tags https://github.com/Corrizzy/4-FFT-IFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718651966
git clone --depth 1 --no-tags https://github.com/Master-ic/image_process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720395626
git clone --depth 1 --no-tags https://github.com/cjlworld/ZJU-Digital-logic-design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721094485
git clone --depth 1 --no-tags https://github.com/ShixiangLi/Transformer_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717789253
git clone --depth 1 --no-tags https://github.com/Abhirecket/general_clk_div_by_odd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719544383
git clone --depth 1 --no-tags https://github.com/qiujiandong/emif-axil-converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717727863
git clone --depth 1 --no-tags https://github.com/Vikkdsun/AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721658454
git clone --depth 1 --no-tags https://github.com/InsanityBy/I2C_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717994757
git clone --depth 1 --no-tags https://github.com/nhatnd190802/True-Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718270091
git clone --depth 1 --no-tags https://github.com/Zhroyn/I-wanna-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721699922
git clone --depth 1 --no-tags https://github.com/iamvictorblue/MIPS-PPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718912072
git clone --depth 1 --no-tags https://github.com/MarSeventh/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723406078
git clone --depth 1 --no-tags https://github.com/xiguazaitortoise/tdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723691589
git clone --depth 1 --no-tags https://github.com/maswx/xdma_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719161283
git clone --depth 1 --no-tags https://github.com/Unipisa/sEP8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718537770
git clone --depth 1 --no-tags https://github.com/Huytai1o2/Ticklab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717621317
git clone --depth 1 --no-tags https://github.com/JDHinds/ECS-1005-Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721607808
git clone --depth 1 --no-tags https://github.com/Carl98BR/Verilog-Project-Development-of-an-8-Bit-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716631725
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/256-bit-Modular-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717875329
git clone --depth 1 --no-tags https://github.com/jiuhao47/2023-fall-digital_circuit-FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722633696
git clone --depth 1 --no-tags https://github.com/JacobPease/ahbsdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719670249
git clone --depth 1 --no-tags https://github.com/Laihb1106205841/Pianista-Digital-Logic-H-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721109407
git clone --depth 1 --no-tags https://github.com/mmd-nemati/CAD-CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719555676
git clone --depth 1 --no-tags https://github.com/orszoooo/OneCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717511872
git clone --depth 1 --no-tags https://github.com/JonathanIrizarry/ICOM4215---Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717854943
git clone --depth 1 --no-tags https://github.com/K1ssMe-a/jichuang_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719650874
git clone --depth 1 --no-tags https://github.com/AgapeDsky/VLSI-DSP-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723434982
git clone --depth 1 --no-tags https://github.com/Roger-505/Proyecto-Final-IE0323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721437808
git clone --depth 1 --no-tags https://github.com/parthoBhoumk/GCN-accelerator-design-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723512017
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-06-staging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720244762
git clone --depth 1 --no-tags https://github.com/Vikkdsun/UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716009986
git clone --depth 1 --no-tags https://github.com/matheusloop/CPU_RISC-V_LASD-2023.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716601885
git clone --depth 1 --no-tags https://github.com/nfjesifb/Spinking_neuron_Cluster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721211651
git clone --depth 1 --no-tags https://github.com/VSOPwsy/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723018894
git clone --depth 1 --no-tags https://github.com/Abhirecket/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722870445
git clone --depth 1 --no-tags https://github.com/shalan/ms_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717706244
git clone --depth 1 --no-tags https://github.com/Vrownie/NTT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719697123
git clone --depth 1 --no-tags https://github.com/Sichao-Yang/nl2sva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723389172
git clone --depth 1 --no-tags https://github.com/heeesoo/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720397323
git clone --depth 1 --no-tags https://github.com/brunoayala99/multiplicadorNxN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719682996
git clone --depth 1 --no-tags https://github.com/Bageldoodle/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715885549
git clone --depth 1 --no-tags https://github.com/ashwinkumar-sivakumar/ece571_risc_v_group_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720921560
git clone --depth 1 --no-tags https://github.com/cars-lab-repo/CycPUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719309741
git clone --depth 1 --no-tags https://github.com/Raymonna/fir-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716182607
git clone --depth 1 --no-tags https://github.com/Fukuma-Mizushi/EEL5722_Lab1_Push_Button_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720370033
git clone --depth 1 --no-tags https://github.com/AliMomtahen/Risk_V_pipe_line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716502694
git clone --depth 1 --no-tags https://github.com/hello-eternity/RTLDATA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718013951
git clone --depth 1 --no-tags https://github.com/Moujuruo/2023Fall_HIT_computer_architecture_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720922981
git clone --depth 1 --no-tags https://github.com/mikeakohn/f100l_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717820512
git clone --depth 1 --no-tags https://github.com/ssccddaasa/Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723112349
git clone --depth 1 --no-tags https://github.com/chanbengz/SUSTech_CS207_Project_Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720685966
git clone --depth 1 --no-tags https://github.com/eduardo00-fv/FPGA_Lift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719872308
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-difuzzrtl-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722186708
git clone --depth 1 --no-tags https://github.com/1649406823gm/ov5640_find_ball_KT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722880095
git clone --depth 1 --no-tags https://github.com/Abhirecket/fibanocci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721604434
git clone --depth 1 --no-tags https://github.com/Abhirecket/min_max_without_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721979625
git clone --depth 1 --no-tags https://github.com/7Sageer/CosmicKeyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723282259
git clone --depth 1 --no-tags https://github.com/816-allen/SOC-Design-Lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716392515
git clone --depth 1 --no-tags https://github.com/Omarmasalmah/ENCS3310_Advanced_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723037457
git clone --depth 1 --no-tags https://github.com/muttakartheek/100_days_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717765720
git clone --depth 1 --no-tags https://github.com/pietrea2/Microphone-Audio-Effects-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721495987
git clone --depth 1 --no-tags https://github.com/BlueDagger05/booths_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722855585
git clone --depth 1 --no-tags https://github.com/razanodeh01/ENCS3310-ADVANCED-DIGITAL-SYSTEMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722214204
git clone --depth 1 --no-tags https://github.com/annu27-9/days-of-verilog-coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718213035
git clone --depth 1 --no-tags https://github.com/pavithra7369/lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722894238
git clone --depth 1 --no-tags https://github.com/Orgoutsider/PixelBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723705927
git clone --depth 1 --no-tags https://github.com/Muxucao0812/Concolic_ReinforcementLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717667589
git clone --depth 1 --no-tags https://github.com/TrustworthyComputing/minhash-HE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718189407
git clone --depth 1 --no-tags https://github.com/WangXinTong1202/RISC-V-singlecycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718107466
