vcs -V -sverilog +vc -Mupdate -line -full64 +vcs+vcdpluson -debug_pp  sys_defs.svh ISA.svh   testbench/mem.sv testbench/testbench.sv testbench/pipe_print.c verilog/arbiter_rr.sv verilog/branch_pred.sv verilog/dcache_ctrl.sv verilog/dcache.sv verilog/dmem.sv verilog/ex_stage.sv verilog/FreeList.sv verilog/id_stage.sv verilog/if_stage.sv verilog/lq.sv verilog/lsq.sv verilog/mem_arbiter.sv verilog/mult.sv verilog/PRF.sv verilog/processor.sv verilog/RAT_RRAT.sv verilog/rob.sv verilog/rs.sv verilog/sq.sv verilog/Validlist.sv module_provided/freelist_psl_gen.v module_provided/rs_psl_gen.v module_provided/wand_sel.v verilog/cache/cachemem.sv verilog/icache.sv -o simv
/usr/caen/vcs-2017.12-SP2-1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -fPIC -O -I/usr/caen/vcs-2017.12-SP2-1/include  -Mxcflags= -pipe -fPIC -I/usr/caen/vcs-2017.12-SP2-1/include -Mldflags= -rdynamic  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libvirsim.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/liberrorinf.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libsnpsmalloc.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libvfs.so " -Mexternalobj= -Msaverestoreobj=/usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn="" -Mcsrc="testbench/pipe_print.c " -Mupdate -Msyslibs=-ldl  -V +vc -line -full64 +vcs+vcdpluson -Xcbug=0x1 -Xpiyushb1=0x80 -o simv -picarchive +vcsd +itf+/usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcsdp.tab +cli+1 -debug=4 +memcbk -sverilog +vpi -gen_obj sys_defs.svh ISA.svh testbench/mem.sv testbench/testbench.sv verilog/arbiter_rr.sv verilog/branch_pred.sv verilog/dcache_ctrl.sv verilog/dcache.sv verilog/dmem.sv verilog/ex_stage.sv verilog/FreeList.sv verilog/id_stage.sv verilog/if_stage.sv verilog/lq.sv verilog/lsq.sv verilog/mem_arbiter.sv verilog/mult.sv verilog/PRF.sv verilog/processor.sv verilog/RAT_RRAT.sv verilog/rob.sv verilog/rs.sv verilog/sq.sv verilog/Validlist.sv module_provided/freelist_psl_gen.v module_provided/rs_psl_gen.v module_provided/wand_sel.v verilog/cache/cachemem.sv verilog/icache.sv  
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Tue Apr 21 22:54:41 2020
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'sys_defs.svh'
Parsing design file 'ISA.svh'
Parsing design file 'testbench/mem.sv'
Parsing design file 'testbench/testbench.sv'
Parsing design file 'verilog/arbiter_rr.sv'
Parsing design file 'verilog/branch_pred.sv'
Parsing design file 'verilog/dcache_ctrl.sv'
Parsing design file 'verilog/dcache.sv'
Parsing design file 'verilog/dmem.sv'
Parsing design file 'verilog/ex_stage.sv'
Parsing design file 'verilog/FreeList.sv'
Parsing design file 'verilog/id_stage.sv'
Parsing design file 'verilog/if_stage.sv'
Parsing design file 'verilog/lq.sv'
Parsing design file 'verilog/lsq.sv'
Parsing design file 'verilog/mem_arbiter.sv'
Parsing design file 'verilog/mult.sv'
Parsing design file 'verilog/PRF.sv'
Parsing design file 'verilog/processor.sv'
Parsing design file 'verilog/RAT_RRAT.sv'
Parsing design file 'verilog/rob.sv'
Parsing design file 'verilog/rs.sv'
Parsing design file 'verilog/sq.sv'
Parsing design file 'verilog/Validlist.sv'
Parsing design file 'module_provided/freelist_psl_gen.v'
Parsing design file 'module_provided/rs_psl_gen.v'
Parsing design file 'module_provided/wand_sel.v'
Parsing design file 'verilog/cache/cachemem.sv'
Parsing design file 'verilog/icache.sv'
Top Level Modules:
       testbench
       branch_pred
TimeScale is 1 ns / 100 ps

Warning-[TFIPC] Too few instance port connections
testbench/testbench.sv, 121
"processor core( .clock (clock),  .reset (reset),  .mem2proc_response (mem2proc_response),  .mem2proc_data (mem2proc_data),  .mem2proc_tag (mem2proc_tag),  .proc2mem_command (proc2mem_command),  .proc2mem_addr (proc2mem_addr),  .proc2mem_data (proc2mem_data),  .proc2mem_size (proc2mem_size),  .pipeline_completed_insts (pipeline_completed_insts),  .pipeline_error_status (pipeline_error_status),  .pipeline_commit_wr_idx (pipeline_commit_wr_idx),  .pipeline_commit_wr_data (pipeline_commit_wr_data),  .pipeline_commit_wr_en (pipeline_commit_wr_en),  .pipeline_commit_NPC (pipeline_commit_NPC),  .PC_out (PC_out),  .rs_load_in_hub (rs_load_in_hub),  .rs_is_free_hub (rs_is_free_hub),  .rs_ready_hub (rs_ready_hub),  .if_valid_inst_out (if_valid_inst_out),  .if_IR_ ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[ERASM] Argument size mismatch
testbench/testbench.sv, 347
"print_cycles($realtime, clock_count);"
  External routine argument size mismatch.
  Use +lint=ERASM-L for details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
testbench/testbench.sv, 275
testbench, "wr_mem(lsq_to_dc_wr_data, lsq_to_dc_wr_size, lsq_to_dc_wr_addr);"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [1:0] is incompatible with the enum 'MEM_SIZE'
  Expression: lsq_to_dc_wr_size
  Use the static cast operator to convert the expression to enum type.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
testbench/testbench.sv, 279
testbench, "wr_mem(dctrl_data_new[i], dctrl_sz_new[i], dctrl_addr_new[i]);"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [1:0] is incompatible with the enum 'MEM_SIZE'
  Expression: dctrl_sz_new[i]
  Use the static cast operator to convert the expression to enum type.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
testbench/testbench.sv, 286
testbench, "wr_mem(dctrl_data_q1[i], dctrl_sz_q1[i], dctrl_addr_q1[i]);"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [1:0] is incompatible with the enum 'MEM_SIZE'
  Expression: dctrl_sz_q1[i]
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...
Notice: Ports coerced to inout, use -notice for details
23 modules and 0 UDP read.
recompiling module mem
recompiling module testbench
recompiling module arbiter_rr
recompiling module ar_wand_sel
recompiling module branch_pred
recompiling module dcache_ctrl
recompiling module dcache
recompiling module DMEM
recompiling module alu
recompiling module brcond
recompiling module ex_stage
recompiling module decoder
recompiling module lq_ps_in
recompiling module lq_wand_sel
recompiling module mult_stage
recompiling module processor
recompiling module rob
recompiling module RS_Line
recompiling module RS
recompiling module store_queue
recompiling module freelist_psel_gen
recompiling module rs_psel_gen
recompiling module wand_sel
All of 23 modules done
  /usr/caen/vcs-2017.12-SP2-1/linux64/bin/vcselab -o simv -nobanner 
make[1]: Entering directory `/afs/umich.edu/user/h/c/hcyang/Downloads/group7w20/csrc'
make[1]: Leaving directory `/afs/umich.edu/user/h/c/hcyang/Downloads/group7w20/csrc'
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20200422025440_27287 product )
make[1]: Entering directory `/afs/umich.edu/user/h/c/hcyang/Downloads/group7w20/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
gcc -w  -pipe -fPIC -O -I/usr/caen/vcs-2017.12-SP2-1/include    -c ../testbench/pipe_print.c
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/caen/vcs-2017.12-SP2-1/linux64/lib -L/usr/caen/vcs-2017.12-SP2-1/linux64/lib -lcmsg  pipe_print.o   objs/amcQw_d.o   _28391_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/afs/umich.edu/user/h/c/hcyang/Downloads/group7w20/csrc'
CPU time: 4.255 seconds to compile + .645 seconds to elab + .598 seconds to link
./simv | tee program.out
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 21 22:54 2020
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@

Warning-[STASKW_CO1] Cannot open file
  The file 'program.mem' could not be opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
testbench/testbench.sv, 423
  Cannot open file 'program.mem' passed as argument to $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
