
stm32l4_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000171fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e4c  08017390  08017390  00027390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080191dc  080191dc  00030354  2**0
                  CONTENTS
  4 .ARM          00000008  080191dc  080191dc  000291dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080191e4  080191e4  00030354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080191e4  080191e4  000291e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080191e8  080191e8  000291e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  080191ec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007f6c  20000358  08019540  00030358  2**3
                  ALLOC
 10 ._user_heap_stack 00001004  200082c4  08019540  000382c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cc48  00000000  00000000  00030384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005552  00000000  00000000  0005cfcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023d0  00000000  00000000  00062520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002240  00000000  00000000  000648f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d533  00000000  00000000  00066b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029ad3  00000000  00000000  00094063  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d5b5  00000000  00000000  000bdb36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001cb0eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ae18  00000000  00000000  001cb13c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000358 	.word	0x20000358
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017374 	.word	0x08017374

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000035c 	.word	0x2000035c
 80001cc:	08017374 	.word	0x08017374

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca6:	f000 b9f5 	b.w	8001094 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f883 	bl	8000dc4 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f876 	bl	8000dc4 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f865 	bl	8000dc4 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f857 	bl	8000dc4 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b9aa 	b.w	8001094 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff febb 	bl	8000adc <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc31 	bl	80005f8 <__aeabi_dmul>
 8000d96:	f7ff ff07 	bl	8000ba8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbb2 	bl	8000504 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc28 	bl	80005f8 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa6a 	bl	8000288 <__aeabi_dsub>
 8000db4:	f7ff fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	4604      	mov	r4, r0
 8000dcc:	468e      	mov	lr, r1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d14d      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd2:	428a      	cmp	r2, r1
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	d969      	bls.n	8000eac <__udivmoddi4+0xe8>
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	b152      	cbz	r2, 8000df4 <__udivmoddi4+0x30>
 8000dde:	fa01 f302 	lsl.w	r3, r1, r2
 8000de2:	f1c2 0120 	rsb	r1, r2, #32
 8000de6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dee:	ea41 0e03 	orr.w	lr, r1, r3
 8000df2:	4094      	lsls	r4, r2
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	0c21      	lsrs	r1, r4, #16
 8000dfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dfe:	fa1f f78c 	uxth.w	r7, ip
 8000e02:	fb08 e316 	mls	r3, r8, r6, lr
 8000e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e0a:	fb06 f107 	mul.w	r1, r6, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e1a:	f080 811f 	bcs.w	800105c <__udivmoddi4+0x298>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 811c 	bls.w	800105c <__udivmoddi4+0x298>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb00 f707 	mul.w	r7, r0, r7
 8000e3c:	42a7      	cmp	r7, r4
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x92>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	f080 810a 	bcs.w	8001060 <__udivmoddi4+0x29c>
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	f240 8107 	bls.w	8001060 <__udivmoddi4+0x29c>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e5a:	1be4      	subs	r4, r4, r7
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	b11d      	cbz	r5, 8000e68 <__udivmoddi4+0xa4>
 8000e60:	40d4      	lsrs	r4, r2
 8000e62:	2300      	movs	r3, #0
 8000e64:	e9c5 4300 	strd	r4, r3, [r5]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0xc2>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80ef 	beq.w	8001056 <__udivmoddi4+0x292>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x160>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0xd4>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80f9 	bhi.w	800108a <__udivmoddi4+0x2c6>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	469e      	mov	lr, r3
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e0      	beq.n	8000e68 <__udivmoddi4+0xa4>
 8000ea6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eaa:	e7dd      	b.n	8000e68 <__udivmoddi4+0xa4>
 8000eac:	b902      	cbnz	r2, 8000eb0 <__udivmoddi4+0xec>
 8000eae:	deff      	udf	#255	; 0xff
 8000eb0:	fab2 f282 	clz	r2, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	f040 8092 	bne.w	8000fde <__udivmoddi4+0x21a>
 8000eba:	eba1 010c 	sub.w	r1, r1, ip
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fa1f fe8c 	uxth.w	lr, ip
 8000ec6:	2601      	movs	r6, #1
 8000ec8:	0c20      	lsrs	r0, r4, #16
 8000eca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ece:	fb07 1113 	mls	r1, r7, r3, r1
 8000ed2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed6:	fb0e f003 	mul.w	r0, lr, r3
 8000eda:	4288      	cmp	r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x12c>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x12a>
 8000ee8:	4288      	cmp	r0, r1
 8000eea:	f200 80cb 	bhi.w	8001084 <__udivmoddi4+0x2c0>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	1a09      	subs	r1, r1, r0
 8000ef2:	b2a4      	uxth	r4, r4
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1110 	mls	r1, r7, r0, r1
 8000efc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f00:	fb0e fe00 	mul.w	lr, lr, r0
 8000f04:	45a6      	cmp	lr, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x156>
 8000f08:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f10:	d202      	bcs.n	8000f18 <__udivmoddi4+0x154>
 8000f12:	45a6      	cmp	lr, r4
 8000f14:	f200 80bb 	bhi.w	800108e <__udivmoddi4+0x2ca>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x9a>
 8000f24:	f1c6 0720 	rsb	r7, r6, #32
 8000f28:	40b3      	lsls	r3, r6
 8000f2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f32:	fa20 f407 	lsr.w	r4, r0, r7
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	40f9      	lsrs	r1, r7
 8000f3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f42:	fa00 f306 	lsl.w	r3, r0, r6
 8000f46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f4a:	0c20      	lsrs	r0, r4, #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fb09 1118 	mls	r1, r9, r8, r1
 8000f54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f58:	fb08 f00e 	mul.w	r0, r8, lr
 8000f5c:	4288      	cmp	r0, r1
 8000f5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f62:	d90b      	bls.n	8000f7c <__udivmoddi4+0x1b8>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f6c:	f080 8088 	bcs.w	8001080 <__udivmoddi4+0x2bc>
 8000f70:	4288      	cmp	r0, r1
 8000f72:	f240 8085 	bls.w	8001080 <__udivmoddi4+0x2bc>
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1a09      	subs	r1, r1, r0
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f84:	fb09 1110 	mls	r1, r9, r0, r1
 8000f88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f90:	458e      	cmp	lr, r1
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x1e2>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f9c:	d26c      	bcs.n	8001078 <__udivmoddi4+0x2b4>
 8000f9e:	458e      	cmp	lr, r1
 8000fa0:	d96a      	bls.n	8001078 <__udivmoddi4+0x2b4>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4461      	add	r1, ip
 8000fa6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000faa:	fba0 9402 	umull	r9, r4, r0, r2
 8000fae:	eba1 010e 	sub.w	r1, r1, lr
 8000fb2:	42a1      	cmp	r1, r4
 8000fb4:	46c8      	mov	r8, r9
 8000fb6:	46a6      	mov	lr, r4
 8000fb8:	d356      	bcc.n	8001068 <__udivmoddi4+0x2a4>
 8000fba:	d053      	beq.n	8001064 <__udivmoddi4+0x2a0>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x212>
 8000fbe:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fc6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fca:	fa22 f306 	lsr.w	r3, r2, r6
 8000fce:	40f1      	lsrs	r1, r6
 8000fd0:	431f      	orrs	r7, r3
 8000fd2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	f1c2 0320 	rsb	r3, r2, #32
 8000fe2:	40d8      	lsrs	r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fec:	4091      	lsls	r1, r2
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ff4:	fa1f fe8c 	uxth.w	lr, ip
 8000ff8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ffc:	fb07 3610 	mls	r6, r7, r0, r3
 8001000:	0c0b      	lsrs	r3, r1, #16
 8001002:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001006:	fb00 f60e 	mul.w	r6, r0, lr
 800100a:	429e      	cmp	r6, r3
 800100c:	fa04 f402 	lsl.w	r4, r4, r2
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x260>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800101a:	d22f      	bcs.n	800107c <__udivmoddi4+0x2b8>
 800101c:	429e      	cmp	r6, r3
 800101e:	d92d      	bls.n	800107c <__udivmoddi4+0x2b8>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1b9b      	subs	r3, r3, r6
 8001026:	b289      	uxth	r1, r1
 8001028:	fbb3 f6f7 	udiv	r6, r3, r7
 800102c:	fb07 3316 	mls	r3, r7, r6, r3
 8001030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001034:	fb06 f30e 	mul.w	r3, r6, lr
 8001038:	428b      	cmp	r3, r1
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x28a>
 800103c:	eb1c 0101 	adds.w	r1, ip, r1
 8001040:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8001044:	d216      	bcs.n	8001074 <__udivmoddi4+0x2b0>
 8001046:	428b      	cmp	r3, r1
 8001048:	d914      	bls.n	8001074 <__udivmoddi4+0x2b0>
 800104a:	3e02      	subs	r6, #2
 800104c:	4461      	add	r1, ip
 800104e:	1ac9      	subs	r1, r1, r3
 8001050:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001054:	e738      	b.n	8000ec8 <__udivmoddi4+0x104>
 8001056:	462e      	mov	r6, r5
 8001058:	4628      	mov	r0, r5
 800105a:	e705      	b.n	8000e68 <__udivmoddi4+0xa4>
 800105c:	4606      	mov	r6, r0
 800105e:	e6e3      	b.n	8000e28 <__udivmoddi4+0x64>
 8001060:	4618      	mov	r0, r3
 8001062:	e6f8      	b.n	8000e56 <__udivmoddi4+0x92>
 8001064:	454b      	cmp	r3, r9
 8001066:	d2a9      	bcs.n	8000fbc <__udivmoddi4+0x1f8>
 8001068:	ebb9 0802 	subs.w	r8, r9, r2
 800106c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001070:	3801      	subs	r0, #1
 8001072:	e7a3      	b.n	8000fbc <__udivmoddi4+0x1f8>
 8001074:	4646      	mov	r6, r8
 8001076:	e7ea      	b.n	800104e <__udivmoddi4+0x28a>
 8001078:	4620      	mov	r0, r4
 800107a:	e794      	b.n	8000fa6 <__udivmoddi4+0x1e2>
 800107c:	4640      	mov	r0, r8
 800107e:	e7d1      	b.n	8001024 <__udivmoddi4+0x260>
 8001080:	46d0      	mov	r8, sl
 8001082:	e77b      	b.n	8000f7c <__udivmoddi4+0x1b8>
 8001084:	3b02      	subs	r3, #2
 8001086:	4461      	add	r1, ip
 8001088:	e732      	b.n	8000ef0 <__udivmoddi4+0x12c>
 800108a:	4630      	mov	r0, r6
 800108c:	e709      	b.n	8000ea2 <__udivmoddi4+0xde>
 800108e:	4464      	add	r4, ip
 8001090:	3802      	subs	r0, #2
 8001092:	e742      	b.n	8000f1a <__udivmoddi4+0x156>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <decodeIRED>:
volatile irparams_t irparams;
decode_results results;

//-----------------------------------------------------------------------------
int16_t decodeIRED(decode_results *results)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	if (irparams.rcvstate != STATE_STOP) return 0;
 80010a0:	4b16      	ldr	r3, [pc, #88]	; (80010fc <decodeIRED+0x64>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b05      	cmp	r3, #5
 80010a8:	d001      	beq.n	80010ae <decodeIRED+0x16>
 80010aa:	2300      	movs	r3, #0
 80010ac:	e021      	b.n	80010f2 <decodeIRED+0x5a>

	results->rawbuf = irparams.rawbuf;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a13      	ldr	r2, [pc, #76]	; (8001100 <decodeIRED+0x68>)
 80010b2:	609a      	str	r2, [r3, #8]
	results->rawlen = irparams.rawlen;
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <decodeIRED+0x64>)
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	819a      	strh	r2, [r3, #12]
	results->overflow = irparams.overflow;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <decodeIRED+0x64>)
 80010c2:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	81da      	strh	r2, [r3, #14]

	if(irparams.rcvstate != STATE_STOP) return false;
 80010ce:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <decodeIRED+0x64>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b05      	cmp	r3, #5
 80010d6:	d001      	beq.n	80010dc <decodeIRED+0x44>
 80010d8:	2300      	movs	r3, #0
 80010da:	e00a      	b.n	80010f2 <decodeIRED+0x5a>

	if (decodeHashIRED(results)) return 1;
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f000 f883 	bl	80011e8 <decodeHashIRED>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <decodeIRED+0x54>
 80010e8:	2301      	movs	r3, #1
 80010ea:	e002      	b.n	80010f2 <decodeIRED+0x5a>

	enIntIRED();
 80010ec:	f000 f80a 	bl	8001104 <enIntIRED>

	return 0;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000374 	.word	0x20000374
 8001100:	20000378 	.word	0x20000378

08001104 <enIntIRED>:
//-----------------------------------------------------------------------------
void enIntIRED()
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	irparams.rcvstate = STATE_IDLE;
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <enIntIRED+0x28>)
 800110a:	2202      	movs	r2, #2
 800110c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <enIntIRED+0x28>)
 8001110:	2200      	movs	r2, #0
 8001112:	705a      	strb	r2, [r3, #1]

	__HAL_TIM_SET_COUNTER(portIRED, 0x0000);
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <enIntIRED+0x2c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2200      	movs	r2, #0
 800111c:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_TIM_Base_Start_IT(portIRED);
 800111e:	4b04      	ldr	r3, [pc, #16]	; (8001130 <enIntIRED+0x2c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f00b ff8c 	bl	800d040 <HAL_TIM_Base_Start_IT>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000374 	.word	0x20000374
 8001130:	20000128 	.word	0x20000128

08001134 <resumeIRED>:
//-----------------------------------------------------------------------------
void resumeIRED() // Restart the ISR state machine
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
	irparams.rcvstate = STATE_IDLE;
 8001138:	4b05      	ldr	r3, [pc, #20]	; (8001150 <resumeIRED+0x1c>)
 800113a:	2202      	movs	r2, #2
 800113c:	701a      	strb	r2, [r3, #0]
	irparams.rawlen = 0;
 800113e:	4b04      	ldr	r3, [pc, #16]	; (8001150 <resumeIRED+0x1c>)
 8001140:	2200      	movs	r2, #0
 8001142:	705a      	strb	r2, [r3, #1]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000374 	.word	0x20000374
 8001154:	00000000 	.word	0x00000000

08001158 <compareIRED>:
//-----------------------------------------------------------------------------
int16_t compareIRED(uint16_t oldval, uint16_t newval)
{
 8001158:	b5b0      	push	{r4, r5, r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	460a      	mov	r2, r1
 8001162:	80fb      	strh	r3, [r7, #6]
 8001164:	4613      	mov	r3, r2
 8001166:	80bb      	strh	r3, [r7, #4]
	     if (newval < oldval * .8) return 0;
 8001168:	88bb      	ldrh	r3, [r7, #4]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f9da 	bl	8000524 <__aeabi_i2d>
 8001170:	4604      	mov	r4, r0
 8001172:	460d      	mov	r5, r1
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f9d4 	bl	8000524 <__aeabi_i2d>
 800117c:	a318      	add	r3, pc, #96	; (adr r3, 80011e0 <compareIRED+0x88>)
 800117e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001182:	f7ff fa39 	bl	80005f8 <__aeabi_dmul>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4620      	mov	r0, r4
 800118c:	4629      	mov	r1, r5
 800118e:	f7ff fca5 	bl	8000adc <__aeabi_dcmplt>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <compareIRED+0x44>
 8001198:	2300      	movs	r3, #0
 800119a:	e01a      	b.n	80011d2 <compareIRED+0x7a>
	else if (oldval < newval * .8) return 2;
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f9c0 	bl	8000524 <__aeabi_i2d>
 80011a4:	4604      	mov	r4, r0
 80011a6:	460d      	mov	r5, r1
 80011a8:	88bb      	ldrh	r3, [r7, #4]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f9ba 	bl	8000524 <__aeabi_i2d>
 80011b0:	a30b      	add	r3, pc, #44	; (adr r3, 80011e0 <compareIRED+0x88>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff fa1f 	bl	80005f8 <__aeabi_dmul>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4620      	mov	r0, r4
 80011c0:	4629      	mov	r1, r5
 80011c2:	f7ff fc8b 	bl	8000adc <__aeabi_dcmplt>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <compareIRED+0x78>
 80011cc:	2302      	movs	r3, #2
 80011ce:	e000      	b.n	80011d2 <compareIRED+0x7a>
	else return 1;
 80011d0:	2301      	movs	r3, #1
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bdb0      	pop	{r4, r5, r7, pc}
 80011da:	bf00      	nop
 80011dc:	f3af 8000 	nop.w
 80011e0:	9999999a 	.word	0x9999999a
 80011e4:	3fe99999 	.word	0x3fe99999

080011e8 <decodeHashIRED>:
//-----------------------------------------------------------------------------
int32_t decodeHashIRED(decode_results *results)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	int32_t hash = FNV_BASIS_32;
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <decodeHashIRED+0x90>)
 80011f2:	60fb      	str	r3, [r7, #12]

	if (results->rawlen < 6) return 0;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	dc01      	bgt.n	8001202 <decodeHashIRED+0x1a>
 80011fe:	2300      	movs	r3, #0
 8001200:	e035      	b.n	800126e <decodeHashIRED+0x86>

	for (int16_t i = 1; (i + 2) < results->rawlen; i++) {
 8001202:	2301      	movs	r3, #1
 8001204:	817b      	strh	r3, [r7, #10]
 8001206:	e023      	b.n	8001250 <decodeHashIRED+0x68>
		int16_t value = compareIRED(results->rawbuf[i], results->rawbuf[i + 2]);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689a      	ldr	r2, [r3, #8]
 800120c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b298      	uxth	r0, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001220:	3302      	adds	r3, #2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	4413      	add	r3, r2
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	b29b      	uxth	r3, r3
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff ff94 	bl	8001158 <compareIRED>
 8001230:	4603      	mov	r3, r0
 8001232:	813b      	strh	r3, [r7, #8]
		hash = (hash * FNV_PRIME_32) ^ value;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4a11      	ldr	r2, [pc, #68]	; (800127c <decodeHashIRED+0x94>)
 8001238:	fb03 f202 	mul.w	r2, r3, r2
 800123c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001240:	4053      	eors	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
	for (int16_t i = 1; (i + 2) < results->rawlen; i++) {
 8001244:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001248:	b29b      	uxth	r3, r3
 800124a:	3301      	adds	r3, #1
 800124c:	b29b      	uxth	r3, r3
 800124e:	817b      	strh	r3, [r7, #10]
 8001250:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001254:	3302      	adds	r3, #2
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800125c:	4293      	cmp	r3, r2
 800125e:	dbd3      	blt.n	8001208 <decodeHashIRED+0x20>
	}

	results->value = hash;
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	601a      	str	r2, [r3, #0]
	results->bits = 32;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2220      	movs	r2, #32
 800126a:	809a      	strh	r2, [r3, #4]

	return 1;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	811c9dc5 	.word	0x811c9dc5
 800127c:	01000193 	.word	0x01000193

08001280 <ST7565_Select>:
volatile uint8_t lcdRdy = 1;

//------------------------------------------------------------------------------

inline static void ST7565_Select()
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 8001284:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001288:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800128c:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
	#endif
	//-----------------------------------------------------
#endif
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <ST7565_Unselect>:

//------------------------------------------------------------------------------

inline static void ST7565_Unselect()
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
		CS_GPIO_Port->BSRR = CS_Pin;
 800129c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012a0:	2210      	movs	r2, #16
 80012a2:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = CS_Pin;
	#endif
	//-----------------------------------------------------
#endif
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <ST7565_Reset>:
	* @brief	 (  ):    
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Reset()
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	RES_GPIO_Port->BSRR = (RES_Pin << 16);//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <ST7565_Reset+0x24>)
 80012b6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80012ba:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80012bc:	2001      	movs	r0, #1
 80012be:	f006 f945 	bl	800754c <HAL_Delay>
	
	RES_GPIO_Port->BSRR = RES_Pin;//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80012c2:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <ST7565_Reset+0x24>)
 80012c4:	2204      	movs	r2, #4
 80012c6:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80012c8:	2001      	movs	r0, #1
 80012ca:	f006 f93f 	bl	800754c <HAL_Delay>
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	48000c00 	.word	0x48000c00

080012d8 <ST7565_w_dats>:
//--------------------------------------------------------------------------------
#ifdef SET_NEW_PROC
inline static void ST7565_w_dats(uint8_t *Data, uint16_t len)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = DC_Pin;//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80012e4:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <ST7565_w_dats+0x88>)
 80012e6:	2220      	movs	r2, #32
 80012e8:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <ST7565_w_dats+0x8c>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d019      	beq.n	8001326 <ST7565_w_dats+0x4e>
		lcdRdy = 0;
 80012f2:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <ST7565_w_dats+0x90>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Data, len) != HAL_OK) devError |= devLCD;
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	461a      	mov	r2, r3
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	481b      	ldr	r0, [pc, #108]	; (800136c <ST7565_w_dats+0x94>)
 8001300:	f00a ff90 	bl	800c224 <HAL_SPI_Transmit_DMA>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d006      	beq.n	8001318 <ST7565_w_dats+0x40>
 800130a:	4b19      	ldr	r3, [pc, #100]	; (8001370 <ST7565_w_dats+0x98>)
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b16      	ldr	r3, [pc, #88]	; (8001370 <ST7565_w_dats+0x98>)
 8001316:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 8001318:	bf00      	nop
 800131a:	4b13      	ldr	r3, [pc, #76]	; (8001368 <ST7565_w_dats+0x90>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0fa      	beq.n	800131a <ST7565_w_dats+0x42>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 8001324:	e017      	b.n	8001356 <ST7565_w_dats+0x7e>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 8001326:	887a      	ldrh	r2, [r7, #2]
 8001328:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	480f      	ldr	r0, [pc, #60]	; (800136c <ST7565_w_dats+0x94>)
 8001330:	f00a fac7 	bl	800b8c2 <HAL_SPI_Transmit>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d006      	beq.n	8001348 <ST7565_w_dats+0x70>
 800133a:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <ST7565_w_dats+0x98>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001342:	b29a      	uxth	r2, r3
 8001344:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <ST7565_w_dats+0x98>)
 8001346:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 8001348:	bf00      	nop
 800134a:	4808      	ldr	r0, [pc, #32]	; (800136c <ST7565_w_dats+0x94>)
 800134c:	f00b fb08 	bl	800c960 <HAL_SPI_GetState>
 8001350:	4603      	mov	r3, r0
 8001352:	2b01      	cmp	r3, #1
 8001354:	d1f9      	bne.n	800134a <ST7565_w_dats+0x72>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	48000400 	.word	0x48000400
 8001364:	2000098c 	.word	0x2000098c
 8001368:	20000000 	.word	0x20000000
 800136c:	20000a98 	.word	0x20000a98
 8001370:	20001b00 	.word	0x20001b00

08001374 <ST7565_w_cmds>:
//
inline static void ST7565_w_cmds(uint8_t *Command, uint16_t len)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = (DC_Pin << 16);//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <ST7565_w_cmds+0x88>)
 8001382:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001386:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 8001388:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <ST7565_w_cmds+0x8c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d019      	beq.n	80013c4 <ST7565_w_cmds+0x50>
		lcdRdy = 0;
 8001390:	4b1c      	ldr	r3, [pc, #112]	; (8001404 <ST7565_w_cmds+0x90>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Command, len) != HAL_OK) devError |= devLCD;
 8001396:	887b      	ldrh	r3, [r7, #2]
 8001398:	461a      	mov	r2, r3
 800139a:	6879      	ldr	r1, [r7, #4]
 800139c:	481a      	ldr	r0, [pc, #104]	; (8001408 <ST7565_w_cmds+0x94>)
 800139e:	f00a ff41 	bl	800c224 <HAL_SPI_Transmit_DMA>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d006      	beq.n	80013b6 <ST7565_w_cmds+0x42>
 80013a8:	4b18      	ldr	r3, [pc, #96]	; (800140c <ST7565_w_cmds+0x98>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	4b16      	ldr	r3, [pc, #88]	; (800140c <ST7565_w_cmds+0x98>)
 80013b4:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 80013b6:	bf00      	nop
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <ST7565_w_cmds+0x90>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d0fa      	beq.n	80013b8 <ST7565_w_cmds+0x44>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 80013c2:	e017      	b.n	80013f4 <ST7565_w_cmds+0x80>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 80013c4:	887a      	ldrh	r2, [r7, #2]
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	480e      	ldr	r0, [pc, #56]	; (8001408 <ST7565_w_cmds+0x94>)
 80013ce:	f00a fa78 	bl	800b8c2 <HAL_SPI_Transmit>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d006      	beq.n	80013e6 <ST7565_w_cmds+0x72>
 80013d8:	4b0c      	ldr	r3, [pc, #48]	; (800140c <ST7565_w_cmds+0x98>)
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <ST7565_w_cmds+0x98>)
 80013e4:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 80013e6:	bf00      	nop
 80013e8:	4807      	ldr	r0, [pc, #28]	; (8001408 <ST7565_w_cmds+0x94>)
 80013ea:	f00b fab9 	bl	800c960 <HAL_SPI_GetState>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d1f9      	bne.n	80013e8 <ST7565_w_cmds+0x74>
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	48000400 	.word	0x48000400
 8001400:	2000098c 	.word	0x2000098c
 8001404:	20000000 	.word	0x20000000
 8001408:	20000a98 	.word	0x20000a98
 800140c:	20001b00 	.word	0x20001b00

08001410 <ST7565_SetX>:
inline static void ST7565_SetX(uint8_t x)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[] = { ((x & 0xf0) >> 4) | 0x10, x & 0x0f };
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	091b      	lsrs	r3, r3, #4
 800141e:	b2db      	uxtb	r3, r3
 8001420:	f043 0310 	orr.w	r3, r3, #16
 8001424:	b2db      	uxtb	r3, r3
 8001426:	733b      	strb	r3, [r7, #12]
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	b2db      	uxtb	r3, r3
 8001430:	737b      	strb	r3, [r7, #13]
	ST7565_w_cmds(bytes, 2);
 8001432:	f107 030c 	add.w	r3, r7, #12
 8001436:	2102      	movs	r1, #2
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff9b 	bl	8001374 <ST7565_w_cmds>
}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <ST7565_SetY>:
//
inline static void ST7565_SetY(uint8_t y)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	71fb      	strb	r3, [r7, #7]
	uint8_t byte = (y & 0x07) | 0xB0;
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	b25b      	sxtb	r3, r3
 800145a:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800145e:	b25b      	sxtb	r3, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	73fb      	strb	r3, [r7, #15]
	ST7565_w_cmds(&byte, 1);
 8001464:	f107 030f 	add.w	r3, r7, #15
 8001468:	2101      	movs	r1, #1
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff82 	bl	8001374 <ST7565_w_cmds>
}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <ST7565_Display_fill>:
								(           )
								 ST7565_Update()   
	* @return  (  ):	
*******************************************************************************/
void ST7565_Display_fill(uint8_t fill)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
uint8_t page;//, column;
	
	memset(ST7565_buffer, fill, (SCREEN_WIDTH * SCREEN_HEIGHT / 8));	//      0x00
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001488:	4619      	mov	r1, r3
 800148a:	4814      	ldr	r0, [pc, #80]	; (80014dc <ST7565_Display_fill+0x64>)
 800148c:	f011 fd3f 	bl	8012f0e <memset>
	
	ST7565_Select();
 8001490:	f7ff fef6 	bl	8001280 <ST7565_Select>
#ifdef SET_NEW_PROC
	uint8_t dta[] = {0, 0x10, 0};
 8001494:	4a12      	ldr	r2, [pc, #72]	; (80014e0 <ST7565_Display_fill+0x68>)
 8001496:	f107 030c 	add.w	r3, r7, #12
 800149a:	6812      	ldr	r2, [r2, #0]
 800149c:	4611      	mov	r1, r2
 800149e:	8019      	strh	r1, [r3, #0]
 80014a0:	3302      	adds	r3, #2
 80014a2:	0c12      	lsrs	r2, r2, #16
 80014a4:	701a      	strb	r2, [r3, #0]
#endif
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80014a6:	23b7      	movs	r3, #183	; 0xb7
 80014a8:	73fb      	strb	r3, [r7, #15]
 80014aa:	e00e      	b.n	80014ca <ST7565_Display_fill+0x52>
		ST7565_w_cmd(page);  //set page address
		ST7565_w_cmd(0x10);  //set Column address MSB   
		ST7565_w_cmd(0x00);  //set column address LSB
		for (column = 0; column < 131; column++) ST7565_w_dat(fill);
#else
		dta[0] = page;
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	733b      	strb	r3, [r7, #12]
		ST7565_w_cmds(dta, sizeof(dta));
 80014b0:	f107 030c 	add.w	r3, r7, #12
 80014b4:	2103      	movs	r1, #3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff ff5c 	bl	8001374 <ST7565_w_cmds>
		ST7565_w_dats(ST7565_buffer, 131);
 80014bc:	2183      	movs	r1, #131	; 0x83
 80014be:	4807      	ldr	r0, [pc, #28]	; (80014dc <ST7565_Display_fill+0x64>)
 80014c0:	f7ff ff0a 	bl	80012d8 <ST7565_w_dats>
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	2baf      	cmp	r3, #175	; 0xaf
 80014ce:	d8ed      	bhi.n	80014ac <ST7565_Display_fill+0x34>
#endif
    }
		
	ST7565_Unselect();
 80014d0:	f7ff fee2 	bl	8001298 <ST7565_Unselect>
}
 80014d4:	bf00      	nop
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	2000058c 	.word	0x2000058c
 80014e0:	08017390 	.word	0x08017390

080014e4 <ST7565_Init>:
	* @brief	 (  ):    (         )
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Init()
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
	ST7565_Select();
 80014ea:	f7ff fec9 	bl	8001280 <ST7565_Select>
	ST7565_w_cmd(CMD_DISPLAY_ON);    		//Display on
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd(CMD_SET_DISP_NORMAL);
	//HAL_Delay(1);//1
#else
	uint8_t dta[] = {
 80014ee:	4a09      	ldr	r2, [pc, #36]	; (8001514 <ST7565_Init+0x30>)
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80014f4:	c303      	stmia	r3!, {r0, r1}
 80014f6:	801a      	strh	r2, [r3, #0]
	};
	#if defined (SCREEN_ORIENTATION_180)
		dta[1] = CMD_SET_ADC_REVERSE;    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		dta[2] = CMD_SET_COM_NORMAL;    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#endif
	ST7565_w_cmds(dta, sizeof(dta));
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	210a      	movs	r1, #10
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff39 	bl	8001374 <ST7565_w_cmds>
#endif
	
	ST7565_Display_fill(0);
 8001502:	2000      	movs	r0, #0
 8001504:	f7ff ffb8 	bl	8001478 <ST7565_Display_fill>
	
	ST7565_Unselect();
 8001508:	f7ff fec6 	bl	8001298 <ST7565_Unselect>
   
}
 800150c:	bf00      	nop
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	08017394 	.word	0x08017394

08001518 <ST7565_CMD_DISPLAY>:
//--------------------------------------------------------------------------------
void ST7565_CMD_DISPLAY(uint8_t byte)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
#ifdef SET_NEW_PROC
	ST7565_w_cmds(&byte, 1);
 8001522:	1dfb      	adds	r3, r7, #7
 8001524:	2101      	movs	r1, #1
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff ff24 	bl	8001374 <ST7565_w_cmds>

	if (byte == CMD_DISPLAY_OFF) OFF_DISPLAY();
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	2bae      	cmp	r3, #174	; 0xae
 8001530:	d103      	bne.n	800153a <ST7565_CMD_DISPLAY+0x22>
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <ST7565_CMD_DISPLAY+0x34>)
 8001534:	2201      	movs	r2, #1
 8001536:	619a      	str	r2, [r3, #24]
							else ON_DISPLAY();
#else
	ST7565_w_cmd(byte);
#endif
}
 8001538:	e003      	b.n	8001542 <ST7565_CMD_DISPLAY+0x2a>
							else ON_DISPLAY();
 800153a:	4b04      	ldr	r3, [pc, #16]	; (800154c <ST7565_CMD_DISPLAY+0x34>)
 800153c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001540:	619a      	str	r2, [r3, #24]
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	48000800 	.word	0x48000800

08001550 <ST7565_Draw_pixel>:
	* @param	(  ):	 X(0 - 127)   Y(0 - 63)  color 1 or 0
	* @return  (  ):	
*******************************************************************************/
// X(0 - 127)  Y(0 - 63)
void ST7565_Draw_pixel(int16_t x, int16_t y, uint8_t color)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	80fb      	strh	r3, [r7, #6]
 800155a:	460b      	mov	r3, r1
 800155c:	80bb      	strh	r3, [r7, #4]
 800155e:	4613      	mov	r3, r2
 8001560:	70fb      	strb	r3, [r7, #3]
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 8001562:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001566:	2b7f      	cmp	r3, #127	; 0x7f
 8001568:	dc4c      	bgt.n	8001604 <ST7565_Draw_pixel+0xb4>
 800156a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156e:	2b00      	cmp	r3, #0
 8001570:	db48      	blt.n	8001604 <ST7565_Draw_pixel+0xb4>
 8001572:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001576:	2b3f      	cmp	r3, #63	; 0x3f
 8001578:	dc44      	bgt.n	8001604 <ST7565_Draw_pixel+0xb4>
 800157a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	db40      	blt.n	8001604 <ST7565_Draw_pixel+0xb4>

    uint16_t array_pos = x + ((y >> 3) * SCREEN_WIDTH );
 8001582:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001586:	10db      	asrs	r3, r3, #3
 8001588:	b21b      	sxth	r3, r3
 800158a:	b29b      	uxth	r3, r3
 800158c:	01db      	lsls	r3, r3, #7
 800158e:	b29a      	uxth	r2, r3
 8001590:	88fb      	ldrh	r3, [r7, #6]
 8001592:	4413      	add	r3, r2
 8001594:	81fb      	strh	r3, [r7, #14]

    if (color) {
 8001596:	78fb      	ldrb	r3, [r7, #3]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d018      	beq.n	80015ce <ST7565_Draw_pixel+0x7e>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 800159c:	89fb      	ldrh	r3, [r7, #14]
 800159e:	4a1c      	ldr	r2, [pc, #112]	; (8001610 <ST7565_Draw_pixel+0xc0>)
 80015a0:	5cd3      	ldrb	r3, [r2, r3]
 80015a2:	b25a      	sxtb	r2, r3
 80015a4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a8:	4259      	negs	r1, r3
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	f001 0107 	and.w	r1, r1, #7
 80015b2:	bf58      	it	pl
 80015b4:	424b      	negpl	r3, r1
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	4619      	mov	r1, r3
 80015ba:	2301      	movs	r3, #1
 80015bc:	408b      	lsls	r3, r1
 80015be:	b25b      	sxtb	r3, r3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b25a      	sxtb	r2, r3
 80015c4:	89fb      	ldrh	r3, [r7, #14]
 80015c6:	b2d1      	uxtb	r1, r2
 80015c8:	4a11      	ldr	r2, [pc, #68]	; (8001610 <ST7565_Draw_pixel+0xc0>)
 80015ca:	54d1      	strb	r1, [r2, r3]
 80015cc:	e01b      	b.n	8001606 <ST7565_Draw_pixel+0xb6>
    } else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80015ce:	89fb      	ldrh	r3, [r7, #14]
 80015d0:	4a0f      	ldr	r2, [pc, #60]	; (8001610 <ST7565_Draw_pixel+0xc0>)
 80015d2:	5cd3      	ldrb	r3, [r2, r3]
 80015d4:	b25a      	sxtb	r2, r3
 80015d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015da:	4259      	negs	r1, r3
 80015dc:	f003 0307 	and.w	r3, r3, #7
 80015e0:	f001 0107 	and.w	r1, r1, #7
 80015e4:	bf58      	it	pl
 80015e6:	424b      	negpl	r3, r1
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	4619      	mov	r1, r3
 80015ec:	2301      	movs	r3, #1
 80015ee:	408b      	lsls	r3, r1
 80015f0:	b25b      	sxtb	r3, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	4013      	ands	r3, r2
 80015f8:	b25a      	sxtb	r2, r3
 80015fa:	89fb      	ldrh	r3, [r7, #14]
 80015fc:	b2d1      	uxtb	r1, r2
 80015fe:	4a04      	ldr	r2, [pc, #16]	; (8001610 <ST7565_Draw_pixel+0xc0>)
 8001600:	54d1      	strb	r1, [r2, r3]
 8001602:	e000      	b.n	8001606 <ST7565_Draw_pixel+0xb6>
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 8001604:	bf00      	nop
    }
}
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	2000058c 	.word	0x2000058c

08001614 <ST7565_Update>:
	* @brief	 (  ):      
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Update()
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
uint8_t x, y;
		
	ST7565_Select();
 800161a:	f7ff fe31 	bl	8001280 <ST7565_Select>

  	for (y = 0; y < 8; y++) {
 800161e:	2300      	movs	r3, #0
 8001620:	71bb      	strb	r3, [r7, #6]
 8001622:	e01d      	b.n	8001660 <ST7565_Update+0x4c>
		ST7565_SetX(0);	
 8001624:	2000      	movs	r0, #0
 8001626:	f7ff fef3 	bl	8001410 <ST7565_SetX>
		ST7565_SetY(y);
 800162a:	79bb      	ldrb	r3, [r7, #6]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ff0a 	bl	8001446 <ST7565_SetY>
		for (x = 0; x < 128; x++) {
 8001632:	2300      	movs	r3, #0
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e00c      	b.n	8001652 <ST7565_Update+0x3e>
			ST7565_w_dats(&ST7565_buffer[x + 128 * y], 1);
 8001638:	79fa      	ldrb	r2, [r7, #7]
 800163a:	79bb      	ldrb	r3, [r7, #6]
 800163c:	01db      	lsls	r3, r3, #7
 800163e:	4413      	add	r3, r2
 8001640:	4a0d      	ldr	r2, [pc, #52]	; (8001678 <ST7565_Update+0x64>)
 8001642:	4413      	add	r3, r2
 8001644:	2101      	movs	r1, #1
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fe46 	bl	80012d8 <ST7565_w_dats>
		for (x = 0; x < 128; x++) {
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	3301      	adds	r3, #1
 8001650:	71fb      	strb	r3, [r7, #7]
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	2b00      	cmp	r3, #0
 8001658:	daee      	bge.n	8001638 <ST7565_Update+0x24>
  	for (y = 0; y < 8; y++) {
 800165a:	79bb      	ldrb	r3, [r7, #6]
 800165c:	3301      	adds	r3, #1
 800165e:	71bb      	strb	r3, [r7, #6]
 8001660:	79bb      	ldrb	r3, [r7, #6]
 8001662:	2b07      	cmp	r3, #7
 8001664:	d9de      	bls.n	8001624 <ST7565_Update+0x10>
		}
	}
	
	ST7565_Unselect();
 8001666:	f7ff fe17 	bl	8001298 <ST7565_Unselect>
	HAL_Delay(50);//(100);
 800166a:	2032      	movs	r0, #50	; 0x32
 800166c:	f005 ff6e 	bl	800754c <HAL_Delay>
}
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	2000058c 	.word	0x2000058c

0800167c <ST7565_DrawChar>:
	* @brief	 (  ):    1    
	* @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	4603      	mov	r3, r0
 8001686:	81fb      	strh	r3, [r7, #14]
 8001688:	460b      	mov	r3, r1
 800168a:	81bb      	strh	r3, [r7, #12]
 800168c:	4613      	mov	r3, r2
 800168e:	72fb      	strb	r3, [r7, #11]
uint16_t i, j;
uint16_t b;
int16_t X = x, Y = y;
 8001690:	89fb      	ldrh	r3, [r7, #14]
 8001692:	833b      	strh	r3, [r7, #24]
 8001694:	89bb      	ldrh	r3, [r7, #12]
 8001696:	82fb      	strh	r3, [r7, #22]
int16_t xx, yy;
	
	if (multiplier < 1) multiplier = 1;
 8001698:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <ST7565_DrawChar+0x2a>
 80016a0:	2301      	movs	r3, #1
 80016a2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
	// Check available space in LCD
	if (SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)) {
 80016a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	4413      	add	r3, r2
 80016b0:	2b80      	cmp	r3, #128	; 0x80
 80016b2:	dd07      	ble.n	80016c4 <ST7565_DrawChar+0x48>
 80016b4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	7852      	ldrb	r2, [r2, #1]
 80016bc:	4413      	add	r3, r2
 80016be:	2b40      	cmp	r3, #64	; 0x40
 80016c0:	f300 8154 	bgt.w	800196c <ST7565_DrawChar+0x2f0>
		// Go through font
		for (i = 0; i < Font->FontHeight; i++) {
 80016c4:	2300      	movs	r3, #0
 80016c6:	83fb      	strh	r3, [r7, #30]
 80016c8:	e149      	b.n	800195e <ST7565_DrawChar+0x2e2>
			if (ch < 127) {
 80016ca:	7afb      	ldrb	r3, [r7, #11]
 80016cc:	2b7e      	cmp	r3, #126	; 0x7e
 80016ce:	d80f      	bhi.n	80016f0 <ST7565_DrawChar+0x74>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80016d6:	7afb      	ldrb	r3, [r7, #11]
 80016d8:	3b20      	subs	r3, #32
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	7849      	ldrb	r1, [r1, #1]
 80016de:	fb03 f101 	mul.w	r1, r3, r1
 80016e2:	8bfb      	ldrh	r3, [r7, #30]
 80016e4:	440b      	add	r3, r1
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	4413      	add	r3, r2
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	837b      	strh	r3, [r7, #26]
 80016ee:	e0af      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch > 191) {
 80016f0:	7afb      	ldrb	r3, [r7, #11]
 80016f2:	2bbf      	cmp	r3, #191	; 0xbf
 80016f4:	d90f      	bls.n	8001716 <ST7565_DrawChar+0x9a>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80016fc:	7afb      	ldrb	r3, [r7, #11]
 80016fe:	3b60      	subs	r3, #96	; 0x60
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	7849      	ldrb	r1, [r1, #1]
 8001704:	fb03 f101 	mul.w	r1, r3, r1
 8001708:	8bfb      	ldrh	r3, [r7, #30]
 800170a:	440b      	add	r3, r1
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	837b      	strh	r3, [r7, #26]
 8001714:	e09c      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 168) {	// 168   ASCII - 
 8001716:	7afb      	ldrb	r3, [r7, #11]
 8001718:	2ba8      	cmp	r3, #168	; 0xa8
 800171a:	d111      	bne.n	8001740 <ST7565_DrawChar+0xc4>
				// 160  (   ) 
				b = Font->data[160 * Font->FontHeight + i];
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	785b      	ldrb	r3, [r3, #1]
 8001726:	4619      	mov	r1, r3
 8001728:	460b      	mov	r3, r1
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	015b      	lsls	r3, r3, #5
 8001730:	4619      	mov	r1, r3
 8001732:	8bfb      	ldrh	r3, [r7, #30]
 8001734:	440b      	add	r3, r1
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	4413      	add	r3, r2
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	837b      	strh	r3, [r7, #26]
 800173e:	e087      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 184) {	// 184   ASCII - 
 8001740:	7afb      	ldrb	r3, [r7, #11]
 8001742:	2bb8      	cmp	r3, #184	; 0xb8
 8001744:	d111      	bne.n	800176a <ST7565_DrawChar+0xee>
				// 161   (   ) 
				b = Font->data[161 * Font->FontHeight + i];
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f8d3 1002 	ldr.w	r1, [r3, #2]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	785b      	ldrb	r3, [r3, #1]
 8001750:	461a      	mov	r2, r3
 8001752:	4613      	mov	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	015b      	lsls	r3, r3, #5
 800175a:	441a      	add	r2, r3
 800175c:	8bfb      	ldrh	r3, [r7, #30]
 800175e:	4413      	add	r3, r2
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	440b      	add	r3, r1
 8001764:	881b      	ldrh	r3, [r3, #0]
 8001766:	837b      	strh	r3, [r7, #26]
 8001768:	e072      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 170) {	// 168   ASCII - 
 800176a:	7afb      	ldrb	r3, [r7, #11]
 800176c:	2baa      	cmp	r3, #170	; 0xaa
 800176e:	d10f      	bne.n	8001790 <ST7565_DrawChar+0x114>
				// 162  (   )
				b = Font->data[162 * Font->FontHeight + i];
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	785b      	ldrb	r3, [r3, #1]
 800177a:	4619      	mov	r1, r3
 800177c:	23a2      	movs	r3, #162	; 0xa2
 800177e:	fb03 f101 	mul.w	r1, r3, r1
 8001782:	8bfb      	ldrh	r3, [r7, #30]
 8001784:	440b      	add	r3, r1
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	4413      	add	r3, r2
 800178a:	881b      	ldrh	r3, [r3, #0]
 800178c:	837b      	strh	r3, [r7, #26]
 800178e:	e05f      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 175) {	// 184   ASCII - 
 8001790:	7afb      	ldrb	r3, [r7, #11]
 8001792:	2baf      	cmp	r3, #175	; 0xaf
 8001794:	d10f      	bne.n	80017b6 <ST7565_DrawChar+0x13a>
				// 163   (   )
				b = Font->data[163 * Font->FontHeight + i];
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	785b      	ldrb	r3, [r3, #1]
 80017a0:	4619      	mov	r1, r3
 80017a2:	23a3      	movs	r3, #163	; 0xa3
 80017a4:	fb03 f101 	mul.w	r1, r3, r1
 80017a8:	8bfb      	ldrh	r3, [r7, #30]
 80017aa:	440b      	add	r3, r1
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4413      	add	r3, r2
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	837b      	strh	r3, [r7, #26]
 80017b4:	e04c      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 178) {	// 168   ASCII - 
 80017b6:	7afb      	ldrb	r3, [r7, #11]
 80017b8:	2bb2      	cmp	r3, #178	; 0xb2
 80017ba:	d10f      	bne.n	80017dc <ST7565_DrawChar+0x160>
				// 164  (   )
				b = Font->data[164 * Font->FontHeight + i];
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	785b      	ldrb	r3, [r3, #1]
 80017c6:	4619      	mov	r1, r3
 80017c8:	23a4      	movs	r3, #164	; 0xa4
 80017ca:	fb03 f101 	mul.w	r1, r3, r1
 80017ce:	8bfb      	ldrh	r3, [r7, #30]
 80017d0:	440b      	add	r3, r1
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	4413      	add	r3, r2
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	837b      	strh	r3, [r7, #26]
 80017da:	e039      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			}
			else if (ch == 179) {	// 184   ASCII - 
 80017dc:	7afb      	ldrb	r3, [r7, #11]
 80017de:	2bb3      	cmp	r3, #179	; 0xb3
 80017e0:	d111      	bne.n	8001806 <ST7565_DrawChar+0x18a>
				// 165   (   )
				b = Font->data[165 * Font->FontHeight + i];
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	785b      	ldrb	r3, [r3, #1]
 80017ec:	4619      	mov	r1, r3
 80017ee:	460b      	mov	r3, r1
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	440b      	add	r3, r1
 80017f4:	0159      	lsls	r1, r3, #5
 80017f6:	4419      	add	r1, r3
 80017f8:	8bfb      	ldrh	r3, [r7, #30]
 80017fa:	440b      	add	r3, r1
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	4413      	add	r3, r2
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	837b      	strh	r3, [r7, #26]
 8001804:	e024      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 186) {	// 184   ASCII - 
 8001806:	7afb      	ldrb	r3, [r7, #11]
 8001808:	2bba      	cmp	r3, #186	; 0xba
 800180a:	d10f      	bne.n	800182c <ST7565_DrawChar+0x1b0>
				// 166   (   )
				b = Font->data[166 * Font->FontHeight + i];
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	785b      	ldrb	r3, [r3, #1]
 8001816:	4619      	mov	r1, r3
 8001818:	23a6      	movs	r3, #166	; 0xa6
 800181a:	fb03 f101 	mul.w	r1, r3, r1
 800181e:	8bfb      	ldrh	r3, [r7, #30]
 8001820:	440b      	add	r3, r1
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	4413      	add	r3, r2
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	837b      	strh	r3, [r7, #26]
 800182a:	e011      	b.n	8001850 <ST7565_DrawChar+0x1d4>
			} else if (ch == 191) {	// 168   ASCII - 
 800182c:	7afb      	ldrb	r3, [r7, #11]
 800182e:	2bbf      	cmp	r3, #191	; 0xbf
 8001830:	d10e      	bne.n	8001850 <ST7565_DrawChar+0x1d4>
				// 167  (   )
				b = Font->data[167 * Font->FontHeight + i];
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	785b      	ldrb	r3, [r3, #1]
 800183c:	4619      	mov	r1, r3
 800183e:	23a7      	movs	r3, #167	; 0xa7
 8001840:	fb03 f101 	mul.w	r1, r3, r1
 8001844:	8bfb      	ldrh	r3, [r7, #30]
 8001846:	440b      	add	r3, r1
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	4413      	add	r3, r2
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	837b      	strh	r3, [r7, #26]
			}
			//-----------------------------------------------------------------------------
			
			for (j = 0; j < Font->FontWidth; j++) {
 8001850:	2300      	movs	r3, #0
 8001852:	83bb      	strh	r3, [r7, #28]
 8001854:	e071      	b.n	800193a <ST7565_DrawChar+0x2be>
				if ((b << j) & 0x8000) {
 8001856:	8b7a      	ldrh	r2, [r7, #26]
 8001858:	8bbb      	ldrh	r3, [r7, #28]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d02d      	beq.n	80018c2 <ST7565_DrawChar+0x246>
					for (yy = 0; yy < multiplier; yy++){
 8001866:	2300      	movs	r3, #0
 8001868:	827b      	strh	r3, [r7, #18]
 800186a:	e023      	b.n	80018b4 <ST7565_DrawChar+0x238>
						for (xx = 0; xx < multiplier; xx++){
 800186c:	2300      	movs	r3, #0
 800186e:	82bb      	strh	r3, [r7, #20]
 8001870:	e014      	b.n	800189c <ST7565_DrawChar+0x220>
							ST7565_Draw_pixel(X + xx, Y + yy, color);
 8001872:	8b3a      	ldrh	r2, [r7, #24]
 8001874:	8abb      	ldrh	r3, [r7, #20]
 8001876:	4413      	add	r3, r2
 8001878:	b29b      	uxth	r3, r3
 800187a:	b218      	sxth	r0, r3
 800187c:	8afa      	ldrh	r2, [r7, #22]
 800187e:	8a7b      	ldrh	r3, [r7, #18]
 8001880:	4413      	add	r3, r2
 8001882:	b29b      	uxth	r3, r3
 8001884:	b21b      	sxth	r3, r3
 8001886:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800188a:	4619      	mov	r1, r3
 800188c:	f7ff fe60 	bl	8001550 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 8001890:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001894:	b29b      	uxth	r3, r3
 8001896:	3301      	adds	r3, #1
 8001898:	b29b      	uxth	r3, r3
 800189a:	82bb      	strh	r3, [r7, #20]
 800189c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80018a0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018a4:	429a      	cmp	r2, r3
 80018a6:	dbe4      	blt.n	8001872 <ST7565_DrawChar+0x1f6>
					for (yy = 0; yy < multiplier; yy++){
 80018a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	3301      	adds	r3, #1
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	827b      	strh	r3, [r7, #18]
 80018b4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80018b8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80018bc:	429a      	cmp	r2, r3
 80018be:	dbd5      	blt.n	800186c <ST7565_DrawChar+0x1f0>
 80018c0:	e031      	b.n	8001926 <ST7565_DrawChar+0x2aa>
						}
					}
				} else {//               -------------
					for (yy = 0; yy < multiplier; yy++){
 80018c2:	2300      	movs	r3, #0
 80018c4:	827b      	strh	r3, [r7, #18]
 80018c6:	e028      	b.n	800191a <ST7565_DrawChar+0x29e>
						for (xx = 0; xx < multiplier; xx++){
 80018c8:	2300      	movs	r3, #0
 80018ca:	82bb      	strh	r3, [r7, #20]
 80018cc:	e019      	b.n	8001902 <ST7565_DrawChar+0x286>
							ST7565_Draw_pixel(X + xx, Y + yy, !color);
 80018ce:	8b3a      	ldrh	r2, [r7, #24]
 80018d0:	8abb      	ldrh	r3, [r7, #20]
 80018d2:	4413      	add	r3, r2
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	b218      	sxth	r0, r3
 80018d8:	8afa      	ldrh	r2, [r7, #22]
 80018da:	8a7b      	ldrh	r3, [r7, #18]
 80018dc:	4413      	add	r3, r2
 80018de:	b29b      	uxth	r3, r3
 80018e0:	b219      	sxth	r1, r3
 80018e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	bf0c      	ite	eq
 80018ea:	2301      	moveq	r3, #1
 80018ec:	2300      	movne	r3, #0
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	461a      	mov	r2, r3
 80018f2:	f7ff fe2d 	bl	8001550 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80018f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	3301      	adds	r3, #1
 80018fe:	b29b      	uxth	r3, r3
 8001900:	82bb      	strh	r3, [r7, #20]
 8001902:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001906:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800190a:	429a      	cmp	r2, r3
 800190c:	dbdf      	blt.n	80018ce <ST7565_DrawChar+0x252>
					for (yy = 0; yy < multiplier; yy++){
 800190e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001912:	b29b      	uxth	r3, r3
 8001914:	3301      	adds	r3, #1
 8001916:	b29b      	uxth	r3, r3
 8001918:	827b      	strh	r3, [r7, #18]
 800191a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800191e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001922:	429a      	cmp	r2, r3
 8001924:	dbd0      	blt.n	80018c8 <ST7565_DrawChar+0x24c>
						}
					}
				}
				//----------------------------------------------------------------------------------------------------
				X += multiplier;
 8001926:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800192a:	b29a      	uxth	r2, r3
 800192c:	8b3b      	ldrh	r3, [r7, #24]
 800192e:	4413      	add	r3, r2
 8001930:	b29b      	uxth	r3, r3
 8001932:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 8001934:	8bbb      	ldrh	r3, [r7, #28]
 8001936:	3301      	adds	r3, #1
 8001938:	83bb      	strh	r3, [r7, #28]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	b29b      	uxth	r3, r3
 8001940:	8bba      	ldrh	r2, [r7, #28]
 8001942:	429a      	cmp	r2, r3
 8001944:	d387      	bcc.n	8001856 <ST7565_DrawChar+0x1da>
			}
			X = x;
 8001946:	89fb      	ldrh	r3, [r7, #14]
 8001948:	833b      	strh	r3, [r7, #24]
			Y += multiplier;
 800194a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800194e:	b29a      	uxth	r2, r3
 8001950:	8afb      	ldrh	r3, [r7, #22]
 8001952:	4413      	add	r3, r2
 8001954:	b29b      	uxth	r3, r3
 8001956:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8001958:	8bfb      	ldrh	r3, [r7, #30]
 800195a:	3301      	adds	r3, #1
 800195c:	83fb      	strh	r3, [r7, #30]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	785b      	ldrb	r3, [r3, #1]
 8001962:	b29b      	uxth	r3, r3
 8001964:	8bfa      	ldrh	r2, [r7, #30]
 8001966:	429a      	cmp	r2, r3
 8001968:	f4ff aeaf 	bcc.w	80016ca <ST7565_DrawChar+0x4e>
		}
		
	}
}
 800196c:	bf00      	nop
 800196e:	3720      	adds	r7, #32
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <ST7565_Print>:
 * @brief	 (  ):        (   (     . )  
 * @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
 * @return  (  ):
*******************************************************************************/
void ST7565_Print(int16_t x, int16_t y, char *str, FontDef_t *Font, uint8_t multiplier, uint8_t color)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b088      	sub	sp, #32
 8001978:	af02      	add	r7, sp, #8
 800197a:	60ba      	str	r2, [r7, #8]
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4603      	mov	r3, r0
 8001980:	81fb      	strh	r3, [r7, #14]
 8001982:	460b      	mov	r3, r1
 8001984:	81bb      	strh	r3, [r7, #12]
unsigned char buff_char;
uint16_t len = strlen(str);
 8001986:	68b8      	ldr	r0, [r7, #8]
 8001988:	f7fe fc22 	bl	80001d0 <strlen>
 800198c:	4603      	mov	r3, r0
 800198e:	82bb      	strh	r3, [r7, #20]

	if (multiplier < 1) multiplier = 1;
 8001990:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001994:	2b00      	cmp	r3, #0
 8001996:	f040 809c 	bne.w	8001ad2 <ST7565_Print+0x15e>
 800199a:	2301      	movs	r3, #1
 800199c:	f887 3020 	strb.w	r3, [r7, #32]
	
	while (len--) {
 80019a0:	e097      	b.n	8001ad2 <ST7565_Print+0x15e>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ) {	//  0xC0    'A'  ASCII Win-1251
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2bbf      	cmp	r3, #191	; 0xbf
 80019a8:	d974      	bls.n	8001a94 <ST7565_Print+0x120>
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2bd0      	cmp	r3, #208	; 0xd0
 80019b0:	d002      	beq.n	80019b8 <ST7565_Print+0x44>
 80019b2:	2bd1      	cmp	r3, #209	; 0xd1
 80019b4:	d02c      	beq.n	8001a10 <ST7565_Print+0x9c>
 80019b6:	e05b      	b.n	8001a70 <ST7565_Print+0xfc>
				case 0xD0:
				//{
					//        
					str++;
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	3301      	adds	r3, #1
 80019bc:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b81      	cmp	r3, #129	; 0x81
 80019c4:	d102      	bne.n	80019cc <ST7565_Print+0x58>
 80019c6:	23a8      	movs	r3, #168	; 0xa8
 80019c8:	75fb      	strb	r3, [r7, #23]
 80019ca:	e051      	b.n	8001a70 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF) { buff_char = (*str) + 0x30; }	//   ... ...     +48
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b8f      	cmp	r3, #143	; 0x8f
 80019d2:	d908      	bls.n	80019e6 <ST7565_Print+0x72>
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2bbf      	cmp	r3, #191	; 0xbf
 80019da:	d804      	bhi.n	80019e6 <ST7565_Print+0x72>
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	3330      	adds	r3, #48	; 0x30
 80019e2:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
				break;
 80019e4:	e041      	b.n	8001a6a <ST7565_Print+0xf6>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b84      	cmp	r3, #132	; 0x84
 80019ec:	d102      	bne.n	80019f4 <ST7565_Print+0x80>
 80019ee:	23aa      	movs	r3, #170	; 0xaa
 80019f0:	75fb      	strb	r3, [r7, #23]
 80019f2:	e03d      	b.n	8001a70 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b86      	cmp	r3, #134	; 0x86
 80019fa:	d102      	bne.n	8001a02 <ST7565_Print+0x8e>
 80019fc:	23b2      	movs	r3, #178	; 0xb2
 80019fe:	75fb      	strb	r3, [r7, #23]
 8001a00:	e036      	b.n	8001a70 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b87      	cmp	r3, #135	; 0x87
 8001a08:	d12f      	bne.n	8001a6a <ST7565_Print+0xf6>
 8001a0a:	23af      	movs	r3, #175	; 0xaf
 8001a0c:	75fb      	strb	r3, [r7, #23]
 8001a0e:	e02f      	b.n	8001a70 <ST7565_Print+0xfc>
				//}
				case 0xD1:
				//{
					//        
					str++;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	3301      	adds	r3, #1
 8001a14:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b91      	cmp	r3, #145	; 0x91
 8001a1c:	d102      	bne.n	8001a24 <ST7565_Print+0xb0>
 8001a1e:	23b8      	movs	r3, #184	; 0xb8
 8001a20:	75fb      	strb	r3, [r7, #23]
 8001a22:	e025      	b.n	8001a70 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F) { buff_char = (*str) + 0x70; }	//   ...	   +112
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	b25b      	sxtb	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	da08      	bge.n	8001a40 <ST7565_Print+0xcc>
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	2b8f      	cmp	r3, #143	; 0x8f
 8001a34:	d804      	bhi.n	8001a40 <ST7565_Print+0xcc>
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	3370      	adds	r3, #112	; 0x70
 8001a3c:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
				break;
 8001a3e:	e016      	b.n	8001a6e <ST7565_Print+0xfa>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b94      	cmp	r3, #148	; 0x94
 8001a46:	d102      	bne.n	8001a4e <ST7565_Print+0xda>
 8001a48:	23ba      	movs	r3, #186	; 0xba
 8001a4a:	75fb      	strb	r3, [r7, #23]
 8001a4c:	e010      	b.n	8001a70 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b96      	cmp	r3, #150	; 0x96
 8001a54:	d102      	bne.n	8001a5c <ST7565_Print+0xe8>
 8001a56:	23b3      	movs	r3, #179	; 0xb3
 8001a58:	75fb      	strb	r3, [r7, #23]
 8001a5a:	e009      	b.n	8001a70 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b97      	cmp	r3, #151	; 0x97
 8001a62:	d104      	bne.n	8001a6e <ST7565_Print+0xfa>
 8001a64:	23bf      	movs	r3, #191	; 0xbf
 8001a66:	75fb      	strb	r3, [r7, #23]
 8001a68:	e002      	b.n	8001a70 <ST7565_Print+0xfc>
				break;
 8001a6a:	bf00      	nop
 8001a6c:	e000      	b.n	8001a70 <ST7565_Print+0xfc>
				break;
 8001a6e:	bf00      	nop
				//}
			}
			//       2   
			len--;
 8001a70:	8abb      	ldrh	r3, [r7, #20]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	82bb      	strh	r3, [r7, #20]
			ST7565_DrawChar(x, y, buff_char, Font, multiplier, color);
 8001a76:	7dfa      	ldrb	r2, [r7, #23]
 8001a78:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a7c:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001a80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a84:	9301      	str	r3, [sp, #4]
 8001a86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f7ff fdf5 	bl	800167c <ST7565_DrawChar>
 8001a92:	e00e      	b.n	8001ab2 <ST7565_Print+0x13e>
		} else {
			ST7565_DrawChar(x, y, *str, Font, multiplier, color);
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	781a      	ldrb	r2, [r3, #0]
 8001a98:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a9c:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001aa0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f7ff fde5 	bl	800167c <ST7565_DrawChar>
		}
		
		x += (Font->FontWidth * multiplier);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	fb12 f303 	smulbb	r3, r2, r3
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	89fb      	ldrh	r3, [r7, #14]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	81fb      	strh	r3, [r7, #14]
		str++;
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	60bb      	str	r3, [r7, #8]
	while (len--) {
 8001ad2:	8abb      	ldrh	r3, [r7, #20]
 8001ad4:	1e5a      	subs	r2, r3, #1
 8001ad6:	82ba      	strh	r2, [r7, #20]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	f47f af62 	bne.w	80019a2 <ST7565_Print+0x2e>
	}
}
 8001ade:	bf00      	nop
 8001ae0:	bf00      	nop
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <ST7565_DrawLine>:
	* @param	(  ):	       0  1
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint8_t c)
{
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b087      	sub	sp, #28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4604      	mov	r4, r0
 8001af0:	4608      	mov	r0, r1
 8001af2:	4611      	mov	r1, r2
 8001af4:	461a      	mov	r2, r3
 8001af6:	4623      	mov	r3, r4
 8001af8:	80fb      	strh	r3, [r7, #6]
 8001afa:	4603      	mov	r3, r0
 8001afc:	80bb      	strh	r3, [r7, #4]
 8001afe:	460b      	mov	r3, r1
 8001b00:	807b      	strh	r3, [r7, #2]
 8001b02:	4613      	mov	r3, r2
 8001b04:	803b      	strh	r3, [r7, #0]
int16_t dx, dy, sx, sy, err, e2, i, tmp;
	
	/* Check for overflow */
	if (x0 >= SCREEN_WIDTH)  x0 = SCREEN_WIDTH  - 1;
 8001b06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b0a:	2b7f      	cmp	r3, #127	; 0x7f
 8001b0c:	dd01      	ble.n	8001b12 <ST7565_DrawLine+0x2a>
 8001b0e:	237f      	movs	r3, #127	; 0x7f
 8001b10:	80fb      	strh	r3, [r7, #6]
	if (x1 >= SCREEN_WIDTH)  x1 = SCREEN_WIDTH  - 1;
 8001b12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b16:	2b7f      	cmp	r3, #127	; 0x7f
 8001b18:	dd01      	ble.n	8001b1e <ST7565_DrawLine+0x36>
 8001b1a:	237f      	movs	r3, #127	; 0x7f
 8001b1c:	807b      	strh	r3, [r7, #2]
	if (y0 >= SCREEN_HEIGHT) y0 = SCREEN_HEIGHT - 1;
 8001b1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b22:	2b3f      	cmp	r3, #63	; 0x3f
 8001b24:	dd01      	ble.n	8001b2a <ST7565_DrawLine+0x42>
 8001b26:	233f      	movs	r3, #63	; 0x3f
 8001b28:	80bb      	strh	r3, [r7, #4]
	if (y1 >= SCREEN_HEIGHT) y1 = SCREEN_HEIGHT - 1;
 8001b2a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b2e:	2b3f      	cmp	r3, #63	; 0x3f
 8001b30:	dd01      	ble.n	8001b36 <ST7565_DrawLine+0x4e>
 8001b32:	233f      	movs	r3, #63	; 0x3f
 8001b34:	803b      	strh	r3, [r7, #0]
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001b36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b3a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	da05      	bge.n	8001b4e <ST7565_DrawLine+0x66>
 8001b42:	887a      	ldrh	r2, [r7, #2]
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	b21b      	sxth	r3, r3
 8001b4c:	e004      	b.n	8001b58 <ST7565_DrawLine+0x70>
 8001b4e:	88fa      	ldrh	r2, [r7, #6]
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001b5a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b5e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	da05      	bge.n	8001b72 <ST7565_DrawLine+0x8a>
 8001b66:	883a      	ldrh	r2, [r7, #0]
 8001b68:	88bb      	ldrh	r3, [r7, #4]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	e004      	b.n	8001b7c <ST7565_DrawLine+0x94>
 8001b72:	88ba      	ldrh	r2, [r7, #4]
 8001b74:	883b      	ldrh	r3, [r7, #0]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	b21b      	sxth	r3, r3
 8001b7c:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001b7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b82:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	da01      	bge.n	8001b8e <ST7565_DrawLine+0xa6>
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e001      	b.n	8001b92 <ST7565_DrawLine+0xaa>
 8001b8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b92:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8001b94:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b98:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	da01      	bge.n	8001ba4 <ST7565_DrawLine+0xbc>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e001      	b.n	8001ba8 <ST7565_DrawLine+0xc0>
 8001ba4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ba8:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001baa:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001bae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	dd06      	ble.n	8001bc4 <ST7565_DrawLine+0xdc>
 8001bb6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bba:	0fda      	lsrs	r2, r3, #31
 8001bbc:	4413      	add	r3, r2
 8001bbe:	105b      	asrs	r3, r3, #1
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	e006      	b.n	8001bd2 <ST7565_DrawLine+0xea>
 8001bc4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bc8:	0fda      	lsrs	r2, r3, #31
 8001bca:	4413      	add	r3, r2
 8001bcc:	105b      	asrs	r3, r3, #1
 8001bce:	425b      	negs	r3, r3
 8001bd0:	b21b      	sxth	r3, r3
 8001bd2:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001bd4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d130      	bne.n	8001c3e <ST7565_DrawLine+0x156>
		if (y1 < y0) {
 8001bdc:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001be0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	da05      	bge.n	8001bf4 <ST7565_DrawLine+0x10c>
			tmp = y1;
 8001be8:	883b      	ldrh	r3, [r7, #0]
 8001bea:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001bec:	88bb      	ldrh	r3, [r7, #4]
 8001bee:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001bf0:	893b      	ldrh	r3, [r7, #8]
 8001bf2:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001bf4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	da05      	bge.n	8001c0c <ST7565_DrawLine+0x124>
			tmp = x1;
 8001c00:	887b      	ldrh	r3, [r7, #2]
 8001c02:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c04:	88fb      	ldrh	r3, [r7, #6]
 8001c06:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c08:	893b      	ldrh	r3, [r7, #8]
 8001c0a:	80fb      	strh	r3, [r7, #6]
		}
		
		// Vertical line
		for (i = y0; i <= y1; i++) ST7565_Draw_pixel(x0, i, c);
 8001c0c:	88bb      	ldrh	r3, [r7, #4]
 8001c0e:	82bb      	strh	r3, [r7, #20]
 8001c10:	e00e      	b.n	8001c30 <ST7565_DrawLine+0x148>
 8001c12:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c16:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001c1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fc96 	bl	8001550 <ST7565_Draw_pixel>
 8001c24:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	82bb      	strh	r3, [r7, #20]
 8001c30:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c34:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	ddea      	ble.n	8001c12 <ST7565_DrawLine+0x12a>
		
		return;
 8001c3c:	e06e      	b.n	8001d1c <ST7565_DrawLine+0x234>
	}
	
	if (dy == 0) {
 8001c3e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d130      	bne.n	8001ca8 <ST7565_DrawLine+0x1c0>
		if (y1 < y0) {
 8001c46:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001c4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	da05      	bge.n	8001c5e <ST7565_DrawLine+0x176>
			tmp = y1;
 8001c52:	883b      	ldrh	r3, [r7, #0]
 8001c54:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001c56:	88bb      	ldrh	r3, [r7, #4]
 8001c58:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001c5a:	893b      	ldrh	r3, [r7, #8]
 8001c5c:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001c5e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001c62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	da05      	bge.n	8001c76 <ST7565_DrawLine+0x18e>
			tmp = x1;
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001c72:	893b      	ldrh	r3, [r7, #8]
 8001c74:	80fb      	strh	r3, [r7, #6]
		}
		
		// Horizontal line
		for (i = x0; i <= x1; i++) ST7565_Draw_pixel(i, y0, c);
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	82bb      	strh	r3, [r7, #20]
 8001c7a:	e00e      	b.n	8001c9a <ST7565_DrawLine+0x1b2>
 8001c7c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001c80:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c84:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff fc61 	bl	8001550 <ST7565_Draw_pixel>
 8001c8e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	3301      	adds	r3, #1
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	82bb      	strh	r3, [r7, #20]
 8001c9a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001c9e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	ddea      	ble.n	8001c7c <ST7565_DrawLine+0x194>
		
		return;
 8001ca6:	e039      	b.n	8001d1c <ST7565_DrawLine+0x234>
	}
	
	while (1) {
		ST7565_Draw_pixel(x0, y0, c);
 8001ca8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001cac:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001cb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fc4b 	bl	8001550 <ST7565_Draw_pixel>
		if (x0 == x1 && y0 == y1) break;
 8001cba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cbe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d105      	bne.n	8001cd2 <ST7565_DrawLine+0x1ea>
 8001cc6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001cca:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d023      	beq.n	8001d1a <ST7565_DrawLine+0x232>

		e2 = err; 
 8001cd2:	8afb      	ldrh	r3, [r7, #22]
 8001cd4:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001cd6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001cda:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001cde:	425b      	negs	r3, r3
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	dd09      	ble.n	8001cf8 <ST7565_DrawLine+0x210>
			err -= dy;
 8001ce4:	8afa      	ldrh	r2, [r7, #22]
 8001ce6:	8a3b      	ldrh	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001cee:	88fa      	ldrh	r2, [r7, #6]
 8001cf0:	89fb      	ldrh	r3, [r7, #14]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001cf8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001cfc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	dad1      	bge.n	8001ca8 <ST7565_DrawLine+0x1c0>
			err += dx;
 8001d04:	8afa      	ldrh	r2, [r7, #22]
 8001d06:	8a7b      	ldrh	r3, [r7, #18]
 8001d08:	4413      	add	r3, r2
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001d0e:	88ba      	ldrh	r2, [r7, #4]
 8001d10:	89bb      	ldrh	r3, [r7, #12]
 8001d12:	4413      	add	r3, r2
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	80bb      	strh	r3, [r7, #4]
		ST7565_Draw_pixel(x0, y0, c);
 8001d18:	e7c6      	b.n	8001ca8 <ST7565_DrawLine+0x1c0>
		if (x0 == x1 && y0 == y1) break;
 8001d1a:	bf00      	nop
		} 
	}
}
 8001d1c:	371c      	adds	r7, #28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd90      	pop	{r4, r7, pc}

08001d22 <ST7565_DrawRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001d22:	b590      	push	{r4, r7, lr}
 8001d24:	b085      	sub	sp, #20
 8001d26:	af02      	add	r7, sp, #8
 8001d28:	4604      	mov	r4, r0
 8001d2a:	4608      	mov	r0, r1
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	461a      	mov	r2, r3
 8001d30:	4623      	mov	r3, r4
 8001d32:	80fb      	strh	r3, [r7, #6]
 8001d34:	4603      	mov	r3, r0
 8001d36:	80bb      	strh	r3, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	807b      	strh	r3, [r7, #2]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	803b      	strh	r3, [r7, #0]
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001d40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d44:	2b7f      	cmp	r3, #127	; 0x7f
 8001d46:	dc6a      	bgt.n	8001e1e <ST7565_DrawRectangle+0xfc>
 8001d48:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d4c:	2b3f      	cmp	r3, #63	; 0x3f
 8001d4e:	dc66      	bgt.n	8001e1e <ST7565_DrawRectangle+0xfc>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001d50:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d58:	4413      	add	r3, r2
 8001d5a:	2b7f      	cmp	r3, #127	; 0x7f
 8001d5c:	dd04      	ble.n	8001d68 <ST7565_DrawRectangle+0x46>
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001d68:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d6c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001d70:	4413      	add	r3, r2
 8001d72:	2b3f      	cmp	r3, #63	; 0x3f
 8001d74:	dd04      	ble.n	8001d80 <ST7565_DrawRectangle+0x5e>
 8001d76:	88bb      	ldrh	r3, [r7, #4]
 8001d78:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	803b      	strh	r3, [r7, #0]
	
	// Draw 4 lines
	ST7565_DrawLine(x, y, x + w, y, c);         // Top line
 8001d80:	88fa      	ldrh	r2, [r7, #6]
 8001d82:	887b      	ldrh	r3, [r7, #2]
 8001d84:	4413      	add	r3, r2
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	b21a      	sxth	r2, r3
 8001d8a:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001d8e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001d92:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001d96:	7e3b      	ldrb	r3, [r7, #24]
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	4623      	mov	r3, r4
 8001d9c:	f7ff fea4 	bl	8001ae8 <ST7565_DrawLine>
	ST7565_DrawLine(x, y + h, x + w, y + h, c); // Bottom line
 8001da0:	88ba      	ldrh	r2, [r7, #4]
 8001da2:	883b      	ldrh	r3, [r7, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b219      	sxth	r1, r3
 8001daa:	88fa      	ldrh	r2, [r7, #6]
 8001dac:	887b      	ldrh	r3, [r7, #2]
 8001dae:	4413      	add	r3, r2
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	b21c      	sxth	r4, r3
 8001db4:	88ba      	ldrh	r2, [r7, #4]
 8001db6:	883b      	ldrh	r3, [r7, #0]
 8001db8:	4413      	add	r3, r2
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001dc2:	7e3b      	ldrb	r3, [r7, #24]
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	4622      	mov	r2, r4
 8001dca:	f7ff fe8d 	bl	8001ae8 <ST7565_DrawLine>
	ST7565_DrawLine(x, y, x, y + h, c);         // Left line
 8001dce:	88ba      	ldrh	r2, [r7, #4]
 8001dd0:	883b      	ldrh	r3, [r7, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	b21c      	sxth	r4, r3
 8001dd8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ddc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001de0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001de4:	7e3b      	ldrb	r3, [r7, #24]
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4623      	mov	r3, r4
 8001dea:	f7ff fe7d 	bl	8001ae8 <ST7565_DrawLine>
	ST7565_DrawLine(x + w, y, x + w, y + h, c); // Right line
 8001dee:	88fa      	ldrh	r2, [r7, #6]
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	4413      	add	r3, r2
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	b218      	sxth	r0, r3
 8001df8:	88fa      	ldrh	r2, [r7, #6]
 8001dfa:	887b      	ldrh	r3, [r7, #2]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	b21c      	sxth	r4, r3
 8001e02:	88ba      	ldrh	r2, [r7, #4]
 8001e04:	883b      	ldrh	r3, [r7, #0]
 8001e06:	4413      	add	r3, r2
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	b21a      	sxth	r2, r3
 8001e0c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001e10:	7e3b      	ldrb	r3, [r7, #24]
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	4613      	mov	r3, r2
 8001e16:	4622      	mov	r2, r4
 8001e18:	f7ff fe66 	bl	8001ae8 <ST7565_DrawLine>
 8001e1c:	e000      	b.n	8001e20 <ST7565_DrawRectangle+0xfe>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001e1e:	bf00      	nop
}
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd90      	pop	{r4, r7, pc}

08001e26 <ST7565_DrawFilledRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawFilledRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001e26:	b590      	push	{r4, r7, lr}
 8001e28:	b087      	sub	sp, #28
 8001e2a:	af02      	add	r7, sp, #8
 8001e2c:	4604      	mov	r4, r0
 8001e2e:	4608      	mov	r0, r1
 8001e30:	4611      	mov	r1, r2
 8001e32:	461a      	mov	r2, r3
 8001e34:	4623      	mov	r3, r4
 8001e36:	80fb      	strh	r3, [r7, #6]
 8001e38:	4603      	mov	r3, r0
 8001e3a:	80bb      	strh	r3, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
 8001e40:	4613      	mov	r3, r2
 8001e42:	803b      	strh	r3, [r7, #0]
uint8_t i;
	
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001e44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e48:	2b7f      	cmp	r3, #127	; 0x7f
 8001e4a:	dc41      	bgt.n	8001ed0 <ST7565_DrawFilledRectangle+0xaa>
 8001e4c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e50:	2b3f      	cmp	r3, #63	; 0x3f
 8001e52:	dc3d      	bgt.n	8001ed0 <ST7565_DrawFilledRectangle+0xaa>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001e54:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	2b7f      	cmp	r3, #127	; 0x7f
 8001e60:	dd04      	ble.n	8001e6c <ST7565_DrawFilledRectangle+0x46>
 8001e62:	88fb      	ldrh	r3, [r7, #6]
 8001e64:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001e6c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e70:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001e74:	4413      	add	r3, r2
 8001e76:	2b3f      	cmp	r3, #63	; 0x3f
 8001e78:	dd04      	ble.n	8001e84 <ST7565_DrawFilledRectangle+0x5e>
 8001e7a:	88bb      	ldrh	r3, [r7, #4]
 8001e7c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	803b      	strh	r3, [r7, #0]
	
	for (i = 0; i <= h; i++) ST7565_DrawLine(x, y + i, x + w, y + i, c);
 8001e84:	2300      	movs	r3, #0
 8001e86:	73fb      	strb	r3, [r7, #15]
 8001e88:	e01c      	b.n	8001ec4 <ST7565_DrawFilledRectangle+0x9e>
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	88bb      	ldrh	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	b219      	sxth	r1, r3
 8001e96:	88fa      	ldrh	r2, [r7, #6]
 8001e98:	887b      	ldrh	r3, [r7, #2]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	b21c      	sxth	r4, r3
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	88bb      	ldrh	r3, [r7, #4]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	b21a      	sxth	r2, r3
 8001eac:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001eb0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	4622      	mov	r2, r4
 8001eba:	f7ff fe15 	bl	8001ae8 <ST7565_DrawLine>
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	dddd      	ble.n	8001e8a <ST7565_DrawFilledRectangle+0x64>
 8001ece:	e000      	b.n	8001ed2 <ST7565_DrawFilledRectangle+0xac>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001ed0:	bf00      	nop
}
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd90      	pop	{r4, r7, pc}

08001ed8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001edc:	f3bf 8f4f 	dsb	sy
}
 8001ee0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001ee2:	4b06      	ldr	r3, [pc, #24]	; (8001efc <__NVIC_SystemReset+0x24>)
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001eea:	4904      	ldr	r1, [pc, #16]	; (8001efc <__NVIC_SystemReset+0x24>)
 8001eec:	4b04      	ldr	r3, [pc, #16]	; (8001f00 <__NVIC_SystemReset+0x28>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ef2:	f3bf 8f4f 	dsb	sy
}
 8001ef6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <__NVIC_SystemReset+0x20>
 8001efc:	e000ed00 	.word	0xe000ed00
 8001f00:	05fa0004 	.word	0x05fa0004

08001f04 <showCfg>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//------------------------------------------------------------------------------------------
void showCfg()
{
 8001f04:	b5b0      	push	{r4, r5, r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af04      	add	r7, sp, #16
	*strf = '\0';
 8001f0a:	4b20      	ldr	r3, [pc, #128]	; (8001f8c <showCfg+0x88>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_LIST; i++) {
 8001f10:	2300      	movs	r3, #0
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	e02d      	b.n	8001f72 <showCfg+0x6e>
		sprintf(strf+strlen(strf), "%u:%.1f:%s\r\n", list[i].band, list[i].freq, list[i].name);
 8001f16:	481d      	ldr	r0, [pc, #116]	; (8001f8c <showCfg+0x88>)
 8001f18:	f7fe f95a 	bl	80001d0 <strlen>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	4a1b      	ldr	r2, [pc, #108]	; (8001f8c <showCfg+0x88>)
 8001f20:	189c      	adds	r4, r3, r2
 8001f22:	491b      	ldr	r1, [pc, #108]	; (8001f90 <showCfg+0x8c>)
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	461d      	mov	r5, r3
 8001f34:	4916      	ldr	r1, [pc, #88]	; (8001f90 <showCfg+0x8c>)
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	440b      	add	r3, r1
 8001f42:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fafe 	bl	8000548 <__aeabi_f2d>
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	4a0e      	ldr	r2, [pc, #56]	; (8001f90 <showCfg+0x8c>)
 8001f58:	4413      	add	r3, r2
 8001f5a:	3305      	adds	r3, #5
 8001f5c:	9302      	str	r3, [sp, #8]
 8001f5e:	e9cd 0100 	strd	r0, r1, [sp]
 8001f62:	462a      	mov	r2, r5
 8001f64:	490b      	ldr	r1, [pc, #44]	; (8001f94 <showCfg+0x90>)
 8001f66:	4620      	mov	r0, r4
 8001f68:	f011 fd52 	bl	8013a10 <siprintf>
	for (int i = 0; i < MAX_LIST; i++) {
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b18      	cmp	r3, #24
 8001f76:	ddce      	ble.n	8001f16 <showCfg+0x12>
	}
	Report(0, "%s", strf);
 8001f78:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <showCfg+0x88>)
 8001f7a:	4907      	ldr	r1, [pc, #28]	; (8001f98 <showCfg+0x94>)
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f001 f883 	bl	8003088 <Report>
}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bdb0      	pop	{r4, r5, r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20001700 	.word	0x20001700
 8001f90:	20002f58 	.word	0x20002f58
 8001f94:	080175e0 	.word	0x080175e0
 8001f98:	080175f0 	.word	0x080175f0

08001f9c <errName>:
//------------------------------------------------------------------------------------------


//-------------------------------------------------------------------------------------------
static char *errName(uint16_t err)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	80fb      	strh	r3, [r7, #6]

	switch (err) {
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fac:	d06b      	beq.n	8002086 <errName+0xea>
 8001fae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fb2:	dc6a      	bgt.n	800208a <errName+0xee>
 8001fb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fb8:	d063      	beq.n	8002082 <errName+0xe6>
 8001fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fbe:	dc64      	bgt.n	800208a <errName+0xee>
 8001fc0:	2b80      	cmp	r3, #128	; 0x80
 8001fc2:	d05c      	beq.n	800207e <errName+0xe2>
 8001fc4:	2b80      	cmp	r3, #128	; 0x80
 8001fc6:	dc60      	bgt.n	800208a <errName+0xee>
 8001fc8:	2b20      	cmp	r3, #32
 8001fca:	dc47      	bgt.n	800205c <errName+0xc0>
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	dd5c      	ble.n	800208a <errName+0xee>
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	2b1f      	cmp	r3, #31
 8001fd4:	d859      	bhi.n	800208a <errName+0xee>
 8001fd6:	a201      	add	r2, pc, #4	; (adr r2, 8001fdc <errName+0x40>)
 8001fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fdc:	08002063 	.word	0x08002063
 8001fe0:	08002067 	.word	0x08002067
 8001fe4:	0800208b 	.word	0x0800208b
 8001fe8:	0800206b 	.word	0x0800206b
 8001fec:	0800208b 	.word	0x0800208b
 8001ff0:	0800208b 	.word	0x0800208b
 8001ff4:	0800208b 	.word	0x0800208b
 8001ff8:	0800206f 	.word	0x0800206f
 8001ffc:	0800208b 	.word	0x0800208b
 8002000:	0800208b 	.word	0x0800208b
 8002004:	0800208b 	.word	0x0800208b
 8002008:	0800208b 	.word	0x0800208b
 800200c:	0800208b 	.word	0x0800208b
 8002010:	0800208b 	.word	0x0800208b
 8002014:	0800208b 	.word	0x0800208b
 8002018:	08002073 	.word	0x08002073
 800201c:	0800208b 	.word	0x0800208b
 8002020:	0800208b 	.word	0x0800208b
 8002024:	0800208b 	.word	0x0800208b
 8002028:	0800208b 	.word	0x0800208b
 800202c:	0800208b 	.word	0x0800208b
 8002030:	0800208b 	.word	0x0800208b
 8002034:	0800208b 	.word	0x0800208b
 8002038:	0800208b 	.word	0x0800208b
 800203c:	0800208b 	.word	0x0800208b
 8002040:	0800208b 	.word	0x0800208b
 8002044:	0800208b 	.word	0x0800208b
 8002048:	0800208b 	.word	0x0800208b
 800204c:	0800208b 	.word	0x0800208b
 8002050:	0800208b 	.word	0x0800208b
 8002054:	0800208b 	.word	0x0800208b
 8002058:	08002077 	.word	0x08002077
 800205c:	2b40      	cmp	r3, #64	; 0x40
 800205e:	d00c      	beq.n	800207a <errName+0xde>
 8002060:	e013      	b.n	800208a <errName+0xee>
		case devTIK:// = 1,
			return "devTIK";
 8002062:	4b0d      	ldr	r3, [pc, #52]	; (8002098 <errName+0xfc>)
 8002064:	e012      	b.n	800208c <errName+0xf0>
		case devUART:// = 2,
			return "devUART";
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <errName+0x100>)
 8002068:	e010      	b.n	800208c <errName+0xf0>
		case devMEM://= 4,
			return "devMEM";
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <errName+0x104>)
 800206c:	e00e      	b.n	800208c <errName+0xf0>
		case devRTC:// = 8,
			return "devRTC";
 800206e:	4b0d      	ldr	r3, [pc, #52]	; (80020a4 <errName+0x108>)
 8002070:	e00c      	b.n	800208c <errName+0xf0>
		case devEVT:// = 0x10,
			return "devEVT";
 8002072:	4b0d      	ldr	r3, [pc, #52]	; (80020a8 <errName+0x10c>)
 8002074:	e00a      	b.n	800208c <errName+0xf0>
		case devSYS:// = 0x20,
			return "devSYS";
 8002076:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <errName+0x110>)
 8002078:	e008      	b.n	800208c <errName+0xf0>
		case devSPI:// = 0x40,
			return "devSPI";
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <errName+0x114>)
 800207c:	e006      	b.n	800208c <errName+0xf0>
		case devLCD:// = 0x80,
			return "devLCD";
 800207e:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <errName+0x118>)
 8002080:	e004      	b.n	800208c <errName+0xf0>
		case devRDA:// = 0x100,
			return "devRDA";
 8002082:	4b0d      	ldr	r3, [pc, #52]	; (80020b8 <errName+0x11c>)
 8002084:	e002      	b.n	800208c <errName+0xf0>
		case devFS:// = 0x200
			return "devFS";
 8002086:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <errName+0x120>)
 8002088:	e000      	b.n	800208c <errName+0xf0>
		case devQUE:// = 0x800
			return "devQUE";
#endif
	}

	return "???";
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <errName+0x124>)
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	080175f4 	.word	0x080175f4
 800209c:	080175fc 	.word	0x080175fc
 80020a0:	08017604 	.word	0x08017604
 80020a4:	0801760c 	.word	0x0801760c
 80020a8:	08017614 	.word	0x08017614
 80020ac:	0801761c 	.word	0x0801761c
 80020b0:	08017624 	.word	0x08017624
 80020b4:	0801762c 	.word	0x0801762c
 80020b8:	08017634 	.word	0x08017634
 80020bc:	0801763c 	.word	0x0801763c
 80020c0:	080175ac 	.word	0x080175ac

080020c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020ca:	f005 fa06 	bl	80074da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ce:	f000 f899 	bl	8002204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d2:	f000 fb3f 	bl	8002754 <MX_GPIO_Init>
  MX_TIM4_Init();
 80020d6:	f000 f9ff 	bl	80024d8 <MX_TIM4_Init>
  MX_DMA_Init();
 80020da:	f000 fae1 	bl	80026a0 <MX_DMA_Init>
  MX_RTC_Init();
 80020de:	f000 f923 	bl	8002328 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80020e2:	f000 fa7d 	bl	80025e0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80020e6:	f000 f9b9 	bl	800245c <MX_SPI2_Init>
  MX_SPI1_Init();
 80020ea:	f000 f979 	bl	80023e0 <MX_SPI1_Init>
  MX_I2C1_Init();
 80020ee:	f000 f8db 	bl	80022a8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80020f2:	f000 faa5 	bl	8002640 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80020f6:	f000 fa3d 	bl	8002574 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


    if (HAL_TIM_Base_Start_IT(tikPort) != HAL_OK) devError |= devTIK;
 80020fa:	4b33      	ldr	r3, [pc, #204]	; (80021c8 <main+0x104>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f00a ff9e 	bl	800d040 <HAL_TIM_Base_Start_IT>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d006      	beq.n	8002118 <main+0x54>
 800210a:	4b30      	ldr	r3, [pc, #192]	; (80021cc <main+0x108>)
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	4b2d      	ldr	r3, [pc, #180]	; (80021cc <main+0x108>)
 8002116:	801a      	strh	r2, [r3, #0]

    if (HAL_UART_Receive_IT(cmdPort, &rxByte, 1) != HAL_OK) devError |= devUART;
 8002118:	4b2d      	ldr	r3, [pc, #180]	; (80021d0 <main+0x10c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2201      	movs	r2, #1
 800211e:	492d      	ldr	r1, [pc, #180]	; (80021d4 <main+0x110>)
 8002120:	4618      	mov	r0, r3
 8002122:	f00b fc35 	bl	800d990 <HAL_UART_Receive_IT>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d006      	beq.n	800213a <main+0x76>
 800212c:	4b27      	ldr	r3, [pc, #156]	; (80021cc <main+0x108>)
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	f043 0302 	orr.w	r3, r3, #2
 8002134:	b29a      	uxth	r2, r3
 8002136:	4b25      	ldr	r3, [pc, #148]	; (80021cc <main+0x108>)
 8002138:	801a      	strh	r2, [r3, #0]
#if defined(SET_BLE) || defined(SET_AUDIO)
    if (HAL_UART_Receive_IT(blePort, &rxbByte, 1) != HAL_OK) devError |= devBLE;
#endif

    for (int8_t i = 0; i < 4; i++) {
 800213a:	2300      	movs	r3, #0
 800213c:	71fb      	strb	r3, [r7, #7]
 800213e:	e011      	b.n	8002164 <main+0xa0>
    	errLedOn(true);
 8002140:	2001      	movs	r0, #1
 8002142:	f000 fe2d 	bl	8002da0 <errLedOn>
    	HAL_Delay(100);
 8002146:	2064      	movs	r0, #100	; 0x64
 8002148:	f005 fa00 	bl	800754c <HAL_Delay>
    	errLedOn(false);
 800214c:	2000      	movs	r0, #0
 800214e:	f000 fe27 	bl	8002da0 <errLedOn>
    	HAL_Delay(100);
 8002152:	2064      	movs	r0, #100	; 0x64
 8002154:	f005 f9fa 	bl	800754c <HAL_Delay>
    for (int8_t i = 0; i < 4; i++) {
 8002158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215c:	b2db      	uxtb	r3, r3
 800215e:	3301      	adds	r3, #1
 8002160:	b2db      	uxtb	r3, r3
 8002162:	71fb      	strb	r3, [r7, #7]
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	2b03      	cmp	r3, #3
 800216a:	dde9      	ble.n	8002140 <main+0x7c>
    }

    set_Date(epoch);
 800216c:	4b1a      	ldr	r3, [pc, #104]	; (80021d8 <main+0x114>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fe8f 	bl	8002e94 <set_Date>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002176:	f00d f82b 	bl	800f1d0 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of itSem */
  itSemHandle = osSemaphoreNew(1, 1, &itSem_attributes);
 800217a:	4a18      	ldr	r2, [pc, #96]	; (80021dc <main+0x118>)
 800217c:	2101      	movs	r1, #1
 800217e:	2001      	movs	r0, #1
 8002180:	f00d f90a 	bl	800f398 <osSemaphoreNew>
 8002184:	4603      	mov	r3, r0
 8002186:	4a16      	ldr	r2, [pc, #88]	; (80021e0 <main+0x11c>)
 8002188:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of evtQue */
  evtQueHandle = osMessageQueueNew (8, sizeof(rec_evt_t), &evtQue_attributes);
 800218a:	4a16      	ldr	r2, [pc, #88]	; (80021e4 <main+0x120>)
 800218c:	2108      	movs	r1, #8
 800218e:	2008      	movs	r0, #8
 8002190:	f00d fa22 	bl	800f5d8 <osMessageQueueNew>
 8002194:	4603      	mov	r3, r0
 8002196:	4a14      	ldr	r2, [pc, #80]	; (80021e8 <main+0x124>)
 8002198:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(StartTask, NULL, &defTask_attributes);
 800219a:	4a14      	ldr	r2, [pc, #80]	; (80021ec <main+0x128>)
 800219c:	2100      	movs	r1, #0
 800219e:	4814      	ldr	r0, [pc, #80]	; (80021f0 <main+0x12c>)
 80021a0:	f00d f862 	bl	800f268 <osThreadNew>
 80021a4:	4603      	mov	r3, r0
 80021a6:	4a13      	ldr	r2, [pc, #76]	; (80021f4 <main+0x130>)
 80021a8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_Delay(250);
 80021aa:	20fa      	movs	r0, #250	; 0xfa
 80021ac:	f005 f9ce 	bl	800754c <HAL_Delay>
  irdTaskHandle = osThreadNew(irdTask, NULL, &irdTask_attributes);
 80021b0:	4a11      	ldr	r2, [pc, #68]	; (80021f8 <main+0x134>)
 80021b2:	2100      	movs	r1, #0
 80021b4:	4811      	ldr	r0, [pc, #68]	; (80021fc <main+0x138>)
 80021b6:	f00d f857 	bl	800f268 <osThreadNew>
 80021ba:	4603      	mov	r3, r0
 80021bc:	4a10      	ldr	r2, [pc, #64]	; (8002200 <main+0x13c>)
 80021be:	6013      	str	r3, [r2, #0]
  /* add events, ... */
  //osStat = osKernelStart();
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80021c0:	f00d f82c 	bl	800f21c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021c4:	e7fe      	b.n	80021c4 <main+0x100>
 80021c6:	bf00      	nop
 80021c8:	2000000c 	.word	0x2000000c
 80021cc:	20001b00 	.word	0x20001b00
 80021d0:	20000014 	.word	0x20000014
 80021d4:	20001b10 	.word	0x20001b10
 80021d8:	2000001c 	.word	0x2000001c
 80021dc:	080187f4 	.word	0x080187f4
 80021e0:	20000e78 	.word	0x20000e78
 80021e4:	080187dc 	.word	0x080187dc
 80021e8:	20000e6c 	.word	0x20000e6c
 80021ec:	080187b8 	.word	0x080187b8
 80021f0:	08003d15 	.word	0x08003d15
 80021f4:	20000e68 	.word	0x20000e68
 80021f8:	08018804 	.word	0x08018804
 80021fc:	08003899 	.word	0x08003899
 8002200:	20000e7c 	.word	0x20000e7c

08002204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b096      	sub	sp, #88	; 0x58
 8002208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	2244      	movs	r2, #68	; 0x44
 8002210:	2100      	movs	r1, #0
 8002212:	4618      	mov	r0, r3
 8002214:	f010 fe7b 	bl	8012f0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002218:	463b      	mov	r3, r7
 800221a:	2200      	movs	r2, #0
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	605a      	str	r2, [r3, #4]
 8002220:	609a      	str	r2, [r3, #8]
 8002222:	60da      	str	r2, [r3, #12]
 8002224:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002226:	f44f 7000 	mov.w	r0, #512	; 0x200
 800222a:	f007 fc01 	bl	8009a30 <HAL_PWREx_ControlVoltageScaling>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002234:	f003 f9a2 	bl	800557c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002238:	2309      	movs	r3, #9
 800223a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800223c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002240:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002242:	2301      	movs	r3, #1
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002246:	2302      	movs	r3, #2
 8002248:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800224a:	2303      	movs	r3, #3
 800224c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800224e:	2301      	movs	r3, #1
 8002250:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8002252:	2314      	movs	r3, #20
 8002254:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002256:	2307      	movs	r3, #7
 8002258:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800225a:	2302      	movs	r3, #2
 800225c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800225e:	2302      	movs	r3, #2
 8002260:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002262:	f107 0314 	add.w	r3, r7, #20
 8002266:	4618      	mov	r0, r3
 8002268:	f007 fc80 	bl	8009b6c <HAL_RCC_OscConfig>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002272:	f003 f983 	bl	800557c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002276:	230f      	movs	r3, #15
 8002278:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800227a:	2303      	movs	r3, #3
 800227c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800228a:	463b      	mov	r3, r7
 800228c:	2104      	movs	r1, #4
 800228e:	4618      	mov	r0, r3
 8002290:	f008 f848 	bl	800a324 <HAL_RCC_ClockConfig>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800229a:	f003 f96f 	bl	800557c <Error_Handler>
  }
}
 800229e:	bf00      	nop
 80022a0:	3758      	adds	r7, #88	; 0x58
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022ac:	4b1b      	ldr	r3, [pc, #108]	; (800231c <MX_I2C1_Init+0x74>)
 80022ae:	4a1c      	ldr	r2, [pc, #112]	; (8002320 <MX_I2C1_Init+0x78>)
 80022b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702D95;
 80022b2:	4b1a      	ldr	r3, [pc, #104]	; (800231c <MX_I2C1_Init+0x74>)
 80022b4:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <MX_I2C1_Init+0x7c>)
 80022b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022b8:	4b18      	ldr	r3, [pc, #96]	; (800231c <MX_I2C1_Init+0x74>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022be:	4b17      	ldr	r3, [pc, #92]	; (800231c <MX_I2C1_Init+0x74>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022c4:	4b15      	ldr	r3, [pc, #84]	; (800231c <MX_I2C1_Init+0x74>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022ca:	4b14      	ldr	r3, [pc, #80]	; (800231c <MX_I2C1_Init+0x74>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <MX_I2C1_Init+0x74>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022d6:	4b11      	ldr	r3, [pc, #68]	; (800231c <MX_I2C1_Init+0x74>)
 80022d8:	2200      	movs	r2, #0
 80022da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <MX_I2C1_Init+0x74>)
 80022de:	2200      	movs	r2, #0
 80022e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022e2:	480e      	ldr	r0, [pc, #56]	; (800231c <MX_I2C1_Init+0x74>)
 80022e4:	f005 fec8 	bl	8008078 <HAL_I2C_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80022ee:	f003 f945 	bl	800557c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 80022f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022f6:	4809      	ldr	r0, [pc, #36]	; (800231c <MX_I2C1_Init+0x74>)
 80022f8:	f007 fa80 	bl	80097fc <HAL_I2CEx_ConfigAnalogFilter>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002302:	f003 f93b 	bl	800557c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002306:	2100      	movs	r1, #0
 8002308:	4804      	ldr	r0, [pc, #16]	; (800231c <MX_I2C1_Init+0x74>)
 800230a:	f007 fac2 	bl	8009892 <HAL_I2CEx_ConfigDigitalFilter>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002314:	f003 f932 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000990 	.word	0x20000990
 8002320:	40005400 	.word	0x40005400
 8002324:	00702d95 	.word	0x00702d95

08002328 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800233c:	2300      	movs	r3, #0
 800233e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002340:	4b25      	ldr	r3, [pc, #148]	; (80023d8 <MX_RTC_Init+0xb0>)
 8002342:	4a26      	ldr	r2, [pc, #152]	; (80023dc <MX_RTC_Init+0xb4>)
 8002344:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002346:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <MX_RTC_Init+0xb0>)
 8002348:	2200      	movs	r2, #0
 800234a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800234c:	4b22      	ldr	r3, [pc, #136]	; (80023d8 <MX_RTC_Init+0xb0>)
 800234e:	227f      	movs	r2, #127	; 0x7f
 8002350:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002352:	4b21      	ldr	r3, [pc, #132]	; (80023d8 <MX_RTC_Init+0xb0>)
 8002354:	22ff      	movs	r2, #255	; 0xff
 8002356:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002358:	4b1f      	ldr	r3, [pc, #124]	; (80023d8 <MX_RTC_Init+0xb0>)
 800235a:	2200      	movs	r2, #0
 800235c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800235e:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <MX_RTC_Init+0xb0>)
 8002360:	2200      	movs	r2, #0
 8002362:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002364:	4b1c      	ldr	r3, [pc, #112]	; (80023d8 <MX_RTC_Init+0xb0>)
 8002366:	2200      	movs	r2, #0
 8002368:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800236a:	4b1b      	ldr	r3, [pc, #108]	; (80023d8 <MX_RTC_Init+0xb0>)
 800236c:	2200      	movs	r2, #0
 800236e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002370:	4819      	ldr	r0, [pc, #100]	; (80023d8 <MX_RTC_Init+0xb0>)
 8002372:	f008 fee9 	bl	800b148 <HAL_RTC_Init>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800237c:	f003 f8fe 	bl	800557c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002380:	2300      	movs	r3, #0
 8002382:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002384:	2300      	movs	r3, #0
 8002386:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002388:	2300      	movs	r3, #0
 800238a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800238c:	2300      	movs	r3, #0
 800238e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	2201      	movs	r2, #1
 8002398:	4619      	mov	r1, r3
 800239a:	480f      	ldr	r0, [pc, #60]	; (80023d8 <MX_RTC_Init+0xb0>)
 800239c:	f008 ff4f 	bl	800b23e <HAL_RTC_SetTime>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80023a6:	f003 f8e9 	bl	800557c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80023aa:	2303      	movs	r3, #3
 80023ac:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 80023ae:	2307      	movs	r3, #7
 80023b0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 80023b2:	2306      	movs	r3, #6
 80023b4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 80023b6:	2322      	movs	r3, #34	; 0x22
 80023b8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80023ba:	463b      	mov	r3, r7
 80023bc:	2201      	movs	r2, #1
 80023be:	4619      	mov	r1, r3
 80023c0:	4805      	ldr	r0, [pc, #20]	; (80023d8 <MX_RTC_Init+0xb0>)
 80023c2:	f009 f835 	bl	800b430 <HAL_RTC_SetDate>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80023cc:	f003 f8d6 	bl	800557c <Error_Handler>

  //set_Date(epoch);

  /* USER CODE END RTC_Init 2 */

}
 80023d0:	bf00      	nop
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	20000a74 	.word	0x20000a74
 80023dc:	40002800 	.word	0x40002800

080023e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023e4:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <MX_SPI1_Init+0x74>)
 80023e6:	4a1c      	ldr	r2, [pc, #112]	; (8002458 <MX_SPI1_Init+0x78>)
 80023e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <MX_SPI1_Init+0x74>)
 80023ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023f2:	4b18      	ldr	r3, [pc, #96]	; (8002454 <MX_SPI1_Init+0x74>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023f8:	4b16      	ldr	r3, [pc, #88]	; (8002454 <MX_SPI1_Init+0x74>)
 80023fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002400:	4b14      	ldr	r3, [pc, #80]	; (8002454 <MX_SPI1_Init+0x74>)
 8002402:	2200      	movs	r2, #0
 8002404:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002406:	4b13      	ldr	r3, [pc, #76]	; (8002454 <MX_SPI1_Init+0x74>)
 8002408:	2200      	movs	r2, #0
 800240a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800240c:	4b11      	ldr	r3, [pc, #68]	; (8002454 <MX_SPI1_Init+0x74>)
 800240e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002412:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002414:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <MX_SPI1_Init+0x74>)
 8002416:	2208      	movs	r2, #8
 8002418:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800241a:	4b0e      	ldr	r3, [pc, #56]	; (8002454 <MX_SPI1_Init+0x74>)
 800241c:	2200      	movs	r2, #0
 800241e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <MX_SPI1_Init+0x74>)
 8002422:	2200      	movs	r2, #0
 8002424:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002426:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <MX_SPI1_Init+0x74>)
 8002428:	2200      	movs	r2, #0
 800242a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <MX_SPI1_Init+0x74>)
 800242e:	2207      	movs	r2, #7
 8002430:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <MX_SPI1_Init+0x74>)
 8002434:	2200      	movs	r2, #0
 8002436:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002438:	4b06      	ldr	r3, [pc, #24]	; (8002454 <MX_SPI1_Init+0x74>)
 800243a:	2200      	movs	r2, #0
 800243c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800243e:	4805      	ldr	r0, [pc, #20]	; (8002454 <MX_SPI1_Init+0x74>)
 8002440:	f009 f99c 	bl	800b77c <HAL_SPI_Init>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800244a:	f003 f897 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000a98 	.word	0x20000a98
 8002458:	40013000 	.word	0x40013000

0800245c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002460:	4b1b      	ldr	r3, [pc, #108]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002462:	4a1c      	ldr	r2, [pc, #112]	; (80024d4 <MX_SPI2_Init+0x78>)
 8002464:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002466:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002468:	f44f 7282 	mov.w	r2, #260	; 0x104
 800246c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800246e:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002474:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002476:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800247a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <MX_SPI2_Init+0x74>)
 800247e:	2200      	movs	r2, #0
 8002480:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002482:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002484:	2200      	movs	r2, #0
 8002486:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002488:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <MX_SPI2_Init+0x74>)
 800248a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800248e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002490:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002492:	2200      	movs	r2, #0
 8002494:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <MX_SPI2_Init+0x74>)
 8002498:	2200      	movs	r2, #0
 800249a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <MX_SPI2_Init+0x74>)
 800249e:	2200      	movs	r2, #0
 80024a0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024a2:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <MX_SPI2_Init+0x74>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80024a8:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <MX_SPI2_Init+0x74>)
 80024aa:	2207      	movs	r2, #7
 80024ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024ae:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <MX_SPI2_Init+0x74>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <MX_SPI2_Init+0x74>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024ba:	4805      	ldr	r0, [pc, #20]	; (80024d0 <MX_SPI2_Init+0x74>)
 80024bc:	f009 f95e 	bl	800b77c <HAL_SPI_Init>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80024c6:	f003 f859 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000afc 	.word	0x20000afc
 80024d4:	40003800 	.word	0x40003800

080024d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b088      	sub	sp, #32
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024de:	f107 0310 	add.w	r3, r7, #16
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]
 80024e8:	609a      	str	r2, [r3, #8]
 80024ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN TIM4_Init 1 */

  // interupt every 10 ms

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024f6:	4b1d      	ldr	r3, [pc, #116]	; (800256c <MX_TIM4_Init+0x94>)
 80024f8:	4a1d      	ldr	r2, [pc, #116]	; (8002570 <MX_TIM4_Init+0x98>)
 80024fa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 80024fc:	4b1b      	ldr	r3, [pc, #108]	; (800256c <MX_TIM4_Init+0x94>)
 80024fe:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002502:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002504:	4b19      	ldr	r3, [pc, #100]	; (800256c <MX_TIM4_Init+0x94>)
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800250a:	4b18      	ldr	r3, [pc, #96]	; (800256c <MX_TIM4_Init+0x94>)
 800250c:	2263      	movs	r2, #99	; 0x63
 800250e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002510:	4b16      	ldr	r3, [pc, #88]	; (800256c <MX_TIM4_Init+0x94>)
 8002512:	2200      	movs	r2, #0
 8002514:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002516:	4b15      	ldr	r3, [pc, #84]	; (800256c <MX_TIM4_Init+0x94>)
 8002518:	2280      	movs	r2, #128	; 0x80
 800251a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800251c:	4813      	ldr	r0, [pc, #76]	; (800256c <MX_TIM4_Init+0x94>)
 800251e:	f00a fd37 	bl	800cf90 <HAL_TIM_Base_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002528:	f003 f828 	bl	800557c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800252c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002530:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002532:	f107 0310 	add.w	r3, r7, #16
 8002536:	4619      	mov	r1, r3
 8002538:	480c      	ldr	r0, [pc, #48]	; (800256c <MX_TIM4_Init+0x94>)
 800253a:	f00a ff10 	bl	800d35e <HAL_TIM_ConfigClockSource>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002544:	f003 f81a 	bl	800557c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002548:	2300      	movs	r3, #0
 800254a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254c:	2300      	movs	r3, #0
 800254e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002550:	1d3b      	adds	r3, r7, #4
 8002552:	4619      	mov	r1, r3
 8002554:	4805      	ldr	r0, [pc, #20]	; (800256c <MX_TIM4_Init+0x94>)
 8002556:	f00b f927 	bl	800d7a8 <HAL_TIMEx_MasterConfigSynchronization>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002560:	f003 f80c 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002564:	bf00      	nop
 8002566:	3720      	adds	r7, #32
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000c38 	.word	0x20000c38
 8002570:	40000800 	.word	0x40000800

08002574 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002584:	4b14      	ldr	r3, [pc, #80]	; (80025d8 <MX_TIM6_Init+0x64>)
 8002586:	4a15      	ldr	r2, [pc, #84]	; (80025dc <MX_TIM6_Init+0x68>)
 8002588:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 399;
 800258a:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <MX_TIM6_Init+0x64>)
 800258c:	f240 128f 	movw	r2, #399	; 0x18f
 8002590:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002592:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <MX_TIM6_Init+0x64>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4;
 8002598:	4b0f      	ldr	r3, [pc, #60]	; (80025d8 <MX_TIM6_Init+0x64>)
 800259a:	2204      	movs	r2, #4
 800259c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800259e:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <MX_TIM6_Init+0x64>)
 80025a0:	2280      	movs	r2, #128	; 0x80
 80025a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025a4:	480c      	ldr	r0, [pc, #48]	; (80025d8 <MX_TIM6_Init+0x64>)
 80025a6:	f00a fcf3 	bl	800cf90 <HAL_TIM_Base_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80025b0:	f002 ffe4 	bl	800557c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b4:	2300      	movs	r3, #0
 80025b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025bc:	1d3b      	adds	r3, r7, #4
 80025be:	4619      	mov	r1, r3
 80025c0:	4805      	ldr	r0, [pc, #20]	; (80025d8 <MX_TIM6_Init+0x64>)
 80025c2:	f00b f8f1 	bl	800d7a8 <HAL_TIMEx_MasterConfigSynchronization>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80025cc:	f002 ffd6 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000c84 	.word	0x20000c84
 80025dc:	40001000 	.word	0x40001000

080025e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025e4:	4b14      	ldr	r3, [pc, #80]	; (8002638 <MX_USART2_UART_Init+0x58>)
 80025e6:	4a15      	ldr	r2, [pc, #84]	; (800263c <MX_USART2_UART_Init+0x5c>)
 80025e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80025ea:	4b13      	ldr	r3, [pc, #76]	; (8002638 <MX_USART2_UART_Init+0x58>)
 80025ec:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80025f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025f2:	4b11      	ldr	r3, [pc, #68]	; (8002638 <MX_USART2_UART_Init+0x58>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025f8:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <MX_USART2_UART_Init+0x58>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025fe:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <MX_USART2_UART_Init+0x58>)
 8002600:	2200      	movs	r2, #0
 8002602:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002604:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <MX_USART2_UART_Init+0x58>)
 8002606:	220c      	movs	r2, #12
 8002608:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260a:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <MX_USART2_UART_Init+0x58>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002610:	4b09      	ldr	r3, [pc, #36]	; (8002638 <MX_USART2_UART_Init+0x58>)
 8002612:	2200      	movs	r2, #0
 8002614:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002616:	4b08      	ldr	r3, [pc, #32]	; (8002638 <MX_USART2_UART_Init+0x58>)
 8002618:	2200      	movs	r2, #0
 800261a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <MX_USART2_UART_Init+0x58>)
 800261e:	2200      	movs	r2, #0
 8002620:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002622:	4805      	ldr	r0, [pc, #20]	; (8002638 <MX_USART2_UART_Init+0x58>)
 8002624:	f00b f966 	bl	800d8f4 <HAL_UART_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800262e:	f002 ffa5 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000cd0 	.word	0x20000cd0
 800263c:	40004400 	.word	0x40004400

08002640 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002644:	4b14      	ldr	r3, [pc, #80]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002646:	4a15      	ldr	r2, [pc, #84]	; (800269c <MX_USART3_UART_Init+0x5c>)
 8002648:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800264a:	4b13      	ldr	r3, [pc, #76]	; (8002698 <MX_USART3_UART_Init+0x58>)
 800264c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002650:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002652:	4b11      	ldr	r3, [pc, #68]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002654:	2200      	movs	r2, #0
 8002656:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002658:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <MX_USART3_UART_Init+0x58>)
 800265a:	2200      	movs	r2, #0
 800265c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800265e:	4b0e      	ldr	r3, [pc, #56]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002660:	2200      	movs	r2, #0
 8002662:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002664:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002666:	220c      	movs	r2, #12
 8002668:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800266a:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <MX_USART3_UART_Init+0x58>)
 800266c:	2200      	movs	r2, #0
 800266e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002670:	4b09      	ldr	r3, [pc, #36]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002672:	2200      	movs	r2, #0
 8002674:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002678:	2200      	movs	r2, #0
 800267a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800267c:	4b06      	ldr	r3, [pc, #24]	; (8002698 <MX_USART3_UART_Init+0x58>)
 800267e:	2200      	movs	r2, #0
 8002680:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002682:	4805      	ldr	r0, [pc, #20]	; (8002698 <MX_USART3_UART_Init+0x58>)
 8002684:	f00b f936 	bl	800d8f4 <HAL_UART_Init>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800268e:	f002 ff75 	bl	800557c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000d54 	.word	0x20000d54
 800269c:	40004800 	.word	0x40004800

080026a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80026a6:	4b2a      	ldr	r3, [pc, #168]	; (8002750 <MX_DMA_Init+0xb0>)
 80026a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026aa:	4a29      	ldr	r2, [pc, #164]	; (8002750 <MX_DMA_Init+0xb0>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	6493      	str	r3, [r2, #72]	; 0x48
 80026b2:	4b27      	ldr	r3, [pc, #156]	; (8002750 <MX_DMA_Init+0xb0>)
 80026b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	607b      	str	r3, [r7, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80026be:	4b24      	ldr	r3, [pc, #144]	; (8002750 <MX_DMA_Init+0xb0>)
 80026c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026c2:	4a23      	ldr	r2, [pc, #140]	; (8002750 <MX_DMA_Init+0xb0>)
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	6493      	str	r3, [r2, #72]	; 0x48
 80026ca:	4b21      	ldr	r3, [pc, #132]	; (8002750 <MX_DMA_Init+0xb0>)
 80026cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	603b      	str	r3, [r7, #0]
 80026d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80026d6:	2200      	movs	r2, #0
 80026d8:	2105      	movs	r1, #5
 80026da:	200c      	movs	r0, #12
 80026dc:	f005 f812 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80026e0:	200c      	movs	r0, #12
 80026e2:	f005 f82b 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80026e6:	2200      	movs	r2, #0
 80026e8:	2105      	movs	r1, #5
 80026ea:	200e      	movs	r0, #14
 80026ec:	f005 f80a 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80026f0:	200e      	movs	r0, #14
 80026f2:	f005 f823 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2105      	movs	r1, #5
 80026fa:	200f      	movs	r0, #15
 80026fc:	f005 f802 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002700:	200f      	movs	r0, #15
 8002702:	f005 f81b 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2105      	movs	r1, #5
 800270a:	2010      	movs	r0, #16
 800270c:	f004 fffa 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002710:	2010      	movs	r0, #16
 8002712:	f005 f813 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8002716:	2200      	movs	r2, #0
 8002718:	2105      	movs	r1, #5
 800271a:	2011      	movs	r0, #17
 800271c:	f004 fff2 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002720:	2011      	movs	r0, #17
 8002722:	f005 f80b 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 5, 0);
 8002726:	2200      	movs	r2, #0
 8002728:	2105      	movs	r1, #5
 800272a:	203b      	movs	r0, #59	; 0x3b
 800272c:	f004 ffea 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002730:	203b      	movs	r0, #59	; 0x3b
 8002732:	f005 f803 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 5, 0);
 8002736:	2200      	movs	r2, #0
 8002738:	2105      	movs	r1, #5
 800273a:	2044      	movs	r0, #68	; 0x44
 800273c:	f004 ffe2 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8002740:	2044      	movs	r0, #68	; 0x44
 8002742:	f004 fffb 	bl	800773c <HAL_NVIC_EnableIRQ>

}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000

08002754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08a      	sub	sp, #40	; 0x28
 8002758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	605a      	str	r2, [r3, #4]
 8002764:	609a      	str	r2, [r3, #8]
 8002766:	60da      	str	r2, [r3, #12]
 8002768:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800276a:	4b80      	ldr	r3, [pc, #512]	; (800296c <MX_GPIO_Init+0x218>)
 800276c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276e:	4a7f      	ldr	r2, [pc, #508]	; (800296c <MX_GPIO_Init+0x218>)
 8002770:	f043 0304 	orr.w	r3, r3, #4
 8002774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002776:	4b7d      	ldr	r3, [pc, #500]	; (800296c <MX_GPIO_Init+0x218>)
 8002778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800277a:	f003 0304 	and.w	r3, r3, #4
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002782:	4b7a      	ldr	r3, [pc, #488]	; (800296c <MX_GPIO_Init+0x218>)
 8002784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002786:	4a79      	ldr	r2, [pc, #484]	; (800296c <MX_GPIO_Init+0x218>)
 8002788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800278c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800278e:	4b77      	ldr	r3, [pc, #476]	; (800296c <MX_GPIO_Init+0x218>)
 8002790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800279a:	4b74      	ldr	r3, [pc, #464]	; (800296c <MX_GPIO_Init+0x218>)
 800279c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279e:	4a73      	ldr	r2, [pc, #460]	; (800296c <MX_GPIO_Init+0x218>)
 80027a0:	f043 0301 	orr.w	r3, r3, #1
 80027a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027a6:	4b71      	ldr	r3, [pc, #452]	; (800296c <MX_GPIO_Init+0x218>)
 80027a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	60bb      	str	r3, [r7, #8]
 80027b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b2:	4b6e      	ldr	r3, [pc, #440]	; (800296c <MX_GPIO_Init+0x218>)
 80027b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b6:	4a6d      	ldr	r2, [pc, #436]	; (800296c <MX_GPIO_Init+0x218>)
 80027b8:	f043 0302 	orr.w	r3, r3, #2
 80027bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027be:	4b6b      	ldr	r3, [pc, #428]	; (800296c <MX_GPIO_Init+0x218>)
 80027c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	607b      	str	r3, [r7, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ca:	4b68      	ldr	r3, [pc, #416]	; (800296c <MX_GPIO_Init+0x218>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ce:	4a67      	ldr	r2, [pc, #412]	; (800296c <MX_GPIO_Init+0x218>)
 80027d0:	f043 0308 	orr.w	r3, r3, #8
 80027d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027d6:	4b65      	ldr	r3, [pc, #404]	; (800296c <MX_GPIO_Init+0x218>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	603b      	str	r3, [r7, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISPLAY_ON_Pin|ERR_LED_Pin, GPIO_PIN_RESET);
 80027e2:	2200      	movs	r2, #0
 80027e4:	2109      	movs	r1, #9
 80027e6:	4862      	ldr	r0, [pc, #392]	; (8002970 <MX_GPIO_Init+0x21c>)
 80027e8:	f005 fbfc 	bl	8007fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIK_LED_GPIO_Port, TIK_LED_Pin, GPIO_PIN_RESET);
 80027ec:	2200      	movs	r2, #0
 80027ee:	2102      	movs	r1, #2
 80027f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f4:	f005 fbf6 	bl	8007fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80027f8:	2201      	movs	r2, #1
 80027fa:	2110      	movs	r1, #16
 80027fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002800:	f005 fbf0 	bl	8007fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI1_DC_Pin, GPIO_PIN_SET);
 8002804:	2201      	movs	r2, #1
 8002806:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 800280a:	485a      	ldr	r0, [pc, #360]	; (8002974 <MX_GPIO_Init+0x220>)
 800280c:	f005 fbea 	bl	8007fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8002810:	2201      	movs	r2, #1
 8002812:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002816:	4856      	ldr	r0, [pc, #344]	; (8002970 <MX_GPIO_Init+0x21c>)
 8002818:	f005 fbe4 	bl	8007fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RST_GPIO_Port, SPI1_RST_Pin, GPIO_PIN_SET);
 800281c:	2201      	movs	r2, #1
 800281e:	2104      	movs	r1, #4
 8002820:	4855      	ldr	r0, [pc, #340]	; (8002978 <MX_GPIO_Init+0x224>)
 8002822:	f005 fbdf 	bl	8007fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DISPLAY_ON_Pin */
  GPIO_InitStruct.Pin = DISPLAY_ON_Pin;
 8002826:	2301      	movs	r3, #1
 8002828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800282a:	2301      	movs	r3, #1
 800282c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800282e:	2302      	movs	r3, #2
 8002830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002832:	2300      	movs	r3, #0
 8002834:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPLAY_ON_GPIO_Port, &GPIO_InitStruct);
 8002836:	f107 0314 	add.w	r3, r7, #20
 800283a:	4619      	mov	r1, r3
 800283c:	484c      	ldr	r0, [pc, #304]	; (8002970 <MX_GPIO_Init+0x21c>)
 800283e:	f005 fa0f 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 8002842:	2306      	movs	r3, #6
 8002844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002846:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800284a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800284c:	2301      	movs	r3, #1
 800284e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002850:	f107 0314 	add.w	r3, r7, #20
 8002854:	4619      	mov	r1, r3
 8002856:	4846      	ldr	r0, [pc, #280]	; (8002970 <MX_GPIO_Init+0x21c>)
 8002858:	f005 fa02 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ERR_LED_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin;
 800285c:	2308      	movs	r3, #8
 800285e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002860:	2301      	movs	r3, #1
 8002862:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002864:	2300      	movs	r3, #0
 8002866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002868:	2301      	movs	r3, #1
 800286a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERR_LED_GPIO_Port, &GPIO_InitStruct);
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	4619      	mov	r1, r3
 8002872:	483f      	ldr	r0, [pc, #252]	; (8002970 <MX_GPIO_Init+0x21c>)
 8002874:	f005 f9f4 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIK_LED_Pin */
  GPIO_InitStruct.Pin = TIK_LED_Pin;
 8002878:	2302      	movs	r3, #2
 800287a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287c:	2301      	movs	r3, #1
 800287e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002884:	2300      	movs	r3, #0
 8002886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIK_LED_GPIO_Port, &GPIO_InitStruct);
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	4619      	mov	r1, r3
 800288e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002892:	f005 f9e5 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8002896:	2310      	movs	r3, #16
 8002898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289a:	2301      	movs	r3, #1
 800289c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028a2:	2302      	movs	r3, #2
 80028a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4619      	mov	r1, r3
 80028ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b0:	f005 f9d6 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80028b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ba:	2301      	movs	r3, #1
 80028bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028be:	2301      	movs	r3, #1
 80028c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028c2:	2302      	movs	r3, #2
 80028c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80028c6:	f107 0314 	add.w	r3, r7, #20
 80028ca:	4619      	mov	r1, r3
 80028cc:	4829      	ldr	r0, [pc, #164]	; (8002974 <MX_GPIO_Init+0x220>)
 80028ce:	f005 f9c7 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRED_Pin */
  GPIO_InitStruct.Pin = IRED_Pin;
 80028d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d8:	2300      	movs	r3, #0
 80028da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028dc:	2301      	movs	r3, #1
 80028de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRED_GPIO_Port, &GPIO_InitStruct);
 80028e0:	f107 0314 	add.w	r3, r7, #20
 80028e4:	4619      	mov	r1, r3
 80028e6:	4822      	ldr	r0, [pc, #136]	; (8002970 <MX_GPIO_Init+0x21c>)
 80028e8:	f005 f9ba 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80028ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028f2:	2301      	movs	r3, #1
 80028f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028f6:	2301      	movs	r3, #1
 80028f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80028fa:	2301      	movs	r3, #1
 80028fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80028fe:	f107 0314 	add.w	r3, r7, #20
 8002902:	4619      	mov	r1, r3
 8002904:	481a      	ldr	r0, [pc, #104]	; (8002970 <MX_GPIO_Init+0x21c>)
 8002906:	f005 f9ab 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 800290a:	2304      	movs	r3, #4
 800290c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290e:	2301      	movs	r3, #1
 8002910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002912:	2301      	movs	r3, #1
 8002914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002916:	2302      	movs	r3, #2
 8002918:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 800291a:	f107 0314 	add.w	r3, r7, #20
 800291e:	4619      	mov	r1, r3
 8002920:	4815      	ldr	r0, [pc, #84]	; (8002978 <MX_GPIO_Init+0x224>)
 8002922:	f005 f99d 	bl	8007c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 8002926:	2320      	movs	r3, #32
 8002928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292a:	2301      	movs	r3, #1
 800292c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002932:	2302      	movs	r3, #2
 8002934:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 8002936:	f107 0314 	add.w	r3, r7, #20
 800293a:	4619      	mov	r1, r3
 800293c:	480d      	ldr	r0, [pc, #52]	; (8002974 <MX_GPIO_Init+0x220>)
 800293e:	f005 f98f 	bl	8007c60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002942:	2200      	movs	r2, #0
 8002944:	2105      	movs	r1, #5
 8002946:	2007      	movs	r0, #7
 8002948:	f004 fedc 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800294c:	2007      	movs	r0, #7
 800294e:	f004 fef5 	bl	800773c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2105      	movs	r1, #5
 8002956:	2008      	movs	r0, #8
 8002958:	f004 fed4 	bl	8007704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800295c:	2008      	movs	r0, #8
 800295e:	f004 feed 	bl	800773c <HAL_NVIC_EnableIRQ>

}
 8002962:	bf00      	nop
 8002964:	3728      	adds	r7, #40	; 0x28
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40021000 	.word	0x40021000
 8002970:	48000800 	.word	0x48000800
 8002974:	48000400 	.word	0x48000400
 8002978:	48000c00 	.word	0x48000c00

0800297c <hexToBin>:

//-------------------------------------------------------------------------------------------
//           hex-  
//
uint8_t hexToBin(char *sc)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
char st = 0, ml = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	73fb      	strb	r3, [r7, #15]
 8002988:	2300      	movs	r3, #0
 800298a:	73bb      	strb	r3, [r7, #14]

	if ((sc[0] >= '0') && (sc[0] <= '9')) st = (sc[0] - 0x30);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b2f      	cmp	r3, #47	; 0x2f
 8002992:	d908      	bls.n	80029a6 <hexToBin+0x2a>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	2b39      	cmp	r3, #57	; 0x39
 800299a:	d804      	bhi.n	80029a6 <hexToBin+0x2a>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	3b30      	subs	r3, #48	; 0x30
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	e018      	b.n	80029d8 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'A') && (sc[0] <= 'F')) st = (sc[0] - 0x37);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b40      	cmp	r3, #64	; 0x40
 80029ac:	d908      	bls.n	80029c0 <hexToBin+0x44>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2b46      	cmp	r3, #70	; 0x46
 80029b4:	d804      	bhi.n	80029c0 <hexToBin+0x44>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	3b37      	subs	r3, #55	; 0x37
 80029bc:	73fb      	strb	r3, [r7, #15]
 80029be:	e00b      	b.n	80029d8 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'a') && (sc[0] <= 'f')) st = (sc[0] - 0x57);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b60      	cmp	r3, #96	; 0x60
 80029c6:	d907      	bls.n	80029d8 <hexToBin+0x5c>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b66      	cmp	r3, #102	; 0x66
 80029ce:	d803      	bhi.n	80029d8 <hexToBin+0x5c>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	3b57      	subs	r3, #87	; 0x57
 80029d6:	73fb      	strb	r3, [r7, #15]

	if ((sc[1] >= '0') && (sc[1] <= '9')) ml = (sc[1] - 0x30);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3301      	adds	r3, #1
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2b2f      	cmp	r3, #47	; 0x2f
 80029e0:	d90a      	bls.n	80029f8 <hexToBin+0x7c>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3301      	adds	r3, #1
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b39      	cmp	r3, #57	; 0x39
 80029ea:	d805      	bhi.n	80029f8 <hexToBin+0x7c>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3301      	adds	r3, #1
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	3b30      	subs	r3, #48	; 0x30
 80029f4:	73bb      	strb	r3, [r7, #14]
 80029f6:	e01e      	b.n	8002a36 <hexToBin+0xba>
	else
	if ((sc[1] >= 'A') && (sc[1] <= 'F')) ml = (sc[1] - 0x37);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3301      	adds	r3, #1
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b40      	cmp	r3, #64	; 0x40
 8002a00:	d90a      	bls.n	8002a18 <hexToBin+0x9c>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3301      	adds	r3, #1
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b46      	cmp	r3, #70	; 0x46
 8002a0a:	d805      	bhi.n	8002a18 <hexToBin+0x9c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	3b37      	subs	r3, #55	; 0x37
 8002a14:	73bb      	strb	r3, [r7, #14]
 8002a16:	e00e      	b.n	8002a36 <hexToBin+0xba>
	else
	if ((sc[1] >= 'a') && (sc[1] <= 'f')) ml = (sc[1] - 0x57);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b60      	cmp	r3, #96	; 0x60
 8002a20:	d909      	bls.n	8002a36 <hexToBin+0xba>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3301      	adds	r3, #1
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b66      	cmp	r3, #102	; 0x66
 8002a2a:	d804      	bhi.n	8002a36 <hexToBin+0xba>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	3b57      	subs	r3, #87	; 0x57
 8002a34:	73bb      	strb	r3, [r7, #14]

	return ((st << 4) | (ml & 0x0f));
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	b25a      	sxtb	r2, r3
 8002a3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a40:	f003 030f 	and.w	r3, r3, #15
 8002a44:	b25b      	sxtb	r3, r3
 8002a46:	4313      	orrs	r3, r2
 8002a48:	b25b      	sxtb	r3, r3
 8002a4a:	b2db      	uxtb	r3, r3

}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <getQueCount>:
//-------------------------------------------------------------------------------------------


//-------------------------------------------------------------------------------------------
uint32_t getQueCount(osMessageQueueId_t que)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	return osMessageQueueGetCount(que);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f00c feeb 	bl	800f83c <osMessageQueueGetCount>
 8002a66:	4603      	mov	r3, r0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <nameStation>:
//-------------------------------------------------------------------------------------------
#ifdef SET_DISPLAY

//-------------------------------------------------------------------------------------------
const char *nameStation(float fr)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	ed87 0a01 	vstr	s0, [r7, #4]
int8_t ik = -1;
 8002a7a:	23ff      	movs	r3, #255	; 0xff
 8002a7c:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002a7e:	2300      	movs	r3, #0
 8002a80:	73bb      	strb	r3, [r7, #14]
 8002a82:	e01b      	b.n	8002abc <nameStation+0x4c>
		if (list[i].freq == fr) {
 8002a84:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002a88:	491a      	ldr	r1, [pc, #104]	; (8002af4 <nameStation+0x84>)
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	4413      	add	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	440b      	add	r3, r1
 8002a94:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002a98:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a9c:	ee07 3a10 	vmov	s14, r3
 8002aa0:	eef4 7a47 	vcmp.f32	s15, s14
 8002aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa8:	d102      	bne.n	8002ab0 <nameStation+0x40>
			ik = i;
 8002aaa:	7bbb      	ldrb	r3, [r7, #14]
 8002aac:	73fb      	strb	r3, [r7, #15]
			break;
 8002aae:	e009      	b.n	8002ac4 <nameStation+0x54>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002ab0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	73bb      	strb	r3, [r7, #14]
 8002abc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ac0:	2b18      	cmp	r3, #24
 8002ac2:	dddf      	ble.n	8002a84 <nameStation+0x14>
		}
	}

	if (ik != -1) return list[ik].name;
 8002ac4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ac8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002acc:	d009      	beq.n	8002ae2 <nameStation+0x72>
 8002ace:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4a06      	ldr	r2, [pc, #24]	; (8002af4 <nameStation+0x84>)
 8002adc:	4413      	add	r3, r2
 8002ade:	3305      	adds	r3, #5
 8002ae0:	e001      	b.n	8002ae6 <nameStation+0x76>
			 else return noneStation;
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <nameStation+0x88>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	20002f58 	.word	0x20002f58
 8002af8:	20000114 	.word	0x20000114

08002afc <getNextList>:
//-------------------------------------------------------------------------------------------
float getNextList(float fr, uint8_t up, uint8_t *band)
{
 8002afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b00:	b08e      	sub	sp, #56	; 0x38
 8002b02:	af08      	add	r7, sp, #32
 8002b04:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b08:	4603      	mov	r3, r0
 8002b0a:	6079      	str	r1, [r7, #4]
 8002b0c:	72fb      	strb	r3, [r7, #11]
float ret = fr;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	613b      	str	r3, [r7, #16]
int8_t ik = -1;
 8002b12:	23ff      	movs	r3, #255	; 0xff
 8002b14:	75fb      	strb	r3, [r7, #23]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002b16:	2300      	movs	r3, #0
 8002b18:	75bb      	strb	r3, [r7, #22]
 8002b1a:	e01b      	b.n	8002b54 <getNextList+0x58>
		if (list[i].freq == fr) {
 8002b1c:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8002b20:	4965      	ldr	r1, [pc, #404]	; (8002cb8 <getNextList+0x1bc>)
 8002b22:	4613      	mov	r3, r2
 8002b24:	00db      	lsls	r3, r3, #3
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002b30:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b34:	ee07 3a10 	vmov	s14, r3
 8002b38:	eef4 7a47 	vcmp.f32	s15, s14
 8002b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b40:	d102      	bne.n	8002b48 <getNextList+0x4c>
			ik = i;
 8002b42:	7dbb      	ldrb	r3, [r7, #22]
 8002b44:	75fb      	strb	r3, [r7, #23]
			break;
 8002b46:	e009      	b.n	8002b5c <getNextList+0x60>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8002b48:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	3301      	adds	r3, #1
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	75bb      	strb	r3, [r7, #22]
 8002b54:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002b58:	2b18      	cmp	r3, #24
 8002b5a:	dddf      	ble.n	8002b1c <getNextList+0x20>
		}
	}
	if (ik != -1) {
 8002b5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b64:	d01b      	beq.n	8002b9e <getNextList+0xa2>
		if (up) {
 8002b66:	7afb      	ldrb	r3, [r7, #11]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00a      	beq.n	8002b82 <getNextList+0x86>
			if (++ik == MAX_LIST) ik = 0;
 8002b6c:	7dfb      	ldrb	r3, [r7, #23]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	75fb      	strb	r3, [r7, #23]
 8002b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b78:	2b19      	cmp	r3, #25
 8002b7a:	d161      	bne.n	8002c40 <getNextList+0x144>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	75fb      	strb	r3, [r7, #23]
 8002b80:	e05e      	b.n	8002c40 <getNextList+0x144>
		} else {
			if (ik != 0) ik--; else ik = MAX_LIST - 1;
 8002b82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d006      	beq.n	8002b98 <getNextList+0x9c>
 8002b8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	3b01      	subs	r3, #1
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	75fb      	strb	r3, [r7, #23]
 8002b96:	e053      	b.n	8002c40 <getNextList+0x144>
 8002b98:	2318      	movs	r3, #24
 8002b9a:	75fb      	strb	r3, [r7, #23]
 8002b9c:	e050      	b.n	8002c40 <getNextList+0x144>
		}
	} else {
		if (up) {// seek_up
 8002b9e:	7afb      	ldrb	r3, [r7, #11]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d023      	beq.n	8002bec <getNextList+0xf0>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
 8002ba6:	757b      	strb	r3, [r7, #21]
 8002ba8:	e01b      	b.n	8002be2 <getNextList+0xe6>
				if (list[i].freq > fr) {
 8002baa:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8002bae:	4942      	ldr	r1, [pc, #264]	; (8002cb8 <getNextList+0x1bc>)
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002bbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bc2:	ee07 3a10 	vmov	s14, r3
 8002bc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bce:	d502      	bpl.n	8002bd6 <getNextList+0xda>
					ik = i;
 8002bd0:	7d7b      	ldrb	r3, [r7, #21]
 8002bd2:	75fb      	strb	r3, [r7, #23]
					break;
 8002bd4:	e02d      	b.n	8002c32 <getNextList+0x136>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 8002bd6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	3301      	adds	r3, #1
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	757b      	strb	r3, [r7, #21]
 8002be2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002be6:	2b18      	cmp	r3, #24
 8002be8:	dddf      	ble.n	8002baa <getNextList+0xae>
 8002bea:	e022      	b.n	8002c32 <getNextList+0x136>
				}
			}
		} else {// seek_down
			for (int8_t i = ik; i <= 0; i--) {
 8002bec:	7dfb      	ldrb	r3, [r7, #23]
 8002bee:	753b      	strb	r3, [r7, #20]
 8002bf0:	e01b      	b.n	8002c2a <getNextList+0x12e>
				if (list[i].freq < fr) {
 8002bf2:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002bf6:	4930      	ldr	r1, [pc, #192]	; (8002cb8 <getNextList+0x1bc>)
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	4413      	add	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002c06:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c0a:	ee07 3a10 	vmov	s14, r3
 8002c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c16:	dd02      	ble.n	8002c1e <getNextList+0x122>
					ik = i;
 8002c18:	7d3b      	ldrb	r3, [r7, #20]
 8002c1a:	75fb      	strb	r3, [r7, #23]
					break;
 8002c1c:	e009      	b.n	8002c32 <getNextList+0x136>
			for (int8_t i = ik; i <= 0; i--) {
 8002c1e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	3b01      	subs	r3, #1
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	753b      	strb	r3, [r7, #20]
 8002c2a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	dddf      	ble.n	8002bf2 <getNextList+0xf6>
				}
			}
		}
		if (ik == -1) ik = 0;
 8002c32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c3a:	d101      	bne.n	8002c40 <getNextList+0x144>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	75fb      	strb	r3, [r7, #23]
	}
	ret = list[ik].freq;
 8002c40:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002c44:	491c      	ldr	r1, [pc, #112]	; (8002cb8 <getNextList+0x1bc>)
 8002c46:	4613      	mov	r3, r2
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	4413      	add	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8002c54:	613b      	str	r3, [r7, #16]
	*band = list[ik].band;
 8002c56:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002c5a:	4917      	ldr	r1, [pc, #92]	; (8002cb8 <getNextList+0x1bc>)
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	4413      	add	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	781a      	ldrb	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	701a      	strb	r2, [r3, #0]
	Report(1, "[%s] up=%u ik=%d, fr=%.1f ret=%.1f band=%u\r\n", __func__, up, ik, fr, ret, *band);
 8002c6c:	f897 800b 	ldrb.w	r8, [r7, #11]
 8002c70:	f997 6017 	ldrsb.w	r6, [r7, #23]
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f7fd fc67 	bl	8000548 <__aeabi_f2d>
 8002c7a:	4604      	mov	r4, r0
 8002c7c:	460d      	mov	r5, r1
 8002c7e:	6938      	ldr	r0, [r7, #16]
 8002c80:	f7fd fc62 	bl	8000548 <__aeabi_f2d>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	7809      	ldrb	r1, [r1, #0]
 8002c8c:	9106      	str	r1, [sp, #24]
 8002c8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c92:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002c96:	9600      	str	r6, [sp, #0]
 8002c98:	4643      	mov	r3, r8
 8002c9a:	4a08      	ldr	r2, [pc, #32]	; (8002cbc <getNextList+0x1c0>)
 8002c9c:	4908      	ldr	r1, [pc, #32]	; (8002cc0 <getNextList+0x1c4>)
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	f000 f9f2 	bl	8003088 <Report>

	return ret;
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	ee07 3a90 	vmov	s15, r3
}
 8002caa:	eeb0 0a67 	vmov.f32	s0, s15
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20002f58 	.word	0x20002f58
 8002cbc:	08018cbc 	.word	0x08018cbc
 8002cc0:	08017644 	.word	0x08017644

08002cc4 <showLine>:
//-------------------------------------------------------------------------------------------
void showLine(char *msg, uint16_t lin, int *last_len, bool update)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	; 0x28
 8002cc8:	af02      	add	r7, sp, #8
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	607a      	str	r2, [r7, #4]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	817b      	strh	r3, [r7, #10]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	727b      	strb	r3, [r7, #9]
int il = strlen(msg);
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f7fd fa79 	bl	80001d0 <strlen>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	617b      	str	r3, [r7, #20]
int xf = ( (SCREEN_WIDTH - (lfnt->FontWidth * il) ) >> 1);// & 0x7f;
 8002ce2:	4b2e      	ldr	r3, [pc, #184]	; (8002d9c <showLine+0xd8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	fb02 f303 	mul.w	r3, r2, r3
 8002cf0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002cf4:	105b      	asrs	r3, r3, #1
 8002cf6:	61fb      	str	r3, [r7, #28]
bool yes = false;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	76fb      	strb	r3, [r7, #27]

	if (*last_len > il) {
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	da0d      	bge.n	8002d22 <showLine+0x5e>
		ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8002d06:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002d0a:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <showLine+0xd8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	785b      	ldrb	r3, [r3, #1]
 8002d10:	b21b      	sxth	r3, r3
 8002d12:	2200      	movs	r2, #0
 8002d14:	9200      	str	r2, [sp, #0]
 8002d16:	227c      	movs	r2, #124	; 0x7c
 8002d18:	2002      	movs	r0, #2
 8002d1a:	f7ff f884 	bl	8001e26 <ST7565_DrawFilledRectangle>
		yes = true;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	76fb      	strb	r3, [r7, #27]
	}
	*last_len = il;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	601a      	str	r2, [r3, #0]
	if (*msg > 0x7f) {
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	b25b      	sxtb	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	da03      	bge.n	8002d3a <showLine+0x76>
		xf += il;
 8002d32:	69fa      	ldr	r2, [r7, #28]
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	4413      	add	r3, r2
 8002d38:	61fb      	str	r3, [r7, #28]
	}
	if (!yes) ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8002d3a:	7efb      	ldrb	r3, [r7, #27]
 8002d3c:	f083 0301 	eor.w	r3, r3, #1
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <showLine+0x9a>
 8002d46:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002d4a:	4b14      	ldr	r3, [pc, #80]	; (8002d9c <showLine+0xd8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	785b      	ldrb	r3, [r3, #1]
 8002d50:	b21b      	sxth	r3, r3
 8002d52:	2200      	movs	r2, #0
 8002d54:	9200      	str	r2, [sp, #0]
 8002d56:	227c      	movs	r2, #124	; 0x7c
 8002d58:	2002      	movs	r0, #2
 8002d5a:	f7ff f864 	bl	8001e26 <ST7565_DrawFilledRectangle>

	if ((!xf) || (xf > (SCREEN_WIDTH - 4))) xf = 1;
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <showLine+0xa6>
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	2b7c      	cmp	r3, #124	; 0x7c
 8002d68:	dd01      	ble.n	8002d6e <showLine+0xaa>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	61fb      	str	r3, [r7, #28]
	ST7565_Print(xf, lin, msg, lfnt, 1, PIX_ON);
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	b218      	sxth	r0, r3
 8002d72:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002d76:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <showLine+0xd8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	9201      	str	r2, [sp, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	9200      	str	r2, [sp, #0]
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	f7fe fdf6 	bl	8001974 <ST7565_Print>
	if (update) ST7565_Update();
 8002d88:	7a7b      	ldrb	r3, [r7, #9]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <showLine+0xce>
 8002d8e:	f7fe fc41 	bl	8001614 <ST7565_Update>
}
 8002d92:	bf00      	nop
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20002f40 	.word	0x20002f40

08002da0 <errLedOn>:
#endif
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
	if (on)
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <errLedOn+0x1c>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_SET);//LED ON
 8002db0:	2201      	movs	r2, #1
 8002db2:	2108      	movs	r1, #8
 8002db4:	4806      	ldr	r0, [pc, #24]	; (8002dd0 <errLedOn+0x30>)
 8002db6:	f005 f915 	bl	8007fe4 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
}
 8002dba:	e004      	b.n	8002dc6 <errLedOn+0x26>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2108      	movs	r1, #8
 8002dc0:	4803      	ldr	r0, [pc, #12]	; (8002dd0 <errLedOn+0x30>)
 8002dc2:	f005 f90f 	bl	8007fe4 <HAL_GPIO_WritePin>
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	48000800 	.word	0x48000800

08002dd4 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
	return secCounter;
 8002dd8:	4b03      	ldr	r3, [pc, #12]	; (8002de8 <get_secCounter+0x14>)
 8002dda:	681b      	ldr	r3, [r3, #0]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20001b04 	.word	0x20001b04

08002dec <get_msCounter>:
{
	secCounter++;
}
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
	return msCounter;
 8002df0:	4b04      	ldr	r3, [pc, #16]	; (8002e04 <get_msCounter+0x18>)
 8002df2:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8002df6:	4610      	mov	r0, r2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20001b08 	.word	0x20001b08

08002e08 <get_tmr>:
{
	msCounter++;
}
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 8002e10:	f7ff ffe0 	bl	8002dd4 <get_secCounter>
 8002e14:	4602      	mov	r2, r0
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4413      	add	r3, r2
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b082      	sub	sp, #8
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 8002e2a:	f7ff ffd3 	bl	8002dd4 <get_secCounter>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4293      	cmp	r3, r2
 8002e34:	bf94      	ite	ls
 8002e36:	2301      	movls	r3, #1
 8002e38:	2300      	movhi	r3, #0
 8002e3a:	b2db      	uxtb	r3, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <get_mstmr>:
//------------------------------------------------------------------------------------------
uint64_t get_mstmr(uint64_t hs)
{
 8002e44:	b5b0      	push	{r4, r5, r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	e9c7 0100 	strd	r0, r1, [r7]
	return (get_msCounter() + hs);
 8002e4e:	f7ff ffcd 	bl	8002dec <get_msCounter>
 8002e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e56:	1884      	adds	r4, r0, r2
 8002e58:	eb41 0503 	adc.w	r5, r1, r3
 8002e5c:	4622      	mov	r2, r4
 8002e5e:	462b      	mov	r3, r5
}
 8002e60:	4610      	mov	r0, r2
 8002e62:	4619      	mov	r1, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bdb0      	pop	{r4, r5, r7, pc}

08002e6a <check_mstmr>:
//------------------------------------------------------------------------------------------
bool check_mstmr(uint64_t hs)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	e9c7 0100 	strd	r0, r1, [r7]
	return (get_msCounter() >= hs ? true : false);
 8002e74:	f7ff ffba 	bl	8002dec <get_msCounter>
 8002e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e7c:	4290      	cmp	r0, r2
 8002e7e:	eb71 0303 	sbcs.w	r3, r1, r3
 8002e82:	bf2c      	ite	cs
 8002e84:	2301      	movcs	r3, #1
 8002e86:	2300      	movcc	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
	...

08002e94 <set_Date>:

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
}
//------------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b094      	sub	sp, #80	; 0x50
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8002e9c:	6879      	ldr	r1, [r7, #4]
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	460a      	mov	r2, r1
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8002ea8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002eac:	f107 0320 	add.w	r3, r7, #32
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f00f ff4a 	bl	8012d4c <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8002eb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 8002ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 8002ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8002ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ed6:	b2da      	uxtb	r2, r3
 8002ed8:	4b1a      	ldr	r3, [pc, #104]	; (8002f44 <set_Date+0xb0>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	4413      	add	r3, r2
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8002ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8002ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8002eee:	f107 030c 	add.w	r3, r7, #12
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4814      	ldr	r0, [pc, #80]	; (8002f48 <set_Date+0xb4>)
 8002ef8:	f008 f9a1 	bl	800b23e <HAL_RTC_SetTime>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d007      	beq.n	8002f12 <set_Date+0x7e>
 8002f02:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <set_Date+0xb8>)
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	f043 0308 	orr.w	r3, r3, #8
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <set_Date+0xb8>)
 8002f0e:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8002f10:	e014      	b.n	8002f3c <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8002f12:	f107 0308 	add.w	r3, r7, #8
 8002f16:	2200      	movs	r2, #0
 8002f18:	4619      	mov	r1, r3
 8002f1a:	480b      	ldr	r0, [pc, #44]	; (8002f48 <set_Date+0xb4>)
 8002f1c:	f008 fa88 	bl	800b430 <HAL_RTC_SetDate>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d007      	beq.n	8002f36 <set_Date+0xa2>
 8002f26:	4b09      	ldr	r3, [pc, #36]	; (8002f4c <set_Date+0xb8>)
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	f043 0308 	orr.w	r3, r3, #8
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <set_Date+0xb8>)
 8002f32:	801a      	strh	r2, [r3, #0]
}
 8002f34:	e002      	b.n	8002f3c <set_Date+0xa8>
			setDate = true;
 8002f36:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <set_Date+0xbc>)
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
}
 8002f3c:	bf00      	nop
 8002f3e:	3750      	adds	r7, #80	; 0x50
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20001f16 	.word	0x20001f16
 8002f48:	20000a74 	.word	0x20000a74
 8002f4c:	20001b00 	.word	0x20001b00
 8002f50:	20001f15 	.word	0x20001f15

08002f54 <sec2str>:

	return ep;
}
//------------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b093      	sub	sp, #76	; 0x4c
 8002f58:	af04      	add	r7, sp, #16
 8002f5a:	6078      	str	r0, [r7, #4]
int ret = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8002f60:	4b40      	ldr	r3, [pc, #256]	; (8003064 <sec2str+0x110>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	f083 0301 	eor.w	r3, r3, #1
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d040      	beq.n	8002ff0 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 8002f6e:	f7ff ff31 	bl	8002dd4 <get_secCounter>
 8002f72:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8002f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f76:	4a3c      	ldr	r2, [pc, #240]	; (8003068 <sec2str+0x114>)
 8002f78:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7c:	0c1b      	lsrs	r3, r3, #16
 8002f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 8002f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f82:	4a39      	ldr	r2, [pc, #228]	; (8003068 <sec2str+0x114>)
 8002f84:	fba2 1203 	umull	r1, r2, r2, r3
 8002f88:	0c12      	lsrs	r2, r2, #16
 8002f8a:	4938      	ldr	r1, [pc, #224]	; (800306c <sec2str+0x118>)
 8002f8c:	fb01 f202 	mul.w	r2, r1, r2
 8002f90:	1a9b      	subs	r3, r3, r2
 8002f92:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8002f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f96:	4a36      	ldr	r2, [pc, #216]	; (8003070 <sec2str+0x11c>)
 8002f98:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9c:	0adb      	lsrs	r3, r3, #11
 8002f9e:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	4a33      	ldr	r2, [pc, #204]	; (8003070 <sec2str+0x11c>)
 8002fa4:	fba2 1203 	umull	r1, r2, r2, r3
 8002fa8:	0ad2      	lsrs	r2, r2, #11
 8002faa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002fae:	fb01 f202 	mul.w	r2, r1, r2
 8002fb2:	1a9b      	subs	r3, r3, r2
 8002fb4:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8002fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb8:	4a2e      	ldr	r2, [pc, #184]	; (8003074 <sec2str+0x120>)
 8002fba:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8002fc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fc4:	4b2b      	ldr	r3, [pc, #172]	; (8003074 <sec2str+0x120>)
 8002fc6:	fba3 1302 	umull	r1, r3, r3, r2
 8002fca:	0959      	lsrs	r1, r3, #5
 8002fcc:	460b      	mov	r3, r1
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	1a5b      	subs	r3, r3, r1
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8002fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fe4:	4924      	ldr	r1, [pc, #144]	; (8003078 <sec2str+0x124>)
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f010 fd12 	bl	8013a10 <siprintf>
 8002fec:	6378      	str	r0, [r7, #52]	; 0x34
 8002fee:	e034      	b.n	800305a <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8002ff0:	f107 030c 	add.w	r3, r7, #12
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4820      	ldr	r0, [pc, #128]	; (800307c <sec2str+0x128>)
 8002ffa:	f008 faa0 	bl	800b53e <HAL_RTC_GetDate>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d007      	beq.n	8003014 <sec2str+0xc0>
 8003004:	4b1e      	ldr	r3, [pc, #120]	; (8003080 <sec2str+0x12c>)
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	f043 0308 	orr.w	r3, r3, #8
 800300c:	b29a      	uxth	r2, r3
 800300e:	4b1c      	ldr	r3, [pc, #112]	; (8003080 <sec2str+0x12c>)
 8003010:	801a      	strh	r2, [r3, #0]
 8003012:	e022      	b.n	800305a <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 8003014:	f107 0310 	add.w	r3, r7, #16
 8003018:	2200      	movs	r2, #0
 800301a:	4619      	mov	r1, r3
 800301c:	4817      	ldr	r0, [pc, #92]	; (800307c <sec2str+0x128>)
 800301e:	f008 f9ab 	bl	800b378 <HAL_RTC_GetTime>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d007      	beq.n	8003038 <sec2str+0xe4>
 8003028:	4b15      	ldr	r3, [pc, #84]	; (8003080 <sec2str+0x12c>)
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	f043 0308 	orr.w	r3, r3, #8
 8003030:	b29a      	uxth	r2, r3
 8003032:	4b13      	ldr	r3, [pc, #76]	; (8003080 <sec2str+0x12c>)
 8003034:	801a      	strh	r2, [r3, #0]
 8003036:	e010      	b.n	800305a <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 8003038:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800303a:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 800303c:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800303e:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8003040:	7c3b      	ldrb	r3, [r7, #16]
 8003042:	7c7a      	ldrb	r2, [r7, #17]
 8003044:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8003046:	9102      	str	r1, [sp, #8]
 8003048:	9201      	str	r2, [sp, #4]
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	4623      	mov	r3, r4
 800304e:	4602      	mov	r2, r0
 8003050:	490c      	ldr	r1, [pc, #48]	; (8003084 <sec2str+0x130>)
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f010 fcdc 	bl	8013a10 <siprintf>
 8003058:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 800305a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800305c:	4618      	mov	r0, r3
 800305e:	373c      	adds	r7, #60	; 0x3c
 8003060:	46bd      	mov	sp, r7
 8003062:	bd90      	pop	{r4, r7, pc}
 8003064:	20001f15 	.word	0x20001f15
 8003068:	c22e4507 	.word	0xc22e4507
 800306c:	00015180 	.word	0x00015180
 8003070:	91a2b3c5 	.word	0x91a2b3c5
 8003074:	88888889 	.word	0x88888889
 8003078:	08017674 	.word	0x08017674
 800307c:	20000a74 	.word	0x20000a74
 8003080:	20001b00 	.word	0x20001b00
 8003084:	0801768c 	.word	0x0801768c

08003088 <Report>:
//--------------------------------------------------------------------------------------------
void Report(const uint8_t addTime, const char *fmt, ...)
{
 8003088:	b40e      	push	{r1, r2, r3}
 800308a:	b590      	push	{r4, r7, lr}
 800308c:	b086      	sub	sp, #24
 800308e:	af00      	add	r7, sp, #0
 8003090:	4603      	mov	r3, r0
 8003092:	71fb      	strb	r3, [r7, #7]
#if defined(SET_BLE) || defined(SET_AUDIO)
	if(sleep_mode) return;
#endif


	size_t len = MAX_UART_BUF;
 8003094:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003098:	613b      	str	r3, [r7, #16]
	char *buf = &cmdBuf[0];
 800309a:	4b2e      	ldr	r3, [pc, #184]	; (8003154 <Report+0xcc>)
 800309c:	60fb      	str	r3, [r7, #12]
			cnt--;
		}
	}
*/
	//if (buf) {
		*buf = '\0';
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	701a      	strb	r2, [r3, #0]
		int dl = 0;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
		if (addTime) {
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d010      	beq.n	80030d0 <Report+0x48>
			dl = sec2str(buf);
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f7ff ff50 	bl	8002f54 <sec2str>
 80030b4:	6178      	str	r0, [r7, #20]
			strcat(buf, " | ");
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f7fd f88a 	bl	80001d0 <strlen>
 80030bc:	4603      	mov	r3, r0
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	4a24      	ldr	r2, [pc, #144]	; (8003158 <Report+0xd0>)
 80030c6:	6810      	ldr	r0, [r2, #0]
 80030c8:	6018      	str	r0, [r3, #0]
			dl += 3;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	3303      	adds	r3, #3
 80030ce:	617b      	str	r3, [r7, #20]
		}

		va_list args;
		va_start(args, fmt);
 80030d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030d4:	60bb      	str	r3, [r7, #8]
		vsnprintf(buf + dl, len - dl, fmt, args);
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	18d0      	adds	r0, r2, r3
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	1ad1      	subs	r1, r2, r3
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e6:	f011 fc15 	bl	8014914 <vsniprintf>

		uartRdy = false;
 80030ea:	4b1c      	ldr	r3, [pc, #112]	; (800315c <Report+0xd4>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	701a      	strb	r2, [r3, #0]
		if (osSemaphoreAcquire(itSemHandle, 2000) == osOK) {
 80030f0:	4b1b      	ldr	r3, [pc, #108]	; (8003160 <Report+0xd8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80030f8:	4618      	mov	r0, r3
 80030fa:	f00c f9d7 	bl	800f4ac <osSemaphoreAcquire>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d120      	bne.n	8003146 <Report+0xbe>
			if (HAL_UART_Transmit_DMA(cmdPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8003104:	4b17      	ldr	r3, [pc, #92]	; (8003164 <Report+0xdc>)
 8003106:	681c      	ldr	r4, [r3, #0]
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f7fd f861 	bl	80001d0 <strlen>
 800310e:	4603      	mov	r3, r0
 8003110:	b29b      	uxth	r3, r3
 8003112:	461a      	mov	r2, r3
 8003114:	68f9      	ldr	r1, [r7, #12]
 8003116:	4620      	mov	r0, r4
 8003118:	f00a fc90 	bl	800da3c <HAL_UART_Transmit_DMA>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d006      	beq.n	8003130 <Report+0xa8>
 8003122:	4b11      	ldr	r3, [pc, #68]	; (8003168 <Report+0xe0>)
 8003124:	881b      	ldrh	r3, [r3, #0]
 8003126:	f043 0302 	orr.w	r3, r3, #2
 800312a:	b29a      	uxth	r2, r3
 800312c:	4b0e      	ldr	r3, [pc, #56]	; (8003168 <Report+0xe0>)
 800312e:	801a      	strh	r2, [r3, #0]
			while (!uartRdy) {} //HAL_Delay(1)
 8003130:	bf00      	nop
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <Report+0xd4>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0fa      	beq.n	8003132 <Report+0xaa>
			osSemaphoreRelease(itSemHandle);
 800313c:	4b08      	ldr	r3, [pc, #32]	; (8003160 <Report+0xd8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f00c fa05 	bl	800f550 <osSemaphoreRelease>
	//	free(buf);
	//} else {
	//	devError |= devMEM;
	//}

}
 8003146:	bf00      	nop
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003150:	b003      	add	sp, #12
 8003152:	4770      	bx	lr
 8003154:	20001300 	.word	0x20001300
 8003158:	080176a8 	.word	0x080176a8
 800315c:	20000018 	.word	0x20000018
 8003160:	20000e78 	.word	0x20000e78
 8003164:	20000014 	.word	0x20000014
 8003168:	20001b00 	.word	0x20001b00

0800316c <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a05      	ldr	r2, [pc, #20]	; (8003190 <HAL_UART_TxCpltCallback+0x24>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d102      	bne.n	8003184 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = 1;
 800317e:	4b05      	ldr	r3, [pc, #20]	; (8003194 <HAL_UART_TxCpltCallback+0x28>)
 8003180:	2201      	movs	r2, #1
 8003182:	701a      	strb	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		bleRdy = 1;
	}
#endif
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	40004400 	.word	0x40004400
 8003194:	20000018 	.word	0x20000018

08003198 <HAL_UART_ErrorCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a07      	ldr	r2, [pc, #28]	; (80031c4 <HAL_UART_ErrorCallback+0x2c>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d106      	bne.n	80031b8 <HAL_UART_ErrorCallback+0x20>
		devError |= devUART;
 80031aa:	4b07      	ldr	r3, [pc, #28]	; (80031c8 <HAL_UART_ErrorCallback+0x30>)
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	f043 0302 	orr.w	r3, r3, #2
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	4b04      	ldr	r3, [pc, #16]	; (80031c8 <HAL_UART_ErrorCallback+0x30>)
 80031b6:	801a      	strh	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		devError |= devBLE;
	}
#endif
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40004400 	.word	0x40004400
 80031c8:	20001b00 	.word	0x20001b00

080031cc <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80031cc:	b590      	push	{r4, r7, lr}
 80031ce:	b08d      	sub	sp, #52	; 0x34
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
		//
		if (HAL_UART_Receive_IT(huart, &rxbByte, 1) != HAL_OK) devError |= devBLE;
	}
	else
#endif
	if (huart->Instance == USART2) {
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4aad      	ldr	r2, [pc, #692]	; (8003490 <HAL_UART_RxCpltCallback+0x2c4>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	f040 8264 	bne.w	80036a8 <HAL_UART_RxCpltCallback+0x4dc>
		rxBuf[rxInd++] = (char)rxByte;
 80031e0:	4bac      	ldr	r3, [pc, #688]	; (8003494 <HAL_UART_RxCpltCallback+0x2c8>)
 80031e2:	881b      	ldrh	r3, [r3, #0]
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	b291      	uxth	r1, r2
 80031e8:	4aaa      	ldr	r2, [pc, #680]	; (8003494 <HAL_UART_RxCpltCallback+0x2c8>)
 80031ea:	8011      	strh	r1, [r2, #0]
 80031ec:	461a      	mov	r2, r3
 80031ee:	4baa      	ldr	r3, [pc, #680]	; (8003498 <HAL_UART_RxCpltCallback+0x2cc>)
 80031f0:	7819      	ldrb	r1, [r3, #0]
 80031f2:	4baa      	ldr	r3, [pc, #680]	; (800349c <HAL_UART_RxCpltCallback+0x2d0>)
 80031f4:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 80031f6:	4ba8      	ldr	r3, [pc, #672]	; (8003498 <HAL_UART_RxCpltCallback+0x2cc>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b0a      	cmp	r3, #10
 80031fc:	f040 8245 	bne.w	800368a <HAL_UART_RxCpltCallback+0x4be>
			rxBuf[--rxInd] = '\0';
 8003200:	4ba4      	ldr	r3, [pc, #656]	; (8003494 <HAL_UART_RxCpltCallback+0x2c8>)
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	3b01      	subs	r3, #1
 8003206:	b29a      	uxth	r2, r3
 8003208:	4ba2      	ldr	r3, [pc, #648]	; (8003494 <HAL_UART_RxCpltCallback+0x2c8>)
 800320a:	801a      	strh	r2, [r3, #0]
 800320c:	4ba1      	ldr	r3, [pc, #644]	; (8003494 <HAL_UART_RxCpltCallback+0x2c8>)
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	4ba2      	ldr	r3, [pc, #648]	; (800349c <HAL_UART_RxCpltCallback+0x2d0>)
 8003214:	2100      	movs	r1, #0
 8003216:	5499      	strb	r1, [r3, r2]

			int i, ev = -1;
 8003218:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800321c:	60bb      	str	r3, [r7, #8]
			if (strlen(rxBuf) > 2) {
 800321e:	489f      	ldr	r0, [pc, #636]	; (800349c <HAL_UART_RxCpltCallback+0x2d0>)
 8003220:	f7fc ffd6 	bl	80001d0 <strlen>
 8003224:	4603      	mov	r3, r0
 8003226:	2b02      	cmp	r3, #2
 8003228:	f240 8229 	bls.w	800367e <HAL_UART_RxCpltCallback+0x4b2>
						devError |= devMEM;
					}
					ev = -2;
				} else {
#endif
					for (i = 0; i < MAX_CMDS; i++) {
 800322c:	2300      	movs	r3, #0
 800322e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003230:	e203      	b.n	800363a <HAL_UART_RxCpltCallback+0x46e>
						if (!strncmp(rxBuf, s_cmds[i], strlen(s_cmds[i]))) {
 8003232:	4a9b      	ldr	r2, [pc, #620]	; (80034a0 <HAL_UART_RxCpltCallback+0x2d4>)
 8003234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003236:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800323a:	4a99      	ldr	r2, [pc, #612]	; (80034a0 <HAL_UART_RxCpltCallback+0x2d4>)
 800323c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fc ffc4 	bl	80001d0 <strlen>
 8003248:	4603      	mov	r3, r0
 800324a:	461a      	mov	r2, r3
 800324c:	4621      	mov	r1, r4
 800324e:	4893      	ldr	r0, [pc, #588]	; (800349c <HAL_UART_RxCpltCallback+0x2d0>)
 8003250:	f010 fc4e 	bl	8013af0 <strncmp>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	f040 81ec 	bne.w	8003634 <HAL_UART_RxCpltCallback+0x468>
							char *uk = rxBuf + strlen(s_cmds[i]);
 800325c:	4a90      	ldr	r2, [pc, #576]	; (80034a0 <HAL_UART_RxCpltCallback+0x2d4>)
 800325e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003264:	4618      	mov	r0, r3
 8003266:	f7fc ffb3 	bl	80001d0 <strlen>
 800326a:	4603      	mov	r3, r0
 800326c:	4a8b      	ldr	r2, [pc, #556]	; (800349c <HAL_UART_RxCpltCallback+0x2d0>)
 800326e:	4413      	add	r3, r2
 8003270:	627b      	str	r3, [r7, #36]	; 0x24
							ev = -1;
 8003272:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003276:	60bb      	str	r3, [r7, #8]
							switch (i) {
 8003278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327a:	2b19      	cmp	r3, #25
 800327c:	f200 81e2 	bhi.w	8003644 <HAL_UART_RxCpltCallback+0x478>
 8003280:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <HAL_UART_RxCpltCallback+0xbc>)
 8003282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003286:	bf00      	nop
 8003288:	0800342b 	.word	0x0800342b
 800328c:	0800342b 	.word	0x0800342b
 8003290:	08003431 	.word	0x08003431
 8003294:	08003645 	.word	0x08003645
 8003298:	08003483 	.word	0x08003483
 800329c:	08003483 	.word	0x08003483
 80032a0:	080035d7 	.word	0x080035d7
 80032a4:	0800353b 	.word	0x0800353b
 80032a8:	08003645 	.word	0x08003645
 80032ac:	0800342b 	.word	0x0800342b
 80032b0:	0800342b 	.word	0x0800342b
 80032b4:	080033e9 	.word	0x080033e9
 80032b8:	080033a5 	.word	0x080033a5
 80032bc:	0800331d 	.word	0x0800331d
 80032c0:	0800342b 	.word	0x0800342b
 80032c4:	08003387 	.word	0x08003387
 80032c8:	080033e9 	.word	0x080033e9
 80032cc:	080032f1 	.word	0x080032f1
 80032d0:	0800342b 	.word	0x0800342b
 80032d4:	08003645 	.word	0x08003645
 80032d8:	0800342b 	.word	0x0800342b
 80032dc:	08003645 	.word	0x08003645
 80032e0:	0800342b 	.word	0x0800342b
 80032e4:	0800342b 	.word	0x0800342b
 80032e8:	0800342b 	.word	0x0800342b
 80032ec:	0800342b 	.word	0x0800342b
								case cmdBand://"band:2"
									if (strlen(uk) >= 1) {
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	f000 818b 	beq.w	8003610 <HAL_UART_RxCpltCallback+0x444>
										newBand = atol(uk);
 80032fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032fc:	f00f fc25 	bl	8012b4a <atol>
 8003300:	4603      	mov	r3, r0
 8003302:	b2da      	uxtb	r2, r3
 8003304:	4b67      	ldr	r3, [pc, #412]	; (80034a4 <HAL_UART_RxCpltCallback+0x2d8>)
 8003306:	701a      	strb	r2, [r3, #0]
										if (newBand != Band) {
 8003308:	4b66      	ldr	r3, [pc, #408]	; (80034a4 <HAL_UART_RxCpltCallback+0x2d8>)
 800330a:	781a      	ldrb	r2, [r3, #0]
 800330c:	4b66      	ldr	r3, [pc, #408]	; (80034a8 <HAL_UART_RxCpltCallback+0x2dc>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	f000 817d 	beq.w	8003610 <HAL_UART_RxCpltCallback+0x444>
											ev = i;
 8003316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003318:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 800331a:	e179      	b.n	8003610 <HAL_UART_RxCpltCallback+0x444>
								case cmdVol:
									if (strlen(uk) >= 1) {
 800331c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8177 	beq.w	8003614 <HAL_UART_RxCpltCallback+0x448>
										uint8_t nv = Volume;
 8003326:	4b61      	ldr	r3, [pc, #388]	; (80034ac <HAL_UART_RxCpltCallback+0x2e0>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
										if (strstr(uk, "up")) {
 800332e:	4960      	ldr	r1, [pc, #384]	; (80034b0 <HAL_UART_RxCpltCallback+0x2e4>)
 8003330:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003332:	f010 fbf1 	bl	8013b18 <strstr>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d005      	beq.n	8003348 <HAL_UART_RxCpltCallback+0x17c>
											nv++;
 800333c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003340:	3301      	adds	r3, #1
 8003342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003346:	e012      	b.n	800336e <HAL_UART_RxCpltCallback+0x1a2>
										} else if (strstr(uk, "down")) {
 8003348:	495a      	ldr	r1, [pc, #360]	; (80034b4 <HAL_UART_RxCpltCallback+0x2e8>)
 800334a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800334c:	f010 fbe4 	bl	8013b18 <strstr>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <HAL_UART_RxCpltCallback+0x196>
											nv--;
 8003356:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800335a:	3b01      	subs	r3, #1
 800335c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003360:	e005      	b.n	800336e <HAL_UART_RxCpltCallback+0x1a2>
										} else {
											nv = (uint8_t)atol(uk);
 8003362:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003364:	f00f fbf1 	bl	8012b4a <atol>
 8003368:	4603      	mov	r3, r0
 800336a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
										}
										if ((nv >= 0) && (nv <= 15)) {
 800336e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003372:	2b0f      	cmp	r3, #15
 8003374:	f200 814e 	bhi.w	8003614 <HAL_UART_RxCpltCallback+0x448>
											newVolume = nv;
 8003378:	4a4f      	ldr	r2, [pc, #316]	; (80034b8 <HAL_UART_RxCpltCallback+0x2ec>)
 800337a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800337e:	7013      	strb	r3, [r2, #0]
											ev = i;
 8003380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003382:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 8003384:	e146      	b.n	8003614 <HAL_UART_RxCpltCallback+0x448>
								case cmdBass:
									if (strlen(uk) >= 1) {
 8003386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 8144 	beq.w	8003618 <HAL_UART_RxCpltCallback+0x44c>
										newBassBoost = (uint8_t)atol(uk);
 8003390:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003392:	f00f fbda 	bl	8012b4a <atol>
 8003396:	4603      	mov	r3, r0
 8003398:	b2da      	uxtb	r2, r3
 800339a:	4b48      	ldr	r3, [pc, #288]	; (80034bc <HAL_UART_RxCpltCallback+0x2f0>)
 800339c:	701a      	strb	r2, [r3, #0]
										ev = i;
 800339e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a0:	60bb      	str	r3, [r7, #8]
									}
								break;
 80033a2:	e139      	b.n	8003618 <HAL_UART_RxCpltCallback+0x44c>
								case cmdFreq://"freq:95.1"
									if (strlen(uk) >= 2) {
 80033a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033a6:	f7fc ff13 	bl	80001d0 <strlen>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	f240 8135 	bls.w	800361c <HAL_UART_RxCpltCallback+0x450>
										newFreq = (float)atof(uk);
 80033b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033b4:	f00f fbc2 	bl	8012b3c <atof>
 80033b8:	ec53 2b10 	vmov	r2, r3, d0
 80033bc:	4610      	mov	r0, r2
 80033be:	4619      	mov	r1, r3
 80033c0:	f7fd fc12 	bl	8000be8 <__aeabi_d2f>
 80033c4:	4603      	mov	r3, r0
 80033c6:	4a3e      	ldr	r2, [pc, #248]	; (80034c0 <HAL_UART_RxCpltCallback+0x2f4>)
 80033c8:	6013      	str	r3, [r2, #0]
										if (newFreq != Freq) {
 80033ca:	4b3d      	ldr	r3, [pc, #244]	; (80034c0 <HAL_UART_RxCpltCallback+0x2f4>)
 80033cc:	ed93 7a00 	vldr	s14, [r3]
 80033d0:	4b3c      	ldr	r3, [pc, #240]	; (80034c4 <HAL_UART_RxCpltCallback+0x2f8>)
 80033d2:	edd3 7a00 	vldr	s15, [r3]
 80033d6:	eeb4 7a67 	vcmp.f32	s14, s15
 80033da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033de:	f000 811d 	beq.w	800361c <HAL_UART_RxCpltCallback+0x450>
											ev = i;
 80033e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e4:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 80033e6:	e119      	b.n	800361c <HAL_UART_RxCpltCallback+0x450>
								case cmdScan://"scan"
								case cmdList://"list"
									seek_up = 1;
 80033e8:	4b37      	ldr	r3, [pc, #220]	; (80034c8 <HAL_UART_RxCpltCallback+0x2fc>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	701a      	strb	r2, [r3, #0]
									ev = i;
 80033ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f0:	60bb      	str	r3, [r7, #8]
									char *uki = strchr(uk, ':');
 80033f2:	213a      	movs	r1, #58	; 0x3a
 80033f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033f6:	f010 fb6e 	bl	8013ad6 <strchr>
 80033fa:	6238      	str	r0, [r7, #32]
									if (uki) {
 80033fc:	6a3b      	ldr	r3, [r7, #32]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 810e 	beq.w	8003620 <HAL_UART_RxCpltCallback+0x454>
										if ((*(char *)(uki + 1) == '0') || strstr(uki + 1, "down")) seek_up = 0;
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	3301      	adds	r3, #1
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b30      	cmp	r3, #48	; 0x30
 800340c:	d009      	beq.n	8003422 <HAL_UART_RxCpltCallback+0x256>
 800340e:	6a3b      	ldr	r3, [r7, #32]
 8003410:	3301      	adds	r3, #1
 8003412:	4928      	ldr	r1, [pc, #160]	; (80034b4 <HAL_UART_RxCpltCallback+0x2e8>)
 8003414:	4618      	mov	r0, r3
 8003416:	f010 fb7f 	bl	8013b18 <strstr>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 80ff 	beq.w	8003620 <HAL_UART_RxCpltCallback+0x454>
 8003422:	4b29      	ldr	r3, [pc, #164]	; (80034c8 <HAL_UART_RxCpltCallback+0x2fc>)
 8003424:	2200      	movs	r2, #0
 8003426:	701a      	strb	r2, [r3, #0]
									}
								break;
 8003428:	e0fa      	b.n	8003620 <HAL_UART_RxCpltCallback+0x454>
								case cmdAck://"qack"
								case cmdCmd://"qcmd"
#ifdef SET_IRED
								case cmdiRed://"ired"
#endif
									ev = i;
 800342a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342c:	60bb      	str	r3, [r7, #8]
								break;
 800342e:	e100      	b.n	8003632 <HAL_UART_RxCpltCallback+0x466>
								case cmdEpoch://"epoch:1657191323"
									if (strlen(uk) >= 10) {
 8003430:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003432:	f7fc fecd 	bl	80001d0 <strlen>
 8003436:	4603      	mov	r3, r0
 8003438:	2b09      	cmp	r3, #9
 800343a:	f240 80f3 	bls.w	8003624 <HAL_UART_RxCpltCallback+0x458>
										char *uki = strchr(uk, ':');
 800343e:	213a      	movs	r1, #58	; 0x3a
 8003440:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003442:	f010 fb48 	bl	8013ad6 <strchr>
 8003446:	60f8      	str	r0, [r7, #12]
										if (uki) {
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00c      	beq.n	8003468 <HAL_UART_RxCpltCallback+0x29c>
											tZone = (uint8_t)atol(uki + 1);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	3301      	adds	r3, #1
 8003452:	4618      	mov	r0, r3
 8003454:	f00f fb79 	bl	8012b4a <atol>
 8003458:	4603      	mov	r3, r0
 800345a:	b2da      	uxtb	r2, r3
 800345c:	4b1b      	ldr	r3, [pc, #108]	; (80034cc <HAL_UART_RxCpltCallback+0x300>)
 800345e:	701a      	strb	r2, [r3, #0]
											*uki = '\0';
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	701a      	strb	r2, [r3, #0]
 8003466:	e002      	b.n	800346e <HAL_UART_RxCpltCallback+0x2a2>
										} else {
											tZone = 0;
 8003468:	4b18      	ldr	r3, [pc, #96]	; (80034cc <HAL_UART_RxCpltCallback+0x300>)
 800346a:	2200      	movs	r2, #0
 800346c:	701a      	strb	r2, [r3, #0]
										}
										epoch = (uint32_t)atol(uk);
 800346e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003470:	f00f fb6b 	bl	8012b4a <atol>
 8003474:	4603      	mov	r3, r0
 8003476:	461a      	mov	r2, r3
 8003478:	4b15      	ldr	r3, [pc, #84]	; (80034d0 <HAL_UART_RxCpltCallback+0x304>)
 800347a:	601a      	str	r2, [r3, #0]
										ev = i;
 800347c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347e:	60bb      	str	r3, [r7, #8]
									}
								break;
 8003480:	e0d0      	b.n	8003624 <HAL_UART_RxCpltCallback+0x458>
								case cmdsRead:// read:0
								case cmdsErase:// erase:0
									if (i == cmdsRead) cmd_sector = cmdsRead;
 8003482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003484:	2b04      	cmp	r3, #4
 8003486:	d127      	bne.n	80034d8 <HAL_UART_RxCpltCallback+0x30c>
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <HAL_UART_RxCpltCallback+0x308>)
 800348a:	2204      	movs	r2, #4
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	e026      	b.n	80034de <HAL_UART_RxCpltCallback+0x312>
 8003490:	40004400 	.word	0x40004400
 8003494:	20001b12 	.word	0x20001b12
 8003498:	20001b10 	.word	0x20001b10
 800349c:	20001b14 	.word	0x20001b14
 80034a0:	20000020 	.word	0x20000020
 80034a4:	2000010d 	.word	0x2000010d
 80034a8:	2000010c 	.word	0x2000010c
 80034ac:	2000010f 	.word	0x2000010f
 80034b0:	080176ac 	.word	0x080176ac
 80034b4:	080176b0 	.word	0x080176b0
 80034b8:	20000110 	.word	0x20000110
 80034bc:	20002f53 	.word	0x20002f53
 80034c0:	20000108 	.word	0x20000108
 80034c4:	20000104 	.word	0x20000104
 80034c8:	2000010e 	.word	0x2000010e
 80034cc:	20001f16 	.word	0x20001f16
 80034d0:	2000001c 	.word	0x2000001c
 80034d4:	200000f8 	.word	0x200000f8
												  else cmd_sector = cmdsErase;
 80034d8:	4b75      	ldr	r3, [pc, #468]	; (80036b0 <HAL_UART_RxCpltCallback+0x4e4>)
 80034da:	2205      	movs	r2, #5
 80034dc:	601a      	str	r2, [r3, #0]
									if (*uk == ':') {
 80034de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	2b3a      	cmp	r3, #58	; 0x3a
 80034e4:	f040 80a0 	bne.w	8003628 <HAL_UART_RxCpltCallback+0x45c>
										int sek = atoi(++uk);
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	3301      	adds	r3, #1
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
 80034ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80034f0:	f00f fb27 	bl	8012b42 <atoi>
 80034f4:	6138      	str	r0, [r7, #16]
										if ( ((sek >= 0) && (sek < W25qxx_getSectorCount())) || (sek == -1) ) {
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	db05      	blt.n	8003508 <HAL_UART_RxCpltCallback+0x33c>
 80034fc:	f003 fc3a 	bl	8006d74 <W25qxx_getSectorCount>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	429a      	cmp	r2, r3
 8003506:	d804      	bhi.n	8003512 <HAL_UART_RxCpltCallback+0x346>
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800350e:	f040 808b 	bne.w	8003628 <HAL_UART_RxCpltCallback+0x45c>
											adr_sector = sek;
 8003512:	4a68      	ldr	r2, [pc, #416]	; (80036b4 <HAL_UART_RxCpltCallback+0x4e8>)
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	6013      	str	r3, [r2, #0]
											offset_sector = 0;
 8003518:	4b67      	ldr	r3, [pc, #412]	; (80036b8 <HAL_UART_RxCpltCallback+0x4ec>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
											if (sek == -1) {
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003524:	d106      	bne.n	8003534 <HAL_UART_RxCpltCallback+0x368>
												if (cmd_sector == cmdsErase) ev = i;
 8003526:	4b62      	ldr	r3, [pc, #392]	; (80036b0 <HAL_UART_RxCpltCallback+0x4e4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b05      	cmp	r3, #5
 800352c:	d17c      	bne.n	8003628 <HAL_UART_RxCpltCallback+0x45c>
 800352e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003530:	60bb      	str	r3, [r7, #8]
											} else {
												ev = i;
											}
										}
									}
								break;
 8003532:	e079      	b.n	8003628 <HAL_UART_RxCpltCallback+0x45c>
												ev = i;
 8003534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003536:	60bb      	str	r3, [r7, #8]
								break;
 8003538:	e076      	b.n	8003628 <HAL_UART_RxCpltCallback+0x45c>
								case cmdsWrite:// write:0:a5 | write:0:a5:256
									if (*uk == ':') {
 800353a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b3a      	cmp	r3, #58	; 0x3a
 8003540:	d174      	bne.n	800362c <HAL_UART_RxCpltCallback+0x460>
										uk++;
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	3301      	adds	r3, #1
 8003546:	627b      	str	r3, [r7, #36]	; 0x24
										int sek = atoi(uk);
 8003548:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800354a:	f00f fafa 	bl	8012b42 <atoi>
 800354e:	61f8      	str	r0, [r7, #28]
										if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	2b00      	cmp	r3, #0
 8003554:	db6a      	blt.n	800362c <HAL_UART_RxCpltCallback+0x460>
 8003556:	f003 fc0d 	bl	8006d74 <W25qxx_getSectorCount>
 800355a:	4602      	mov	r2, r0
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	429a      	cmp	r2, r3
 8003560:	d964      	bls.n	800362c <HAL_UART_RxCpltCallback+0x460>
											char *ukn = strchr(uk, ':');
 8003562:	213a      	movs	r1, #58	; 0x3a
 8003564:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003566:	f010 fab6 	bl	8013ad6 <strchr>
 800356a:	61b8      	str	r0, [r7, #24]
											if (ukn) {
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d05c      	beq.n	800362c <HAL_UART_RxCpltCallback+0x460>
												len_write = -1;
 8003572:	4b52      	ldr	r3, [pc, #328]	; (80036bc <HAL_UART_RxCpltCallback+0x4f0>)
 8003574:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003578:	601a      	str	r2, [r3, #0]
												ukn++;
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	3301      	adds	r3, #1
 800357e:	61bb      	str	r3, [r7, #24]
												byte_write = hexToBin(ukn);
 8003580:	69b8      	ldr	r0, [r7, #24]
 8003582:	f7ff f9fb 	bl	800297c <hexToBin>
 8003586:	4603      	mov	r3, r0
 8003588:	461a      	mov	r2, r3
 800358a:	4b4d      	ldr	r3, [pc, #308]	; (80036c0 <HAL_UART_RxCpltCallback+0x4f4>)
 800358c:	701a      	strb	r2, [r3, #0]
												uk = strchr(ukn, ':');
 800358e:	213a      	movs	r1, #58	; 0x3a
 8003590:	69b8      	ldr	r0, [r7, #24]
 8003592:	f010 faa0 	bl	8013ad6 <strchr>
 8003596:	6278      	str	r0, [r7, #36]	; 0x24
												if (uk) {
 8003598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359a:	2b00      	cmp	r3, #0
 800359c:	d012      	beq.n	80035c4 <HAL_UART_RxCpltCallback+0x3f8>
													int l = atoi(++uk);
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	3301      	adds	r3, #1
 80035a2:	627b      	str	r3, [r7, #36]	; 0x24
 80035a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035a6:	f00f facc 	bl	8012b42 <atoi>
 80035aa:	6178      	str	r0, [r7, #20]
													if ((l > 0) && (l < W25qxx_getSectorSize())) len_write = l;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	dd08      	ble.n	80035c4 <HAL_UART_RxCpltCallback+0x3f8>
 80035b2:	f003 fbeb 	bl	8006d8c <W25qxx_getSectorSize>
 80035b6:	4602      	mov	r2, r0
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d902      	bls.n	80035c4 <HAL_UART_RxCpltCallback+0x3f8>
 80035be:	4a3f      	ldr	r2, [pc, #252]	; (80036bc <HAL_UART_RxCpltCallback+0x4f0>)
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	6013      	str	r3, [r2, #0]
												}
												adr_sector = sek;
 80035c4:	4a3b      	ldr	r2, [pc, #236]	; (80036b4 <HAL_UART_RxCpltCallback+0x4e8>)
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	6013      	str	r3, [r2, #0]
												offset_sector = 0;
 80035ca:	4b3b      	ldr	r3, [pc, #236]	; (80036b8 <HAL_UART_RxCpltCallback+0x4ec>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]
												ev = i;//flag_sector = true;
 80035d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d2:	60bb      	str	r3, [r7, #8]
											}
										}
									}
								break;
 80035d4:	e02a      	b.n	800362c <HAL_UART_RxCpltCallback+0x460>
								case cmdsNext:// next
									if ((last_cmd_sector == cmdsRead) || (last_cmd_sector == cmdsNext)) {
 80035d6:	4b3b      	ldr	r3, [pc, #236]	; (80036c4 <HAL_UART_RxCpltCallback+0x4f8>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d003      	beq.n	80035e6 <HAL_UART_RxCpltCallback+0x41a>
 80035de:	4b39      	ldr	r3, [pc, #228]	; (80036c4 <HAL_UART_RxCpltCallback+0x4f8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2b06      	cmp	r3, #6
 80035e4:	d124      	bne.n	8003630 <HAL_UART_RxCpltCallback+0x464>
										if ((offset_sector + list_sector) < W25qxx_getSectorSize()) {
 80035e6:	4b34      	ldr	r3, [pc, #208]	; (80036b8 <HAL_UART_RxCpltCallback+0x4ec>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	4b37      	ldr	r3, [pc, #220]	; (80036c8 <HAL_UART_RxCpltCallback+0x4fc>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4413      	add	r3, r2
 80035f0:	461c      	mov	r4, r3
 80035f2:	f003 fbcb 	bl	8006d8c <W25qxx_getSectorSize>
 80035f6:	4603      	mov	r3, r0
 80035f8:	429c      	cmp	r4, r3
 80035fa:	d219      	bcs.n	8003630 <HAL_UART_RxCpltCallback+0x464>
											offset_sector += list_sector;
 80035fc:	4b2e      	ldr	r3, [pc, #184]	; (80036b8 <HAL_UART_RxCpltCallback+0x4ec>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	4b31      	ldr	r3, [pc, #196]	; (80036c8 <HAL_UART_RxCpltCallback+0x4fc>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4413      	add	r3, r2
 8003606:	4a2c      	ldr	r2, [pc, #176]	; (80036b8 <HAL_UART_RxCpltCallback+0x4ec>)
 8003608:	6013      	str	r3, [r2, #0]
											ev = i;//flag_sector = true;
 800360a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800360c:	60bb      	str	r3, [r7, #8]
										}
									}
								break;
 800360e:	e00f      	b.n	8003630 <HAL_UART_RxCpltCallback+0x464>
								break;
 8003610:	bf00      	nop
 8003612:	e017      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 8003614:	bf00      	nop
 8003616:	e015      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 8003618:	bf00      	nop
 800361a:	e013      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 800361c:	bf00      	nop
 800361e:	e011      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 8003620:	bf00      	nop
 8003622:	e00f      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 8003624:	bf00      	nop
 8003626:	e00d      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 8003628:	bf00      	nop
 800362a:	e00b      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 800362c:	bf00      	nop
 800362e:	e009      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
								break;
 8003630:	bf00      	nop
							}
							break;
 8003632:	e007      	b.n	8003644 <HAL_UART_RxCpltCallback+0x478>
					for (i = 0; i < MAX_CMDS; i++) {
 8003634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003636:	3301      	adds	r3, #1
 8003638:	62fb      	str	r3, [r7, #44]	; 0x2c
 800363a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800363c:	2b19      	cmp	r3, #25
 800363e:	f77f adf8 	ble.w	8003232 <HAL_UART_RxCpltCallback+0x66>
 8003642:	e000      	b.n	8003646 <HAL_UART_RxCpltCallback+0x47a>
							break;
 8003644:	bf00      	nop
					}
#if defined(SET_BLE) || defined(SET_AUDIO)
				}
#endif
				//
				if (ev != -2) {
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	f113 0f02 	cmn.w	r3, #2
 800364c:	d017      	beq.n	800367e <HAL_UART_RxCpltCallback+0x4b2>
					if (ev == -1) ev = cmdErr;
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003654:	d101      	bne.n	800365a <HAL_UART_RxCpltCallback+0x48e>
 8003656:	2303      	movs	r3, #3
 8003658:	60bb      	str	r3, [r7, #8]
					if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0) != osOK) devError |= devEVT;
 800365a:	4b1c      	ldr	r3, [pc, #112]	; (80036cc <HAL_UART_RxCpltCallback+0x500>)
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	f107 0108 	add.w	r1, r7, #8
 8003662:	2300      	movs	r3, #0
 8003664:	2200      	movs	r2, #0
 8003666:	f00c f82b 	bl	800f6c0 <osMessageQueuePut>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d006      	beq.n	800367e <HAL_UART_RxCpltCallback+0x4b2>
 8003670:	4b17      	ldr	r3, [pc, #92]	; (80036d0 <HAL_UART_RxCpltCallback+0x504>)
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	f043 0310 	orr.w	r3, r3, #16
 8003678:	b29a      	uxth	r2, r3
 800367a:	4b15      	ldr	r3, [pc, #84]	; (80036d0 <HAL_UART_RxCpltCallback+0x504>)
 800367c:	801a      	strh	r2, [r3, #0]
				}
				//
			}

			rxInd = 0;
 800367e:	4b15      	ldr	r3, [pc, #84]	; (80036d4 <HAL_UART_RxCpltCallback+0x508>)
 8003680:	2200      	movs	r2, #0
 8003682:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8003684:	4b14      	ldr	r3, [pc, #80]	; (80036d8 <HAL_UART_RxCpltCallback+0x50c>)
 8003686:	2200      	movs	r2, #0
 8003688:	701a      	strb	r2, [r3, #0]
		}

		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
 800368a:	2201      	movs	r2, #1
 800368c:	4913      	ldr	r1, [pc, #76]	; (80036dc <HAL_UART_RxCpltCallback+0x510>)
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f00a f97e 	bl	800d990 <HAL_UART_Receive_IT>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d006      	beq.n	80036a8 <HAL_UART_RxCpltCallback+0x4dc>
 800369a:	4b0d      	ldr	r3, [pc, #52]	; (80036d0 <HAL_UART_RxCpltCallback+0x504>)
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	f043 0302 	orr.w	r3, r3, #2
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <HAL_UART_RxCpltCallback+0x504>)
 80036a6:	801a      	strh	r2, [r3, #0]
	}
}
 80036a8:	bf00      	nop
 80036aa:	3734      	adds	r7, #52	; 0x34
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd90      	pop	{r4, r7, pc}
 80036b0:	200000f8 	.word	0x200000f8
 80036b4:	20001f18 	.word	0x20001f18
 80036b8:	20001f1c 	.word	0x20001f1c
 80036bc:	20001f24 	.word	0x20001f24
 80036c0:	20000100 	.word	0x20000100
 80036c4:	200000fc 	.word	0x200000fc
 80036c8:	20001f20 	.word	0x20001f20
 80036cc:	20000e6c 	.word	0x20000e6c
 80036d0:	20001b00 	.word	0x20001b00
 80036d4:	20001b12 	.word	0x20001b12
 80036d8:	20001b14 	.word	0x20001b14
 80036dc:	20001b10 	.word	0x20001b10

080036e0 <spiDone>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//         ''    SPI1:
//
void spiDone(SPI_HandleTypeDef *hspi)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
#ifdef SET_W25FLASH
	if (hspi->Instance == SPI2) {
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a0a      	ldr	r2, [pc, #40]	; (8003718 <spiDone+0x38>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d105      	bne.n	80036fe <spiDone+0x1e>
		W25_UNSELECT();
 80036f2:	f003 f963 	bl	80069bc <W25_UNSELECT>
		spiRdy = 1;
 80036f6:	4b09      	ldr	r3, [pc, #36]	; (800371c <spiDone+0x3c>)
 80036f8:	2201      	movs	r2, #1
 80036fa:	701a      	strb	r2, [r3, #0]
	else
	if (hspi->Instance == SPI1) {
		lcdRdy = 1;
	}
#endif
}
 80036fc:	e007      	b.n	800370e <spiDone+0x2e>
	if (hspi->Instance == SPI1) {
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a07      	ldr	r2, [pc, #28]	; (8003720 <spiDone+0x40>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d102      	bne.n	800370e <spiDone+0x2e>
		lcdRdy = 1;
 8003708:	4b06      	ldr	r3, [pc, #24]	; (8003724 <spiDone+0x44>)
 800370a:	2201      	movs	r2, #1
 800370c:	701a      	strb	r2, [r3, #0]
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40003800 	.word	0x40003800
 800371c:	200000f4 	.word	0x200000f4
 8003720:	40013000 	.word	0x40013000
 8003724:	20000000 	.word	0x20000000

08003728 <HAL_SPI_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7ff ffd5 	bl	80036e0 <spiDone>
}
 8003736:	bf00      	nop
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7ff ffca 	bl	80036e0 <spiDone>
}
 800374c:	bf00      	nop
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <HAL_SPI_TxRxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,    /   SPI
//
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f7ff ffbf 	bl	80036e0 <spiDone>
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <HAL_SPI_ErrorCallback>:
//--------------------------------------------------------------------------------------------
//    CallBack ,       SPI
//
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ffb3 	bl	80036e0 <spiDone>
	devError |= devSPI;
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_SPI_ErrorCallback+0x24>)
 800377c:	881b      	ldrh	r3, [r3, #0]
 800377e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003782:	b29a      	uxth	r2, r3
 8003784:	4b02      	ldr	r3, [pc, #8]	; (8003790 <HAL_SPI_ErrorCallback+0x24>)
 8003786:	801a      	strh	r2, [r3, #0]
}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	20001b00 	.word	0x20001b00

08003794 <HAL_I2C_ErrorCallback>:
{
	if (hi2c->Instance == I2C1) i2cRdy = 1;
}
//--------------------------------------------------------------------------------------------
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C1) devError |= devRDA;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a07      	ldr	r2, [pc, #28]	; (80037c0 <HAL_I2C_ErrorCallback+0x2c>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d106      	bne.n	80037b4 <HAL_I2C_ErrorCallback+0x20>
 80037a6:	4b07      	ldr	r3, [pc, #28]	; (80037c4 <HAL_I2C_ErrorCallback+0x30>)
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	4b04      	ldr	r3, [pc, #16]	; (80037c4 <HAL_I2C_ErrorCallback+0x30>)
 80037b2:	801a      	strh	r2, [r3, #0]
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	40005400 	.word	0x40005400
 80037c4:	20001b00 	.word	0x20001b00

080037c8 <HAL_GPIO_EXTI_Callback>:
//--------------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	80fb      	strh	r3, [r7, #6]
#ifdef SET_SLEEP
	if (sleep_mode) {
 80037d2:	4b2c      	ldr	r3, [pc, #176]	; (8003884 <HAL_GPIO_EXTI_Callback+0xbc>)
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d027      	beq.n	800382a <HAL_GPIO_EXTI_Callback+0x62>
		if ((HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_SET) ||
 80037da:	2102      	movs	r1, #2
 80037dc:	482a      	ldr	r0, [pc, #168]	; (8003888 <HAL_GPIO_EXTI_Callback+0xc0>)
 80037de:	f004 fbe9 	bl	8007fb4 <HAL_GPIO_ReadPin>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d006      	beq.n	80037f6 <HAL_GPIO_EXTI_Callback+0x2e>
				(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_SET)) {
 80037e8:	2104      	movs	r1, #4
 80037ea:	4827      	ldr	r0, [pc, #156]	; (8003888 <HAL_GPIO_EXTI_Callback+0xc0>)
 80037ec:	f004 fbe2 	bl	8007fb4 <HAL_GPIO_ReadPin>
 80037f0:	4603      	mov	r3, r0
		if ((HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_SET) ||
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d141      	bne.n	800387a <HAL_GPIO_EXTI_Callback+0xb2>
			sleep_mode = false;
 80037f6:	4b23      	ldr	r3, [pc, #140]	; (8003884 <HAL_GPIO_EXTI_Callback+0xbc>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	701a      	strb	r2, [r3, #0]
			HAL_PWR_DisableSleepOnExit();
 80037fc:	f006 f8fa 	bl	80099f4 <HAL_PWR_DisableSleepOnExit>
			int ev = cmdExitSleep;
 8003800:	2313      	movs	r3, #19
 8003802:	60fb      	str	r3, [r7, #12]
			if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0)) devError |= devEVT;
 8003804:	4b21      	ldr	r3, [pc, #132]	; (800388c <HAL_GPIO_EXTI_Callback+0xc4>)
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	f107 010c 	add.w	r1, r7, #12
 800380c:	2300      	movs	r3, #0
 800380e:	2200      	movs	r2, #0
 8003810:	f00b ff56 	bl	800f6c0 <osMessageQueuePut>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d02f      	beq.n	800387a <HAL_GPIO_EXTI_Callback+0xb2>
 800381a:	4b1d      	ldr	r3, [pc, #116]	; (8003890 <HAL_GPIO_EXTI_Callback+0xc8>)
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	f043 0310 	orr.w	r3, r3, #16
 8003822:	b29a      	uxth	r2, r3
 8003824:	4b1a      	ldr	r3, [pc, #104]	; (8003890 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003826:	801a      	strh	r2, [r3, #0]
		}
		return;
 8003828:	e027      	b.n	800387a <HAL_GPIO_EXTI_Callback+0xb2>
	}
#endif
	if ((GPIO_Pin == KEY0_Pin) || (GPIO_Pin == KEY1_Pin)) {
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	2b02      	cmp	r3, #2
 800382e:	d002      	beq.n	8003836 <HAL_GPIO_EXTI_Callback+0x6e>
 8003830:	88fb      	ldrh	r3, [r7, #6]
 8003832:	2b04      	cmp	r3, #4
 8003834:	d122      	bne.n	800387c <HAL_GPIO_EXTI_Callback+0xb4>
		if (GPIO_Pin == KEY0_Pin) seek_up = 1;
 8003836:	88fb      	ldrh	r3, [r7, #6]
 8003838:	2b02      	cmp	r3, #2
 800383a:	d103      	bne.n	8003844 <HAL_GPIO_EXTI_Callback+0x7c>
 800383c:	4b15      	ldr	r3, [pc, #84]	; (8003894 <HAL_GPIO_EXTI_Callback+0xcc>)
 800383e:	2201      	movs	r2, #1
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	e005      	b.n	8003850 <HAL_GPIO_EXTI_Callback+0x88>
		else
		if (GPIO_Pin == KEY1_Pin) seek_up = 0;
 8003844:	88fb      	ldrh	r3, [r7, #6]
 8003846:	2b04      	cmp	r3, #4
 8003848:	d102      	bne.n	8003850 <HAL_GPIO_EXTI_Callback+0x88>
 800384a:	4b12      	ldr	r3, [pc, #72]	; (8003894 <HAL_GPIO_EXTI_Callback+0xcc>)
 800384c:	2200      	movs	r2, #0
 800384e:	701a      	strb	r2, [r3, #0]
		int ev = cmdScan;
 8003850:	230b      	movs	r3, #11
 8003852:	60bb      	str	r3, [r7, #8]
		if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0)) devError |= devEVT;
 8003854:	4b0d      	ldr	r3, [pc, #52]	; (800388c <HAL_GPIO_EXTI_Callback+0xc4>)
 8003856:	6818      	ldr	r0, [r3, #0]
 8003858:	f107 0108 	add.w	r1, r7, #8
 800385c:	2300      	movs	r3, #0
 800385e:	2200      	movs	r2, #0
 8003860:	f00b ff2e 	bl	800f6c0 <osMessageQueuePut>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d008      	beq.n	800387c <HAL_GPIO_EXTI_Callback+0xb4>
 800386a:	4b09      	ldr	r3, [pc, #36]	; (8003890 <HAL_GPIO_EXTI_Callback+0xc8>)
 800386c:	881b      	ldrh	r3, [r3, #0]
 800386e:	f043 0310 	orr.w	r3, r3, #16
 8003872:	b29a      	uxth	r2, r3
 8003874:	4b06      	ldr	r3, [pc, #24]	; (8003890 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003876:	801a      	strh	r2, [r3, #0]
 8003878:	e000      	b.n	800387c <HAL_GPIO_EXTI_Callback+0xb4>
		return;
 800387a:	bf00      	nop
	}
}
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	200032de 	.word	0x200032de
 8003888:	48000800 	.word	0x48000800
 800388c:	20000e6c 	.word	0x20000e6c
 8003890:	20001b00 	.word	0x20001b00
 8003894:	2000010e 	.word	0x2000010e

08003898 <irdTask>:
//--------------------------------------------------------------------------------------------
//--------------------------------------------------------------------------------------------

//--------------------------------------------------------------------------------------------
void irdTask(void *argument)
{
 8003898:	b5b0      	push	{r4, r5, r7, lr}
 800389a:	b08e      	sub	sp, #56	; 0x38
 800389c:	af02      	add	r7, sp, #8
 800389e:	6078      	str	r0, [r7, #4]
#ifdef SET_IRED

	ird_exit = false;
 80038a0:	4bb1      	ldr	r3, [pc, #708]	; (8003b68 <irdTask+0x2d0>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	701a      	strb	r2, [r3, #0]

	bool ep_start = false;
 80038a6:	2300      	movs	r3, #0
 80038a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char ep_str[16] = {0};
 80038ac:	2300      	movs	r3, #0
 80038ae:	613b      	str	r3, [r7, #16]
 80038b0:	f107 0314 	add.w	r3, r7, #20
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	605a      	str	r2, [r3, #4]
 80038ba:	609a      	str	r2, [r3, #8]
	uint32_t ep_tmr = 0;
 80038bc:	2300      	movs	r3, #0
 80038be:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tmr_ired = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24


	if (waitBit);

	enIntIRED();
 80038c4:	f7fd fc1e 	bl	8001104 <enIntIRED>


  while (!restart) {
 80038c8:	e204      	b.n	8003cd4 <irdTask+0x43c>

	if (!tmr_ired) {
 80038ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f040 81db 	bne.w	8003c88 <irdTask+0x3f0>
		if (decodeIRED(&results)) {
 80038d2:	48a6      	ldr	r0, [pc, #664]	; (8003b6c <irdTask+0x2d4>)
 80038d4:	f7fd fbe0 	bl	8001098 <decodeIRED>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 81d4 	beq.w	8003c88 <irdTask+0x3f0>

			tmr_ired = get_mstmr(_300ms);
 80038e0:	f04f 001e 	mov.w	r0, #30
 80038e4:	f04f 0100 	mov.w	r1, #0
 80038e8:	f7ff faac 	bl	8002e44 <get_mstmr>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4613      	mov	r3, r2
 80038f2:	627b      	str	r3, [r7, #36]	; 0x24
			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80038f4:	2200      	movs	r2, #0
 80038f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038fa:	489d      	ldr	r0, [pc, #628]	; (8003b70 <irdTask+0x2d8>)
 80038fc:	f004 fb72 	bl	8007fe4 <HAL_GPIO_WritePin>
			int8_t kid = -1;
 8003900:	23ff      	movs	r3, #255	; 0xff
 8003902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			for (int8_t i = 0; i < MAX_IRED_KEY; i++) {
 8003906:	2300      	movs	r3, #0
 8003908:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800390c:	e019      	b.n	8003942 <irdTask+0xaa>
				if (results.value == keyAll[i].code) {
 800390e:	4b97      	ldr	r3, [pc, #604]	; (8003b6c <irdTask+0x2d4>)
 8003910:	6819      	ldr	r1, [r3, #0]
 8003912:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8003916:	4897      	ldr	r0, [pc, #604]	; (8003b74 <irdTask+0x2dc>)
 8003918:	4613      	mov	r3, r2
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	4413      	add	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4403      	add	r3, r0
 8003922:	3308      	adds	r3, #8
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4299      	cmp	r1, r3
 8003928:	d104      	bne.n	8003934 <irdTask+0x9c>
					kid = i;
 800392a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800392e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
					break;
 8003932:	e00a      	b.n	800394a <irdTask+0xb2>
			for (int8_t i = 0; i < MAX_IRED_KEY; i++) {
 8003934:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003938:	b2db      	uxtb	r3, r3
 800393a:	3301      	adds	r3, #1
 800393c:	b2db      	uxtb	r3, r3
 800393e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003942:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003946:	2b14      	cmp	r3, #20
 8003948:	dde1      	ble.n	800390e <irdTask+0x76>
				}
			}
			//
			stline[0] = '\0';
 800394a:	4b8b      	ldr	r3, [pc, #556]	; (8003b78 <irdTask+0x2e0>)
 800394c:	2200      	movs	r2, #0
 800394e:	701a      	strb	r2, [r3, #0]
			if (kid == -1) {
 8003950:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003958:	d10b      	bne.n	8003972 <irdTask+0xda>
				if (ired_show) sprintf(stline, "CODE:%08lX", results.value);
 800395a:	4b88      	ldr	r3, [pc, #544]	; (8003b7c <irdTask+0x2e4>)
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d014      	beq.n	800398c <irdTask+0xf4>
 8003962:	4b82      	ldr	r3, [pc, #520]	; (8003b6c <irdTask+0x2d4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	461a      	mov	r2, r3
 8003968:	4985      	ldr	r1, [pc, #532]	; (8003b80 <irdTask+0x2e8>)
 800396a:	4883      	ldr	r0, [pc, #524]	; (8003b78 <irdTask+0x2e0>)
 800396c:	f010 f850 	bl	8013a10 <siprintf>
 8003970:	e00c      	b.n	800398c <irdTask+0xf4>
			} else {
				sprintf(stline, "irKEY: %s", keyAll[kid].name);
 8003972:	f997 2023 	ldrsb.w	r2, [r7, #35]	; 0x23
 8003976:	4613      	mov	r3, r2
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4a7d      	ldr	r2, [pc, #500]	; (8003b74 <irdTask+0x2dc>)
 8003980:	4413      	add	r3, r2
 8003982:	461a      	mov	r2, r3
 8003984:	497f      	ldr	r1, [pc, #508]	; (8003b84 <irdTask+0x2ec>)
 8003986:	487c      	ldr	r0, [pc, #496]	; (8003b78 <irdTask+0x2e0>)
 8003988:	f010 f842 	bl	8013a10 <siprintf>
			}
			if (strlen(stline)) Report(1, "[que:%u] %s\r\n", cntEvt, stline);
 800398c:	4b7a      	ldr	r3, [pc, #488]	; (8003b78 <irdTask+0x2e0>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d008      	beq.n	80039a6 <irdTask+0x10e>
 8003994:	4b7c      	ldr	r3, [pc, #496]	; (8003b88 <irdTask+0x2f0>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	461a      	mov	r2, r3
 800399c:	4b76      	ldr	r3, [pc, #472]	; (8003b78 <irdTask+0x2e0>)
 800399e:	497b      	ldr	r1, [pc, #492]	; (8003b8c <irdTask+0x2f4>)
 80039a0:	2001      	movs	r0, #1
 80039a2:	f7ff fb71 	bl	8003088 <Report>
			//
			if (kid != -1) {
 80039a6:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80039aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039ae:	f000 816b 	beq.w	8003c88 <irdTask+0x3f0>
				int ird = evt_None;
 80039b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039b6:	60fb      	str	r3, [r7, #12]
				switch (kid) {
 80039b8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80039bc:	2b14      	cmp	r3, #20
 80039be:	f200 814d 	bhi.w	8003c5c <irdTask+0x3c4>
 80039c2:	a201      	add	r2, pc, #4	; (adr r2, 80039c8 <irdTask+0x130>)
 80039c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c8:	08003a2f 	.word	0x08003a2f
 80039cc:	08003a1d 	.word	0x08003a1d
 80039d0:	08003a23 	.word	0x08003a23
 80039d4:	08003a73 	.word	0x08003a73
 80039d8:	08003a7f 	.word	0x08003a7f
 80039dc:	08003a91 	.word	0x08003a91
 80039e0:	08003a3b 	.word	0x08003a3b
 80039e4:	08003a57 	.word	0x08003a57
 80039e8:	08003a8b 	.word	0x08003a8b
 80039ec:	08003b33 	.word	0x08003b33
 80039f0:	08003b4f 	.word	0x08003b4f
 80039f4:	08003bb5 	.word	0x08003bb5
 80039f8:	08003bb5 	.word	0x08003bb5
 80039fc:	08003bb5 	.word	0x08003bb5
 8003a00:	08003bb5 	.word	0x08003bb5
 8003a04:	08003bb5 	.word	0x08003bb5
 8003a08:	08003bb5 	.word	0x08003bb5
 8003a0c:	08003bb5 	.word	0x08003bb5
 8003a10:	08003bb5 	.word	0x08003bb5
 8003a14:	08003bb5 	.word	0x08003bb5
 8003a18:	08003bb5 	.word	0x08003bb5
					case key_ch:
						ird = evt_Restart;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
					break;
 8003a20:	e11c      	b.n	8003c5c <irdTask+0x3c4>
					case key_ch_plus:
						seek_up = 1;
 8003a22:	4b5b      	ldr	r3, [pc, #364]	; (8003b90 <irdTask+0x2f8>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	701a      	strb	r2, [r3, #0]
						ird = evt_Scan;
 8003a28:	230b      	movs	r3, #11
 8003a2a:	60fb      	str	r3, [r7, #12]
					break;
 8003a2c:	e116      	b.n	8003c5c <irdTask+0x3c4>
					case key_ch_minus:
						seek_up = 0;
 8003a2e:	4b58      	ldr	r3, [pc, #352]	; (8003b90 <irdTask+0x2f8>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	701a      	strb	r2, [r3, #0]
						ird = evt_Scan;
 8003a34:	230b      	movs	r3, #11
 8003a36:	60fb      	str	r3, [r7, #12]
					break;
 8003a38:	e110      	b.n	8003c5c <irdTask+0x3c4>
					case key_minus:
						if (Volume) {
 8003a3a:	4b56      	ldr	r3, [pc, #344]	; (8003b94 <irdTask+0x2fc>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f000 8103 	beq.w	8003c4a <irdTask+0x3b2>
							newVolume = Volume - 1;
 8003a44:	4b53      	ldr	r3, [pc, #332]	; (8003b94 <irdTask+0x2fc>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	4b52      	ldr	r3, [pc, #328]	; (8003b98 <irdTask+0x300>)
 8003a4e:	701a      	strb	r2, [r3, #0]
							ird = evt_Vol;
 8003a50:	230d      	movs	r3, #13
 8003a52:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003a54:	e0f9      	b.n	8003c4a <irdTask+0x3b2>
					case key_plus:
						if (Volume < 15) {
 8003a56:	4b4f      	ldr	r3, [pc, #316]	; (8003b94 <irdTask+0x2fc>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	2b0e      	cmp	r3, #14
 8003a5c:	f200 80f7 	bhi.w	8003c4e <irdTask+0x3b6>
							newVolume = Volume + 1;
 8003a60:	4b4c      	ldr	r3, [pc, #304]	; (8003b94 <irdTask+0x2fc>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	3301      	adds	r3, #1
 8003a66:	b2da      	uxtb	r2, r3
 8003a68:	4b4b      	ldr	r3, [pc, #300]	; (8003b98 <irdTask+0x300>)
 8003a6a:	701a      	strb	r2, [r3, #0]
							ird = evt_Vol;
 8003a6c:	230d      	movs	r3, #13
 8003a6e:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003a70:	e0ed      	b.n	8003c4e <irdTask+0x3b6>
					case key_left:
						seek_up = 0;
 8003a72:	4b47      	ldr	r3, [pc, #284]	; (8003b90 <irdTask+0x2f8>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	701a      	strb	r2, [r3, #0]
						ird = evt_List;
 8003a78:	2310      	movs	r3, #16
 8003a7a:	60fb      	str	r3, [r7, #12]
					break;
 8003a7c:	e0ee      	b.n	8003c5c <irdTask+0x3c4>
					case key_right:
						seek_up = 1;
 8003a7e:	4b44      	ldr	r3, [pc, #272]	; (8003b90 <irdTask+0x2f8>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	701a      	strb	r2, [r3, #0]
						ird = evt_List;
 8003a84:	2310      	movs	r3, #16
 8003a86:	60fb      	str	r3, [r7, #12]
					break;
 8003a88:	e0e8      	b.n	8003c5c <irdTask+0x3c4>
					case key_eq:// enable/disable print via uart
						ird = evt_Mute;//evt_Sleep);
 8003a8a:	230e      	movs	r3, #14
 8003a8c:	60fb      	str	r3, [r7, #12]
					break;
 8003a8e:	e0e5      	b.n	8003c5c <irdTask+0x3c4>
					case key_sp:
						if (!ep_start) {
 8003a90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a94:	f083 0301 	eor.w	r3, r3, #1
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d038      	beq.n	8003b10 <irdTask+0x278>
							ep_start = true;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							memset(ep_str, 0, sizeof(ep_str));
 8003aa4:	f107 0310 	add.w	r3, r7, #16
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	2100      	movs	r1, #0
 8003aac:	4618      	mov	r0, r3
 8003aae:	f00f fa2e 	bl	8012f0e <memset>
							ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 8003ab2:	4b3a      	ldr	r3, [pc, #232]	; (8003b9c <irdTask+0x304>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	785b      	ldrb	r3, [r3, #1]
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	b219      	sxth	r1, r3
 8003ac2:	4b36      	ldr	r3, [pc, #216]	; (8003b9c <irdTask+0x304>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	785b      	ldrb	r3, [r3, #1]
 8003ac8:	b21b      	sxth	r3, r3
 8003aca:	2200      	movs	r2, #0
 8003acc:	9200      	str	r2, [sp, #0]
 8003ace:	227f      	movs	r2, #127	; 0x7f
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	f7fe f9a8 	bl	8001e26 <ST7565_DrawFilledRectangle>
							sprintf(tmp, "Time:");
 8003ad6:	4932      	ldr	r1, [pc, #200]	; (8003ba0 <irdTask+0x308>)
 8003ad8:	4832      	ldr	r0, [pc, #200]	; (8003ba4 <irdTask+0x30c>)
 8003ada:	f00f ff99 	bl	8013a10 <siprintf>
							ST7565_Print(0, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8003ade:	4b2f      	ldr	r3, [pc, #188]	; (8003b9c <irdTask+0x304>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	785b      	ldrb	r3, [r3, #1]
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	b219      	sxth	r1, r3
 8003aee:	4b2b      	ldr	r3, [pc, #172]	; (8003b9c <irdTask+0x304>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2201      	movs	r2, #1
 8003af4:	9201      	str	r2, [sp, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	9200      	str	r2, [sp, #0]
 8003afa:	4a2a      	ldr	r2, [pc, #168]	; (8003ba4 <irdTask+0x30c>)
 8003afc:	2000      	movs	r0, #0
 8003afe:	f7fd ff39 	bl	8001974 <ST7565_Print>
							ST7565_Update();
 8003b02:	f7fd fd87 	bl	8001614 <ST7565_Update>
							ep_tmr = get_tmr(20);
 8003b06:	2014      	movs	r0, #20
 8003b08:	f7ff f97e 	bl	8002e08 <get_tmr>
 8003b0c:	62b8      	str	r0, [r7, #40]	; 0x28
							ep_start = false;
							ep_tmr = 0;
							epoch = atoi(ep_str);
							ird = evt_Epoch;
						}
					break;
 8003b0e:	e0a5      	b.n	8003c5c <irdTask+0x3c4>
							ep_start = false;
 8003b10:	2300      	movs	r3, #0
 8003b12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							ep_tmr = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	62bb      	str	r3, [r7, #40]	; 0x28
							epoch = atoi(ep_str);
 8003b1a:	f107 0310 	add.w	r3, r7, #16
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f00f f80f 	bl	8012b42 <atoi>
 8003b24:	4603      	mov	r3, r0
 8003b26:	461a      	mov	r2, r3
 8003b28:	4b1f      	ldr	r3, [pc, #124]	; (8003ba8 <irdTask+0x310>)
 8003b2a:	601a      	str	r2, [r3, #0]
							ird = evt_Epoch;
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	60fb      	str	r3, [r7, #12]
					break;
 8003b30:	e094      	b.n	8003c5c <irdTask+0x3c4>
					case key_100://bandUp();
						if (Band < MAX_BAND) {
 8003b32:	4b1e      	ldr	r3, [pc, #120]	; (8003bac <irdTask+0x314>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	f200 808b 	bhi.w	8003c52 <irdTask+0x3ba>
							newBand = Band + 1;
 8003b3c:	4b1b      	ldr	r3, [pc, #108]	; (8003bac <irdTask+0x314>)
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	3301      	adds	r3, #1
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <irdTask+0x318>)
 8003b46:	701a      	strb	r2, [r3, #0]
							ird = evt_Band;
 8003b48:	2311      	movs	r3, #17
 8003b4a:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003b4c:	e081      	b.n	8003c52 <irdTask+0x3ba>
					case key_200://bandDown();
						if (Band) {
 8003b4e:	4b17      	ldr	r3, [pc, #92]	; (8003bac <irdTask+0x314>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d07f      	beq.n	8003c56 <irdTask+0x3be>
							newBand = Band - 1;
 8003b56:	4b15      	ldr	r3, [pc, #84]	; (8003bac <irdTask+0x314>)
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <irdTask+0x318>)
 8003b60:	701a      	strb	r2, [r3, #0]
							ird = evt_Band;
 8003b62:	2311      	movs	r3, #17
 8003b64:	60fb      	str	r3, [r7, #12]
						}
					break;
 8003b66:	e076      	b.n	8003c56 <irdTask+0x3be>
 8003b68:	2000012d 	.word	0x2000012d
 8003b6c:	2000057c 	.word	0x2000057c
 8003b70:	48000800 	.word	0x48000800
 8003b74:	08018bc0 	.word	0x08018bc0
 8003b78:	200032e0 	.word	0x200032e0
 8003b7c:	2000012c 	.word	0x2000012c
 8003b80:	080176b8 	.word	0x080176b8
 8003b84:	080176c4 	.word	0x080176c4
 8003b88:	20001f17 	.word	0x20001f17
 8003b8c:	080176d0 	.word	0x080176d0
 8003b90:	2000010e 	.word	0x2000010e
 8003b94:	2000010f 	.word	0x2000010f
 8003b98:	20000110 	.word	0x20000110
 8003b9c:	20002f40 	.word	0x20002f40
 8003ba0:	080176e0 	.word	0x080176e0
 8003ba4:	20001280 	.word	0x20001280
 8003ba8:	2000001c 	.word	0x2000001c
 8003bac:	2000010c 	.word	0x2000010c
 8003bb0:	2000010d 	.word	0x2000010d
					case key_5:
					case key_6:
					case key_7:
					case key_8:
					case key_9:
						if (ep_start) {
 8003bb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d035      	beq.n	8003c28 <irdTask+0x390>
							if (strlen(ep_str) < 10) {
 8003bbc:	f107 0310 	add.w	r3, r7, #16
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7fc fb05 	bl	80001d0 <strlen>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b09      	cmp	r3, #9
 8003bca:	d846      	bhi.n	8003c5a <irdTask+0x3c2>
								char ch = (kid - key_0) + 0x30;
 8003bcc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bd0:	3325      	adds	r3, #37	; 0x25
 8003bd2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
								sprintf(ep_str+strlen(ep_str), "%c", ch);
 8003bd6:	f107 0310 	add.w	r3, r7, #16
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fc faf8 	bl	80001d0 <strlen>
 8003be0:	4602      	mov	r2, r0
 8003be2:	f107 0310 	add.w	r3, r7, #16
 8003be6:	4413      	add	r3, r2
 8003be8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8003bec:	4940      	ldr	r1, [pc, #256]	; (8003cf0 <irdTask+0x458>)
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f00f ff0e 	bl	8013a10 <siprintf>
								ST7565_Print(32, SCREEN_HEIGHT - lfnt->FontHeight, ep_str, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8003bf4:	4b3f      	ldr	r3, [pc, #252]	; (8003cf4 <irdTask+0x45c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	785b      	ldrb	r3, [r3, #1]
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	b219      	sxth	r1, r3
 8003c04:	4b3b      	ldr	r3, [pc, #236]	; (8003cf4 <irdTask+0x45c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f107 0210 	add.w	r2, r7, #16
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	9001      	str	r0, [sp, #4]
 8003c10:	2001      	movs	r0, #1
 8003c12:	9000      	str	r0, [sp, #0]
 8003c14:	2020      	movs	r0, #32
 8003c16:	f7fd fead 	bl	8001974 <ST7565_Print>
								ST7565_Update();
 8003c1a:	f7fd fcfb 	bl	8001614 <ST7565_Update>
								ep_tmr = get_tmr(20);
 8003c1e:	2014      	movs	r0, #20
 8003c20:	f7ff f8f2 	bl	8002e08 <get_tmr>
 8003c24:	62b8      	str	r0, [r7, #40]	; 0x28
							}
						} else {
							newFreq = list[kid - key_0 + 2].freq;//for band=2 only !!!
							ird = evt_Freq;
						}
					break;
 8003c26:	e018      	b.n	8003c5a <irdTask+0x3c2>
							newFreq = list[kid - key_0 + 2].freq;//for band=2 only !!!
 8003c28:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8003c2c:	f1a3 0209 	sub.w	r2, r3, #9
 8003c30:	4931      	ldr	r1, [pc, #196]	; (8003cf8 <irdTask+0x460>)
 8003c32:	4613      	mov	r3, r2
 8003c34:	00db      	lsls	r3, r3, #3
 8003c36:	4413      	add	r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003c40:	4a2e      	ldr	r2, [pc, #184]	; (8003cfc <irdTask+0x464>)
 8003c42:	6013      	str	r3, [r2, #0]
							ird = evt_Freq;
 8003c44:	230c      	movs	r3, #12
 8003c46:	60fb      	str	r3, [r7, #12]
					break;
 8003c48:	e007      	b.n	8003c5a <irdTask+0x3c2>
					break;
 8003c4a:	bf00      	nop
 8003c4c:	e006      	b.n	8003c5c <irdTask+0x3c4>
					break;
 8003c4e:	bf00      	nop
 8003c50:	e004      	b.n	8003c5c <irdTask+0x3c4>
					break;
 8003c52:	bf00      	nop
 8003c54:	e002      	b.n	8003c5c <irdTask+0x3c4>
					break;
 8003c56:	bf00      	nop
 8003c58:	e000      	b.n	8003c5c <irdTask+0x3c4>
					break;
 8003c5a:	bf00      	nop
				}//switch (kid)
				if (ird != evt_None) {
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c62:	d011      	beq.n	8003c88 <irdTask+0x3f0>
					if (osMessageQueuePut(evtQueHandle, (const void *)&ird, 0, 0) != osOK) devError |= devEVT;
 8003c64:	4b26      	ldr	r3, [pc, #152]	; (8003d00 <irdTask+0x468>)
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	f107 010c 	add.w	r1, r7, #12
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f00b fd26 	bl	800f6c0 <osMessageQueuePut>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d006      	beq.n	8003c88 <irdTask+0x3f0>
 8003c7a:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <irdTask+0x46c>)
 8003c7c:	881b      	ldrh	r3, [r3, #0]
 8003c7e:	f043 0310 	orr.w	r3, r3, #16
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	4b1f      	ldr	r3, [pc, #124]	; (8003d04 <irdTask+0x46c>)
 8003c86:	801a      	strh	r2, [r3, #0]
				}
			}//if (kid != -1)
		}//if (decodeIRED(&results))
	}

	if (ep_tmr) {
 8003c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00a      	beq.n	8003ca4 <irdTask+0x40c>
		if (check_tmr(ep_tmr)) {
 8003c8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c90:	f7ff f8c7 	bl	8002e22 <check_tmr>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d004      	beq.n	8003ca4 <irdTask+0x40c>
			ep_tmr = 0;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	62bb      	str	r3, [r7, #40]	; 0x28
			ep_start = false;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
	}
	if (tmr_ired) {
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d014      	beq.n	8003cd4 <irdTask+0x43c>
		if (check_mstmr(tmr_ired)) {
 8003caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cac:	2200      	movs	r2, #0
 8003cae:	461c      	mov	r4, r3
 8003cb0:	4615      	mov	r5, r2
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	4629      	mov	r1, r5
 8003cb6:	f7ff f8d8 	bl	8002e6a <check_mstmr>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d009      	beq.n	8003cd4 <irdTask+0x43c>
			tmr_ired = 0;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	627b      	str	r3, [r7, #36]	; 0x24
			resumeIRED();
 8003cc4:	f7fd fa36 	bl	8001134 <resumeIRED>
			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cce:	480e      	ldr	r0, [pc, #56]	; (8003d08 <irdTask+0x470>)
 8003cd0:	f004 f988 	bl	8007fe4 <HAL_GPIO_WritePin>
  while (!restart) {
 8003cd4:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <irdTask+0x474>)
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f43f adf5 	beq.w	80038ca <irdTask+0x32>
		}
	}

  }//while

  ird_exit = true;
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <irdTask+0x478>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	701a      	strb	r2, [r3, #0]

  HAL_Delay(200);
 8003ce6:	20c8      	movs	r0, #200	; 0xc8
 8003ce8:	f003 fc30 	bl	800754c <HAL_Delay>

  osThreadExit();
 8003cec:	f00b fb4e 	bl	800f38c <osThreadExit>
 8003cf0:	080176e8 	.word	0x080176e8
 8003cf4:	20002f40 	.word	0x20002f40
 8003cf8:	20002f58 	.word	0x20002f58
 8003cfc:	20000108 	.word	0x20000108
 8003d00:	20000e6c 	.word	0x20000e6c
 8003d04:	20001b00 	.word	0x20001b00
 8003d08:	48000800 	.word	0x48000800
 8003d0c:	20001f14 	.word	0x20001f14
 8003d10:	2000012d 	.word	0x2000012d

08003d14 <StartTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask */
void StartTask(void *argument)
{
 8003d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d18:	b0ca      	sub	sp, #296	; 0x128
 8003d1a:	af08      	add	r7, sp, #32
 8003d1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8003d20:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003d24:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */


    Report(1, "[que:%u] Start application ver.%s\r\n", getQueCount(evtQueHandle), ver);
 8003d26:	4b41      	ldr	r3, [pc, #260]	; (8003e2c <StartTask+0x118>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fe fe94 	bl	8002a58 <getQueCount>
 8003d30:	4602      	mov	r2, r0
 8003d32:	4b3f      	ldr	r3, [pc, #252]	; (8003e30 <StartTask+0x11c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	493f      	ldr	r1, [pc, #252]	; (8003e34 <StartTask+0x120>)
 8003d38:	2001      	movs	r0, #1
 8003d3a:	f7ff f9a5 	bl	8003088 <Report>

    uint16_t lastErr = devOK;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
    int evt;
    rec_evt_t evts = {cmdNone, 0};
 8003d44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d48:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

#ifdef SET_W25FLASH
    chipPresent = W25qxx_Init();
 8003d52:	f002 ff49 	bl	8006be8 <W25qxx_Init>
 8003d56:	4603      	mov	r3, r0
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4b37      	ldr	r3, [pc, #220]	; (8003e38 <StartTask+0x124>)
 8003d5c:	701a      	strb	r2, [r3, #0]
    uint32_t cid = W25qxx_getChipID();
 8003d5e:	f002 fffd 	bl	8006d5c <W25qxx_getChipID>
 8003d62:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    if ( chipPresent && ((cid >= W25Q10) && (cid <= W25Q128)) ) validChipID = true;
 8003d66:	4b34      	ldr	r3, [pc, #208]	; (8003e38 <StartTask+0x124>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <StartTask+0x70>
 8003d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d006      	beq.n	8003d84 <StartTask+0x70>
 8003d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d802      	bhi.n	8003d84 <StartTask+0x70>
 8003d7e:	4b2f      	ldr	r3, [pc, #188]	; (8003e3c <StartTask+0x128>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	701a      	strb	r2, [r3, #0]
    list_sector = W25qxx_getPageSize() << 1;
 8003d84:	f003 f80e 	bl	8006da4 <W25qxx_getPageSize>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	4b2c      	ldr	r3, [pc, #176]	; (8003e40 <StartTask+0x12c>)
 8003d90:	601a      	str	r2, [r3, #0]
    //
    listSize = sizeof(rec_t) * MAX_LIST;
 8003d92:	4b2c      	ldr	r3, [pc, #176]	; (8003e44 <StartTask+0x130>)
 8003d94:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003d98:	801a      	strh	r2, [r3, #0]
    memset((uint8_t *)&list[0].band, 0, listSize);
 8003d9a:	4b2a      	ldr	r3, [pc, #168]	; (8003e44 <StartTask+0x130>)
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	2100      	movs	r1, #0
 8003da2:	4829      	ldr	r0, [pc, #164]	; (8003e48 <StartTask+0x134>)
 8003da4:	f00f f8b3 	bl	8012f0e <memset>
    //
    cfgSector = W25qxx_getSectorCount() - 1;
 8003da8:	f002 ffe4 	bl	8006d74 <W25qxx_getSectorCount>
 8003dac:	4603      	mov	r3, r0
 8003dae:	3b01      	subs	r3, #1
 8003db0:	4a26      	ldr	r2, [pc, #152]	; (8003e4c <StartTask+0x138>)
 8003db2:	6013      	str	r3, [r2, #0]
    if (W25qxx_IsEmptySector(cfgSector, 0, listSize)) {//sector is empty -> need write data to sector
 8003db4:	4b25      	ldr	r3, [pc, #148]	; (8003e4c <StartTask+0x138>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a22      	ldr	r2, [pc, #136]	; (8003e44 <StartTask+0x130>)
 8003dba:	8812      	ldrh	r2, [r2, #0]
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f003 f85a 	bl	8006e78 <W25qxx_IsEmptySector>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d017      	beq.n	8003dfa <StartTask+0xe6>
    	if (!(devError & devSPI)) {
 8003dca:	4b21      	ldr	r3, [pc, #132]	; (8003e50 <StartTask+0x13c>)
 8003dcc:	881b      	ldrh	r3, [r3, #0]
 8003dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d14b      	bne.n	8003e6e <StartTask+0x15a>
    		W25qxx_WriteSector((uint8_t *)&def_list[0].band, cfgSector, 0, listSize);
 8003dd6:	4b1d      	ldr	r3, [pc, #116]	; (8003e4c <StartTask+0x138>)
 8003dd8:	6819      	ldr	r1, [r3, #0]
 8003dda:	4b1a      	ldr	r3, [pc, #104]	; (8003e44 <StartTask+0x130>)
 8003ddc:	881b      	ldrh	r3, [r3, #0]
 8003dde:	2200      	movs	r2, #0
 8003de0:	481c      	ldr	r0, [pc, #112]	; (8003e54 <StartTask+0x140>)
 8003de2:	f003 f9bd 	bl	8007160 <W25qxx_WriteSector>
    		Report(1, "Writen cfg_stations_data (%lu bytes) to cfgSector #%lu\r\n", listSize, cfgSector);
 8003de6:	4b17      	ldr	r3, [pc, #92]	; (8003e44 <StartTask+0x130>)
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	4b17      	ldr	r3, [pc, #92]	; (8003e4c <StartTask+0x138>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4919      	ldr	r1, [pc, #100]	; (8003e58 <StartTask+0x144>)
 8003df2:	2001      	movs	r0, #1
 8003df4:	f7ff f948 	bl	8003088 <Report>
 8003df8:	e039      	b.n	8003e6e <StartTask+0x15a>
      	}
    } else {//in sector	present any data
    	if (!(devError & devSPI)) {
 8003dfa:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <StartTask+0x13c>)
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d12c      	bne.n	8003e60 <StartTask+0x14c>
    		W25qxx_ReadSector((uint8_t *)&list[0].band, cfgSector, 0, listSize);
 8003e06:	4b11      	ldr	r3, [pc, #68]	; (8003e4c <StartTask+0x138>)
 8003e08:	6819      	ldr	r1, [r3, #0]
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	; (8003e44 <StartTask+0x130>)
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	480d      	ldr	r0, [pc, #52]	; (8003e48 <StartTask+0x134>)
 8003e12:	f003 facd 	bl	80073b0 <W25qxx_ReadSector>
    		Report(1, "Readed cfg_stations_data (%lu bytes) from cfgSector #%lu\r\n", listSize, cfgSector);
 8003e16:	4b0b      	ldr	r3, [pc, #44]	; (8003e44 <StartTask+0x130>)
 8003e18:	881b      	ldrh	r3, [r3, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <StartTask+0x138>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	490e      	ldr	r1, [pc, #56]	; (8003e5c <StartTask+0x148>)
 8003e22:	2001      	movs	r0, #1
 8003e24:	f7ff f930 	bl	8003088 <Report>
 8003e28:	e021      	b.n	8003e6e <StartTask+0x15a>
 8003e2a:	bf00      	nop
 8003e2c:	20000e6c 	.word	0x20000e6c
 8003e30:	20000004 	.word	0x20000004
 8003e34:	080176ec 	.word	0x080176ec
 8003e38:	20002f2c 	.word	0x20002f2c
 8003e3c:	20002f2d 	.word	0x20002f2d
 8003e40:	20001f20 	.word	0x20001f20
 8003e44:	200032dc 	.word	0x200032dc
 8003e48:	20002f58 	.word	0x20002f58
 8003e4c:	20002f38 	.word	0x20002f38
 8003e50:	20001b00 	.word	0x20001b00
 8003e54:	0801883c 	.word	0x0801883c
 8003e58:	08017710 	.word	0x08017710
 8003e5c:	0801774c 	.word	0x0801774c
      	} else {
      		memcpy((uint8_t *)&list[0].band, (uint8_t *)&def_list[0].band, listSize);
 8003e60:	4ba9      	ldr	r3, [pc, #676]	; (8004108 <StartTask+0x3f4>)
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	461a      	mov	r2, r3
 8003e66:	49a9      	ldr	r1, [pc, #676]	; (800410c <StartTask+0x3f8>)
 8003e68:	48a9      	ldr	r0, [pc, #676]	; (8004110 <StartTask+0x3fc>)
 8003e6a:	f00f f842 	bl	8012ef2 <memcpy>
      	}
    }
#endif


rdaID = rda5807_init(&Freq);
 8003e6e:	48a9      	ldr	r0, [pc, #676]	; (8004114 <StartTask+0x400>)
 8003e70:	f001 fb96 	bl	80055a0 <rda5807_init>
 8003e74:	4603      	mov	r3, r0
 8003e76:	461a      	mov	r2, r3
 8003e78:	4ba7      	ldr	r3, [pc, #668]	; (8004118 <StartTask+0x404>)
 8003e7a:	701a      	strb	r2, [r3, #0]
RSSI = rda5807_rssi();
 8003e7c:	f001 fbfe 	bl	800567c <rda5807_rssi>
 8003e80:	4603      	mov	r3, r0
 8003e82:	461a      	mov	r2, r3
 8003e84:	4ba5      	ldr	r3, [pc, #660]	; (800411c <StartTask+0x408>)
 8003e86:	801a      	strh	r2, [r3, #0]
rda5807_SetVolume(Volume);
 8003e88:	4ba5      	ldr	r3, [pc, #660]	; (8004120 <StartTask+0x40c>)
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f001 fdd5 	bl	8005a3c <rda5807_SetVolume>
rda5807_SetBassBoost(BassBoost);
 8003e92:	4ba4      	ldr	r3, [pc, #656]	; (8004124 <StartTask+0x410>)
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f001 fe18 	bl	8005acc <rda5807_SetBassBoost>
stereo = rda5807_Get_StereoMonoFlag();
 8003e9c:	f001 ff2c 	bl	8005cf8 <rda5807_Get_StereoMonoFlag>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4ba0      	ldr	r3, [pc, #640]	; (8004128 <StartTask+0x414>)
 8003ea6:	701a      	strb	r2, [r3, #0]
Chan = rda5807_Get_Channel();
 8003ea8:	f001 ff3e 	bl	8005d28 <rda5807_Get_Channel>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	4b9e      	ldr	r3, [pc, #632]	; (800412c <StartTask+0x418>)
 8003eb2:	801a      	strh	r2, [r3, #0]


#ifdef SET_DISPLAY

	#ifdef FONT_6x8
  		FontDef_t Font_6x8 = { 6, 8, Font6x8 };
 8003eb4:	4a9e      	ldr	r2, [pc, #632]	; (8004130 <StartTask+0x41c>)
 8003eb6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003eba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ebe:	6018      	str	r0, [r3, #0]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	8019      	strh	r1, [r3, #0]
  		lfnt = &Font_6x8;
 8003ec4:	4a9b      	ldr	r2, [pc, #620]	; (8004134 <StartTask+0x420>)
 8003ec6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003eca:	6013      	str	r3, [r2, #0]
	#endif

  	uint16_t lin1 = 1;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f8a7 30de 	strh.w	r3, [r7, #222]	; 0xde
  	uint16_t lin2 = lin1 + Font_6x8.FontHeight;//chipID...
 8003ed2:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	f8b7 30de 	ldrh.w	r3, [r7, #222]	; 0xde
 8003edc:	4413      	add	r3, r2
 8003ede:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
  	uint16_t lin3 = lin2 + Font_6x8.FontHeight + 1;//Band...
 8003ee2:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8003eec:	4413      	add	r3, r2
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
  	uint16_t lin4 = lin3 + Font_6x8.FontHeight + 1;//Volume...//Freq...
 8003ef6:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8003f00:	4413      	add	r3, r2
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	3301      	adds	r3, #1
 8003f06:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
  	uint16_t lin5 = lin4 + Font_6x8.FontHeight + 1;//Freq...//Volume...
 8003f0a:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8003f14:	4413      	add	r3, r2
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
  	uint16_t lin6 = lin5 + Font_6x8.FontHeight + 1;//Station
 8003f1e:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8003f28:	4413      	add	r3, r2
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
  	char st[64];
  	char sta[32];
  	char stb[32];

  	ST7565_Reset();
 8003f32:	f7fd f9bd 	bl	80012b0 <ST7565_Reset>
  	ST7565_Init();
 8003f36:	f7fd fad5 	bl	80014e4 <ST7565_Init>

    int dl = sprintf(tmp, "Ver.%s", ver);
 8003f3a:	4b7f      	ldr	r3, [pc, #508]	; (8004138 <StartTask+0x424>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	497e      	ldr	r1, [pc, #504]	; (800413c <StartTask+0x428>)
 8003f42:	487f      	ldr	r0, [pc, #508]	; (8004140 <StartTask+0x42c>)
 8003f44:	f00f fd64 	bl	8013a10 <siprintf>
 8003f48:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
    uint16_t x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 8003f4c:	4b79      	ldr	r3, [pc, #484]	; (8004134 <StartTask+0x420>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003f58:	fb02 f303 	mul.w	r3, r2, r3
 8003f5c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003f60:	105b      	asrs	r3, r3, #1
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f68:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
    ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8003f6c:	f9b7 00d2 	ldrsh.w	r0, [r7, #210]	; 0xd2
 8003f70:	4b70      	ldr	r3, [pc, #448]	; (8004134 <StartTask+0x420>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	785b      	ldrb	r3, [r3, #1]
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	b219      	sxth	r1, r3
 8003f80:	4b6c      	ldr	r3, [pc, #432]	; (8004134 <StartTask+0x420>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2201      	movs	r2, #1
 8003f86:	9201      	str	r2, [sp, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	9200      	str	r2, [sp, #0]
 8003f8c:	4a6c      	ldr	r2, [pc, #432]	; (8004140 <StartTask+0x42c>)
 8003f8e:	f7fd fcf1 	bl	8001974 <ST7565_Print>

    int il = sprintf(st, "RDA5807 chipID:0x%x", rdaID);
 8003f92:	4b61      	ldr	r3, [pc, #388]	; (8004118 <StartTask+0x404>)
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003f9c:	4969      	ldr	r1, [pc, #420]	; (8004144 <StartTask+0x430>)
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f00f fd36 	bl	8013a10 <siprintf>
 8003fa4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    uint16_t xf = ((SCREEN_WIDTH - (lfnt->FontWidth * il)) >> 1) & 0x7f;
 8003fa8:	4b62      	ldr	r3, [pc, #392]	; (8004134 <StartTask+0x420>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fb4:	fb02 f303 	mul.w	r3, r2, r3
 8003fb8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003fbc:	105b      	asrs	r3, r3, #1
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fc4:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    if (!xf) xf = 1;
 8003fc8:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d102      	bne.n	8003fd6 <StartTask+0x2c2>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    ST7565_Print(xf, lin2, st, lfnt, 1, PIX_ON);
 8003fd6:	f9b7 00fa 	ldrsh.w	r0, [r7, #250]	; 0xfa
 8003fda:	f9b7 10dc 	ldrsh.w	r1, [r7, #220]	; 0xdc
 8003fde:	4b55      	ldr	r3, [pc, #340]	; (8004134 <StartTask+0x420>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003fe6:	2401      	movs	r4, #1
 8003fe8:	9401      	str	r4, [sp, #4]
 8003fea:	2401      	movs	r4, #1
 8003fec:	9400      	str	r4, [sp, #0]
 8003fee:	f7fd fcc1 	bl	8001974 <ST7565_Print>

    int it = sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 8003ff2:	4b55      	ldr	r3, [pc, #340]	; (8004148 <StartTask+0x434>)
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	4b54      	ldr	r3, [pc, #336]	; (800414c <StartTask+0x438>)
 8003ffa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003ffe:	f107 0318 	add.w	r3, r7, #24
 8004002:	4953      	ldr	r1, [pc, #332]	; (8004150 <StartTask+0x43c>)
 8004004:	4618      	mov	r0, r3
 8004006:	f00f fd03 	bl	8013a10 <siprintf>
 800400a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    int lit = it;
 800400e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004012:	617b      	str	r3, [r7, #20]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * it)) >> 1) & 0x7f;
 8004014:	4b47      	ldr	r3, [pc, #284]	; (8004134 <StartTask+0x420>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004028:	105b      	asrs	r3, r3, #1
 800402a:	b29b      	uxth	r3, r3
 800402c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004030:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8004034:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <StartTask+0x330>
 800403c:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 8004040:	2b7d      	cmp	r3, #125	; 0x7d
 8004042:	d902      	bls.n	800404a <StartTask+0x336>
 8004044:	2301      	movs	r3, #1
 8004046:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    ST7565_Print(xf, lin3, stb, lfnt, 1, PIX_ON);
 800404a:	f9b7 00fa 	ldrsh.w	r0, [r7, #250]	; 0xfa
 800404e:	f9b7 10da 	ldrsh.w	r1, [r7, #218]	; 0xda
 8004052:	4b38      	ldr	r3, [pc, #224]	; (8004134 <StartTask+0x420>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f107 0218 	add.w	r2, r7, #24
 800405a:	2401      	movs	r4, #1
 800405c:	9401      	str	r4, [sp, #4]
 800405e:	2401      	movs	r4, #1
 8004060:	9400      	str	r4, [sp, #0]
 8004062:	f7fd fc87 	bl	8001974 <ST7565_Print>

    int im = sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8004066:	4b2f      	ldr	r3, [pc, #188]	; (8004124 <StartTask+0x410>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	461a      	mov	r2, r3
 800406c:	4b2c      	ldr	r3, [pc, #176]	; (8004120 <StartTask+0x40c>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004074:	4937      	ldr	r1, [pc, #220]	; (8004154 <StartTask+0x440>)
 8004076:	f00f fccb 	bl	8013a10 <siprintf>
 800407a:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    int lim = im;
 800407e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004082:	613b      	str	r3, [r7, #16]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * im)) >> 1) & 0x7f;
 8004084:	4b2b      	ldr	r3, [pc, #172]	; (8004134 <StartTask+0x420>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	461a      	mov	r2, r3
 800408c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004090:	fb02 f303 	mul.w	r3, r2, r3
 8004094:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004098:	105b      	asrs	r3, r3, #1
 800409a:	b29b      	uxth	r3, r3
 800409c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040a0:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80040a4:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d003      	beq.n	80040b4 <StartTask+0x3a0>
 80040ac:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80040b0:	2b7d      	cmp	r3, #125	; 0x7d
 80040b2:	d902      	bls.n	80040ba <StartTask+0x3a6>
 80040b4:	2301      	movs	r3, #1
 80040b6:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    ST7565_Print(xf, lin4, st, lfnt, 1, PIX_ON);
 80040ba:	f9b7 00fa 	ldrsh.w	r0, [r7, #250]	; 0xfa
 80040be:	f9b7 10d8 	ldrsh.w	r1, [r7, #216]	; 0xd8
 80040c2:	4b1c      	ldr	r3, [pc, #112]	; (8004134 <StartTask+0x420>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80040ca:	2401      	movs	r4, #1
 80040cc:	9401      	str	r4, [sp, #4]
 80040ce:	2401      	movs	r4, #1
 80040d0:	9400      	str	r4, [sp, #0]
 80040d2:	f7fd fc4f 	bl	8001974 <ST7565_Print>

    if (stereo)
 80040d6:	4b14      	ldr	r3, [pc, #80]	; (8004128 <StartTask+0x414>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d03e      	beq.n	800415c <StartTask+0x448>
    	il = sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 80040de:	4b0f      	ldr	r3, [pc, #60]	; (800411c <StartTask+0x408>)
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	461c      	mov	r4, r3
 80040e4:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <StartTask+0x400>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fc fa2d 	bl	8000548 <__aeabi_f2d>
 80040ee:	4602      	mov	r2, r0
 80040f0:	460b      	mov	r3, r1
 80040f2:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80040f6:	e9cd 2300 	strd	r2, r3, [sp]
 80040fa:	4622      	mov	r2, r4
 80040fc:	4916      	ldr	r1, [pc, #88]	; (8004158 <StartTask+0x444>)
 80040fe:	f00f fc87 	bl	8013a10 <siprintf>
 8004102:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004106:	e03d      	b.n	8004184 <StartTask+0x470>
 8004108:	200032dc 	.word	0x200032dc
 800410c:	0801883c 	.word	0x0801883c
 8004110:	20002f58 	.word	0x20002f58
 8004114:	20000104 	.word	0x20000104
 8004118:	20002f50 	.word	0x20002f50
 800411c:	20002f4e 	.word	0x20002f4e
 8004120:	2000010f 	.word	0x2000010f
 8004124:	20002f52 	.word	0x20002f52
 8004128:	20002f54 	.word	0x20002f54
 800412c:	20002f4c 	.word	0x20002f4c
 8004130:	08017bcc 	.word	0x08017bcc
 8004134:	20002f40 	.word	0x20002f40
 8004138:	20000004 	.word	0x20000004
 800413c:	08017788 	.word	0x08017788
 8004140:	20001280 	.word	0x20001280
 8004144:	08017790 	.word	0x08017790
 8004148:	2000010c 	.word	0x2000010c
 800414c:	20000118 	.word	0x20000118
 8004150:	080177a4 	.word	0x080177a4
 8004154:	080177b0 	.word	0x080177b0
 8004158:	080177c0 	.word	0x080177c0
    else
    	il = sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 800415c:	4b74      	ldr	r3, [pc, #464]	; (8004330 <StartTask+0x61c>)
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	461c      	mov	r4, r3
 8004162:	4b74      	ldr	r3, [pc, #464]	; (8004334 <StartTask+0x620>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f7fc f9ee 	bl	8000548 <__aeabi_f2d>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004174:	e9cd 2300 	strd	r2, r3, [sp]
 8004178:	4622      	mov	r2, r4
 800417a:	496f      	ldr	r1, [pc, #444]	; (8004338 <StartTask+0x624>)
 800417c:	f00f fc48 	bl	8013a10 <siprintf>
 8004180:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    int lil = il;
 8004184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004188:	60fb      	str	r3, [r7, #12]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * il)) >> 1) & 0x7f;
 800418a:	4b6c      	ldr	r3, [pc, #432]	; (800433c <StartTask+0x628>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	461a      	mov	r2, r3
 8004192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800419e:	105b      	asrs	r3, r3, #1
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041a6:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80041aa:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <StartTask+0x4a6>
 80041b2:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 80041b6:	2b7d      	cmp	r3, #125	; 0x7d
 80041b8:	d902      	bls.n	80041c0 <StartTask+0x4ac>
 80041ba:	2301      	movs	r3, #1
 80041bc:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    ST7565_Print(xf, lin5, st, lfnt, 1, PIX_ON);
 80041c0:	f9b7 00fa 	ldrsh.w	r0, [r7, #250]	; 0xfa
 80041c4:	f9b7 10d6 	ldrsh.w	r1, [r7, #214]	; 0xd6
 80041c8:	4b5c      	ldr	r3, [pc, #368]	; (800433c <StartTask+0x628>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80041d0:	2401      	movs	r4, #1
 80041d2:	9401      	str	r4, [sp, #4]
 80041d4:	2401      	movs	r4, #1
 80041d6:	9400      	str	r4, [sp, #0]
 80041d8:	f7fd fbcc 	bl	8001974 <ST7565_Print>

    int ia = sprintf(sta, "%s", nameStation(Freq));
 80041dc:	4b55      	ldr	r3, [pc, #340]	; (8004334 <StartTask+0x620>)
 80041de:	edd3 7a00 	vldr	s15, [r3]
 80041e2:	eeb0 0a67 	vmov.f32	s0, s15
 80041e6:	f7fe fc43 	bl	8002a70 <nameStation>
 80041ea:	4602      	mov	r2, r0
 80041ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80041f0:	4953      	ldr	r1, [pc, #332]	; (8004340 <StartTask+0x62c>)
 80041f2:	4618      	mov	r0, r3
 80041f4:	f00f fc0c 	bl	8013a10 <siprintf>
 80041f8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
    int lia = ia;
 80041fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004200:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004204:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004208:	601a      	str	r2, [r3, #0]
    xf = ((SCREEN_WIDTH - (lfnt->FontWidth * ia)) >> 1) & 0x7f;
 800420a:	4b4c      	ldr	r3, [pc, #304]	; (800433c <StartTask+0x628>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	461a      	mov	r2, r3
 8004212:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004216:	fb02 f303 	mul.w	r3, r2, r3
 800421a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800421e:	105b      	asrs	r3, r3, #1
 8004220:	b29b      	uxth	r3, r3
 8004222:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004226:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 800422a:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <StartTask+0x526>
 8004232:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 8004236:	2b7d      	cmp	r3, #125	; 0x7d
 8004238:	d902      	bls.n	8004240 <StartTask+0x52c>
 800423a:	2301      	movs	r3, #1
 800423c:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa
    ST7565_Print(xf, lin6, sta, lfnt, 1, PIX_ON);
 8004240:	f9b7 00fa 	ldrsh.w	r0, [r7, #250]	; 0xfa
 8004244:	f9b7 10d4 	ldrsh.w	r1, [r7, #212]	; 0xd4
 8004248:	4b3c      	ldr	r3, [pc, #240]	; (800433c <StartTask+0x628>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004250:	2401      	movs	r4, #1
 8004252:	9401      	str	r4, [sp, #4]
 8004254:	2401      	movs	r4, #1
 8004256:	9400      	str	r4, [sp, #0]
 8004258:	f7fd fb8c 	bl	8001974 <ST7565_Print>

    Report(1, "ChipID:0x%x Chan:%u Freq:%.2f %s RSSI:%u Band:%s Vol:%u BassEn:%u\r\n",
 800425c:	4b39      	ldr	r3, [pc, #228]	; (8004344 <StartTask+0x630>)
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	461e      	mov	r6, r3
 8004262:	4b39      	ldr	r3, [pc, #228]	; (8004348 <StartTask+0x634>)
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	4698      	mov	r8, r3
 8004268:	4b32      	ldr	r3, [pc, #200]	; (8004334 <StartTask+0x620>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4618      	mov	r0, r3
 800426e:	f7fc f96b 	bl	8000548 <__aeabi_f2d>
 8004272:	4602      	mov	r2, r0
 8004274:	460b      	mov	r3, r1
 8004276:	492e      	ldr	r1, [pc, #184]	; (8004330 <StartTask+0x61c>)
 8004278:	8809      	ldrh	r1, [r1, #0]
 800427a:	460c      	mov	r4, r1
 800427c:	4933      	ldr	r1, [pc, #204]	; (800434c <StartTask+0x638>)
 800427e:	7809      	ldrb	r1, [r1, #0]
 8004280:	4608      	mov	r0, r1
 8004282:	4933      	ldr	r1, [pc, #204]	; (8004350 <StartTask+0x63c>)
 8004284:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8004288:	4832      	ldr	r0, [pc, #200]	; (8004354 <StartTask+0x640>)
 800428a:	7800      	ldrb	r0, [r0, #0]
 800428c:	4605      	mov	r5, r0
 800428e:	4832      	ldr	r0, [pc, #200]	; (8004358 <StartTask+0x644>)
 8004290:	7800      	ldrb	r0, [r0, #0]
 8004292:	9006      	str	r0, [sp, #24]
 8004294:	9505      	str	r5, [sp, #20]
 8004296:	9104      	str	r1, [sp, #16]
 8004298:	9403      	str	r4, [sp, #12]
 800429a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800429e:	9102      	str	r1, [sp, #8]
 80042a0:	e9cd 2300 	strd	r2, r3, [sp]
 80042a4:	4643      	mov	r3, r8
 80042a6:	4632      	mov	r2, r6
 80042a8:	492c      	ldr	r1, [pc, #176]	; (800435c <StartTask+0x648>)
 80042aa:	2001      	movs	r0, #1
 80042ac:	f7fe feec 	bl	8003088 <Report>
    			rdaID, Chan, Freq, sta, RSSI, allBands[Band], Volume, BassBoost);

    ST7565_DrawRectangle(0, lfnt->FontHeight, SCREEN_WIDTH - 1, SCREEN_HEIGHT - (lfnt->FontHeight << 1) - 2, PIX_ON);
 80042b0:	4b22      	ldr	r3, [pc, #136]	; (800433c <StartTask+0x628>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	785b      	ldrb	r3, [r3, #1]
 80042b6:	b219      	sxth	r1, r3
 80042b8:	4b20      	ldr	r3, [pc, #128]	; (800433c <StartTask+0x628>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	785b      	ldrb	r3, [r3, #1]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	b21b      	sxth	r3, r3
 80042cc:	2201      	movs	r2, #1
 80042ce:	9200      	str	r2, [sp, #0]
 80042d0:	227f      	movs	r2, #127	; 0x7f
 80042d2:	2000      	movs	r0, #0
 80042d4:	f7fd fd25 	bl	8001d22 <ST7565_DrawRectangle>
    ST7565_DrawFilledRectangle(0, 0, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_ON);
 80042d8:	4b18      	ldr	r3, [pc, #96]	; (800433c <StartTask+0x628>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	785b      	ldrb	r3, [r3, #1]
 80042de:	b21b      	sxth	r3, r3
 80042e0:	2201      	movs	r2, #1
 80042e2:	9200      	str	r2, [sp, #0]
 80042e4:	227f      	movs	r2, #127	; 0x7f
 80042e6:	2100      	movs	r1, #0
 80042e8:	2000      	movs	r0, #0
 80042ea:	f7fd fd9c 	bl	8001e26 <ST7565_DrawFilledRectangle>
    ST7565_Update();
 80042ee:	f7fd f991 	bl	8001614 <ST7565_Update>

    startSec = true;
 80042f2:	4b1b      	ldr	r3, [pc, #108]	; (8004360 <StartTask+0x64c>)
 80042f4:	2201      	movs	r2, #1
 80042f6:	701a      	strb	r2, [r3, #0]

#endif


#ifdef SET_IRED
    waitBit = false;
 80042f8:	4b1a      	ldr	r3, [pc, #104]	; (8004364 <StartTask+0x650>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	701a      	strb	r2, [r3, #0]
    uint8_t IDRepeatCounter = 0; //   ID
    const uint8_t REPEATS_TO_BE_REAL_ID = 3;
    uint8_t errLevelB, groupType, groupVer;
#endif

	evts.evt = evt_Freq;
 80042fe:	230c      	movs	r3, #12
 8004300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 20) != osOK) devError |= devEVT;
 8004304:	4b18      	ldr	r3, [pc, #96]	; (8004368 <StartTask+0x654>)
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	4b18      	ldr	r3, [pc, #96]	; (800436c <StartTask+0x658>)
 800430a:	781a      	ldrb	r2, [r3, #0]
 800430c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8004310:	2314      	movs	r3, #20
 8004312:	f00b f9d5 	bl	800f6c0 <osMessageQueuePut>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 87b5 	beq.w	8005288 <StartTask+0x1574>
 800431e:	4b14      	ldr	r3, [pc, #80]	; (8004370 <StartTask+0x65c>)
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	f043 0310 	orr.w	r3, r3, #16
 8004326:	b29a      	uxth	r2, r3
 8004328:	4b11      	ldr	r3, [pc, #68]	; (8004370 <StartTask+0x65c>)
 800432a:	801a      	strh	r2, [r3, #0]


    while (!restart) {
 800432c:	f000 bfac 	b.w	8005288 <StartTask+0x1574>
 8004330:	20002f4e 	.word	0x20002f4e
 8004334:	20000104 	.word	0x20000104
 8004338:	080177d4 	.word	0x080177d4
 800433c:	20002f40 	.word	0x20002f40
 8004340:	080175f0 	.word	0x080175f0
 8004344:	20002f50 	.word	0x20002f50
 8004348:	20002f4c 	.word	0x20002f4c
 800434c:	2000010c 	.word	0x2000010c
 8004350:	20000118 	.word	0x20000118
 8004354:	2000010f 	.word	0x2000010f
 8004358:	20002f52 	.word	0x20002f52
 800435c:	080177e8 	.word	0x080177e8
 8004360:	20002f3c 	.word	0x20002f3c
 8004364:	20000008 	.word	0x20000008
 8004368:	20000e6c 	.word	0x20000e6c
 800436c:	20003308 	.word	0x20003308
 8004370:	20001b00 	.word	0x20001b00

		evts.evt = evt_None;
 8004374:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004378:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		if (osMessageQueueGet(evtQueHandle, &evts, NULL, 1) == osOK) {
 800437c:	4bba      	ldr	r3, [pc, #744]	; (8004668 <StartTask+0x954>)
 800437e:	6818      	ldr	r0, [r3, #0]
 8004380:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8004384:	2301      	movs	r3, #1
 8004386:	2200      	movs	r2, #0
 8004388:	f00b f9fa 	bl	800f780 <osMessageQueueGet>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	f040 86e6 	bne.w	8005160 <StartTask+0x144c>
			evt = evts.evt;
 8004394:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004398:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    		cntEvt = getQueCount(evtQueHandle);
 800439c:	4bb2      	ldr	r3, [pc, #712]	; (8004668 <StartTask+0x954>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7fe fb59 	bl	8002a58 <getQueCount>
 80043a6:	4603      	mov	r3, r0
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	4bb0      	ldr	r3, [pc, #704]	; (800466c <StartTask+0x958>)
 80043ac:	701a      	strb	r2, [r3, #0]
    		if (evt != evt_Sec) {
 80043ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043b2:	2b08      	cmp	r3, #8
 80043b4:	d046      	beq.n	8004444 <StartTask+0x730>
    			//Report(1, "[que:%u] get event '%s'\r\n", cntEvt, str_cmds[evt]);
	#ifdef SET_DISPLAY
    			ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 80043b6:	4bae      	ldr	r3, [pc, #696]	; (8004670 <StartTask+0x95c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	785b      	ldrb	r3, [r3, #1]
 80043bc:	b29b      	uxth	r3, r3
 80043be:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	b219      	sxth	r1, r3
 80043c6:	4baa      	ldr	r3, [pc, #680]	; (8004670 <StartTask+0x95c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	785b      	ldrb	r3, [r3, #1]
 80043cc:	b21b      	sxth	r3, r3
 80043ce:	2200      	movs	r2, #0
 80043d0:	9200      	str	r2, [sp, #0]
 80043d2:	227f      	movs	r2, #127	; 0x7f
 80043d4:	2000      	movs	r0, #0
 80043d6:	f7fd fd26 	bl	8001e26 <ST7565_DrawFilledRectangle>
    			int dl = sprintf(tmp, "evt(%u) : %s", cntEvt, str_cmds[evt]);
 80043da:	4ba4      	ldr	r3, [pc, #656]	; (800466c <StartTask+0x958>)
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	4619      	mov	r1, r3
 80043e2:	4aa4      	ldr	r2, [pc, #656]	; (8004674 <StartTask+0x960>)
 80043e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ec:	460a      	mov	r2, r1
 80043ee:	49a2      	ldr	r1, [pc, #648]	; (8004678 <StartTask+0x964>)
 80043f0:	48a2      	ldr	r0, [pc, #648]	; (800467c <StartTask+0x968>)
 80043f2:	f00f fb0d 	bl	8013a10 <siprintf>
 80043f6:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
    			int x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 80043fa:	4b9d      	ldr	r3, [pc, #628]	; (8004670 <StartTask+0x95c>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004406:	fb02 f303 	mul.w	r3, r2, r3
 800440a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800440e:	105b      	asrs	r3, r3, #1
 8004410:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    			ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8004418:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800441c:	b218      	sxth	r0, r3
 800441e:	4b94      	ldr	r3, [pc, #592]	; (8004670 <StartTask+0x95c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	785b      	ldrb	r3, [r3, #1]
 8004424:	b29b      	uxth	r3, r3
 8004426:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800442a:	b29b      	uxth	r3, r3
 800442c:	b219      	sxth	r1, r3
 800442e:	4b90      	ldr	r3, [pc, #576]	; (8004670 <StartTask+0x95c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2201      	movs	r2, #1
 8004434:	9201      	str	r2, [sp, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	9200      	str	r2, [sp, #0]
 800443a:	4a90      	ldr	r2, [pc, #576]	; (800467c <StartTask+0x968>)
 800443c:	f7fd fa9a 	bl	8001974 <ST7565_Print>
    			ST7565_Update();
 8004440:	f7fd f8e8 	bl	8001614 <ST7565_Update>
	#endif
    		}
    		switch (evt) {
 8004444:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004448:	2b19      	cmp	r3, #25
 800444a:	f200 8679 	bhi.w	8005140 <StartTask+0x142c>
 800444e:	a201      	add	r2, pc, #4	; (adr r2, 8004454 <StartTask+0x740>)
 8004450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004454:	08004e27 	.word	0x08004e27
 8004458:	08004e75 	.word	0x08004e75
 800445c:	08004e8d 	.word	0x08004e8d
 8004460:	08004ead 	.word	0x08004ead
 8004464:	08004ebf 	.word	0x08004ebf
 8004468:	080050e9 	.word	0x080050e9
 800446c:	08004ebf 	.word	0x08004ebf
 8004470:	08005067 	.word	0x08005067
 8004474:	08004b39 	.word	0x08004b39
 8004478:	08004b29 	.word	0x08004b29
 800447c:	08004e0f 	.word	0x08004e0f
 8004480:	08004b09 	.word	0x08004b09
 8004484:	0800495b 	.word	0x0800495b
 8004488:	08004855 	.word	0x08004855
 800448c:	080048d1 	.word	0x080048d1
 8004490:	080047d9 	.word	0x080047d9
 8004494:	0800470f 	.word	0x0800470f
 8004498:	08004587 	.word	0x08004587
 800449c:	08004707 	.word	0x08004707
 80044a0:	08004569 	.word	0x08004569
 80044a4:	08004517 	.word	0x08004517
 80044a8:	080044f9 	.word	0x080044f9
 80044ac:	08004dc7 	.word	0x08004dc7
 80044b0:	08004ddf 	.word	0x08004ddf
 80044b4:	08004df7 	.word	0x08004df7
 80044b8:	080044bd 	.word	0x080044bd
#ifdef SET_IRED
    			case evt_iRed:
    				if (ired_show) {
 80044bc:	4b70      	ldr	r3, [pc, #448]	; (8004680 <StartTask+0x96c>)
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00c      	beq.n	80044de <StartTask+0x7ca>
    					ired_show = false;
 80044c4:	4b6e      	ldr	r3, [pc, #440]	; (8004680 <StartTask+0x96c>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	701a      	strb	r2, [r3, #0]
    					Report(1, "[que:%u] iRed Show code is hide\r\n", cntEvt);
 80044ca:	4b68      	ldr	r3, [pc, #416]	; (800466c <StartTask+0x958>)
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	461a      	mov	r2, r3
 80044d2:	496c      	ldr	r1, [pc, #432]	; (8004684 <StartTask+0x970>)
 80044d4:	2001      	movs	r0, #1
 80044d6:	f7fe fdd7 	bl	8003088 <Report>
    				} else {
    					ired_show = true;
    					Report(1, "[que:%u] iRed Show code is show\r\n", cntEvt);
    				}
    			break;
 80044da:	f000 be31 	b.w	8005140 <StartTask+0x142c>
    					ired_show = true;
 80044de:	4b68      	ldr	r3, [pc, #416]	; (8004680 <StartTask+0x96c>)
 80044e0:	2201      	movs	r2, #1
 80044e2:	701a      	strb	r2, [r3, #0]
    					Report(1, "[que:%u] iRed Show code is show\r\n", cntEvt);
 80044e4:	4b61      	ldr	r3, [pc, #388]	; (800466c <StartTask+0x958>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	461a      	mov	r2, r3
 80044ec:	4966      	ldr	r1, [pc, #408]	; (8004688 <StartTask+0x974>)
 80044ee:	2001      	movs	r0, #1
 80044f0:	f7fe fdca 	bl	8003088 <Report>
    			break;
 80044f4:	f000 be24 	b.w	8005140 <StartTask+0x142c>
    					IDRepeatCounter = 0;
    				}
    			break;
#endif
    			case evt_SleepCont:
    				sleep_mode = true;
 80044f8:	4b64      	ldr	r3, [pc, #400]	; (800468c <StartTask+0x978>)
 80044fa:	2201      	movs	r2, #1
 80044fc:	701a      	strb	r2, [r3, #0]
    				//
    				HAL_SuspendTick();
 80044fe:	f002 f891 	bl	8006624 <HAL_SuspendTick>
    				HAL_PWR_EnableSleepOnExit();
 8004502:	f005 fa67 	bl	80099d4 <HAL_PWR_EnableSleepOnExit>
    				HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8004506:	2101      	movs	r1, #1
 8004508:	2000      	movs	r0, #0
 800450a:	f005 fa2f 	bl	800996c <HAL_PWR_EnterSLEEPMode>
    				HAL_ResumeTick();
 800450e:	f002 f89b 	bl	8006648 <HAL_ResumeTick>
    			break;
 8004512:	f000 be15 	b.w	8005140 <StartTask+0x142c>
    			case evt_Sleep:
    				Report(1, "Going into SLEEP MODE...\r\n");// in 1 second\r\n");
 8004516:	495e      	ldr	r1, [pc, #376]	; (8004690 <StartTask+0x97c>)
 8004518:	2001      	movs	r0, #1
 800451a:	f7fe fdb5 	bl	8003088 <Report>
	#ifdef SET_BLE
    				bleWrite("AT+SLEEP1\r\n", 1);
	#endif
	#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 800451e:	20ae      	movs	r0, #174	; 0xae
 8004520:	f7fc fffa 	bl	8001518 <ST7565_CMD_DISPLAY>
	#endif
    				HAL_Delay(250);
 8004524:	20fa      	movs	r0, #250	; 0xfa
 8004526:	f003 f811 	bl	800754c <HAL_Delay>
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 800452a:	2200      	movs	r2, #0
 800452c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004530:	4858      	ldr	r0, [pc, #352]	; (8004694 <StartTask+0x980>)
 8004532:	f003 fd57 	bl	8007fe4 <HAL_GPIO_WritePin>
    				evts.evt = evt_SleepCont;
 8004536:	2315      	movs	r3, #21
 8004538:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    				if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 800453c:	4b4a      	ldr	r3, [pc, #296]	; (8004668 <StartTask+0x954>)
 800453e:	6818      	ldr	r0, [r3, #0]
 8004540:	4b55      	ldr	r3, [pc, #340]	; (8004698 <StartTask+0x984>)
 8004542:	781a      	ldrb	r2, [r3, #0]
 8004544:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8004548:	230a      	movs	r3, #10
 800454a:	f00b f8b9 	bl	800f6c0 <osMessageQueuePut>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 85e8 	beq.w	8005126 <StartTask+0x1412>
 8004556:	4b51      	ldr	r3, [pc, #324]	; (800469c <StartTask+0x988>)
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	f043 0310 	orr.w	r3, r3, #16
 800455e:	b29a      	uxth	r2, r3
 8004560:	4b4e      	ldr	r3, [pc, #312]	; (800469c <StartTask+0x988>)
 8004562:	801a      	strh	r2, [r3, #0]
    			break;
 8004564:	f000 bddf 	b.w	8005126 <StartTask+0x1412>
    			case evt_ExitSleep:
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8004568:	2201      	movs	r2, #1
 800456a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800456e:	4849      	ldr	r0, [pc, #292]	; (8004694 <StartTask+0x980>)
 8004570:	f003 fd38 	bl	8007fe4 <HAL_GPIO_WritePin>
	#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);
 8004574:	20af      	movs	r0, #175	; 0xaf
 8004576:	f7fc ffcf 	bl	8001518 <ST7565_CMD_DISPLAY>
	#endif
	#ifdef SET_BLE
    				bleWakeUp();
	#endif
    				Report(1, "Exit from SLEEP MODE\r\n");
 800457a:	4949      	ldr	r1, [pc, #292]	; (80046a0 <StartTask+0x98c>)
 800457c:	2001      	movs	r0, #1
 800457e:	f7fe fd83 	bl	8003088 <Report>
    			break;
 8004582:	f000 bddd 	b.w	8005140 <StartTask+0x142c>
    			case evt_WakeUp:
    				bleWakeUp();
    			break;
	#endif
    			case evt_Band:
    				Band = newBand;
 8004586:	4b47      	ldr	r3, [pc, #284]	; (80046a4 <StartTask+0x990>)
 8004588:	781a      	ldrb	r2, [r3, #0]
 800458a:	4b47      	ldr	r3, [pc, #284]	; (80046a8 <StartTask+0x994>)
 800458c:	701a      	strb	r2, [r3, #0]
    				if (!rda5807_Set_Band(Band)) {
 800458e:	4b46      	ldr	r3, [pc, #280]	; (80046a8 <StartTask+0x994>)
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	4618      	mov	r0, r3
 8004594:	f001 fbda 	bl	8005d4c <rda5807_Set_Band>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	f040 85c5 	bne.w	800512a <StartTask+0x1416>
    					sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 80045a0:	4b41      	ldr	r3, [pc, #260]	; (80046a8 <StartTask+0x994>)
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	461a      	mov	r2, r3
 80045a6:	4b41      	ldr	r3, [pc, #260]	; (80046ac <StartTask+0x998>)
 80045a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80045ac:	f107 0318 	add.w	r3, r7, #24
 80045b0:	493f      	ldr	r1, [pc, #252]	; (80046b0 <StartTask+0x99c>)
 80045b2:	4618      	mov	r0, r3
 80045b4:	f00f fa2c 	bl	8013a10 <siprintf>
    					showLine(stb, lin3, &lit, true);
 80045b8:	f107 0214 	add.w	r2, r7, #20
 80045bc:	f8b7 10da 	ldrh.w	r1, [r7, #218]	; 0xda
 80045c0:	f107 0018 	add.w	r0, r7, #24
 80045c4:	2301      	movs	r3, #1
 80045c6:	f7fe fb7d 	bl	8002cc4 <showLine>
    					Report(1, "[que:%u] set new band=%u '%s'\r\n", cntEvt, Band, allBands[Band]);
 80045ca:	4b28      	ldr	r3, [pc, #160]	; (800466c <StartTask+0x958>)
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	4619      	mov	r1, r3
 80045d2:	4b35      	ldr	r3, [pc, #212]	; (80046a8 <StartTask+0x994>)
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	4b33      	ldr	r3, [pc, #204]	; (80046a8 <StartTask+0x994>)
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	461a      	mov	r2, r3
 80045de:	4b33      	ldr	r3, [pc, #204]	; (80046ac <StartTask+0x998>)
 80045e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	4603      	mov	r3, r0
 80045e8:	460a      	mov	r2, r1
 80045ea:	4932      	ldr	r1, [pc, #200]	; (80046b4 <StartTask+0x9a0>)
 80045ec:	2001      	movs	r0, #1
 80045ee:	f7fe fd4b 	bl	8003088 <Report>
    					if (next_evt == evt) {
 80045f2:	4b31      	ldr	r3, [pc, #196]	; (80046b8 <StartTask+0x9a4>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d166      	bne.n	80046cc <StartTask+0x9b8>
    						if ((Freq < lBand) || (Freq > rBand)) {
 80045fe:	4b2f      	ldr	r3, [pc, #188]	; (80046bc <StartTask+0x9a8>)
 8004600:	ed93 7a00 	vldr	s14, [r3]
 8004604:	4b2e      	ldr	r3, [pc, #184]	; (80046c0 <StartTask+0x9ac>)
 8004606:	edd3 7a00 	vldr	s15, [r3]
 800460a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800460e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004612:	d40c      	bmi.n	800462e <StartTask+0x91a>
 8004614:	4b29      	ldr	r3, [pc, #164]	; (80046bc <StartTask+0x9a8>)
 8004616:	ed93 7a00 	vldr	s14, [r3]
 800461a:	4b2a      	ldr	r3, [pc, #168]	; (80046c4 <StartTask+0x9b0>)
 800461c:	edd3 7a00 	vldr	s15, [r3]
 8004620:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004628:	dc01      	bgt.n	800462e <StartTask+0x91a>
    						next_evt = evt;
    						evts.evt = evt_Freq;
    						if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
    					}
    				}
    			break;
 800462a:	f000 bd7e 	b.w	800512a <StartTask+0x1416>
    							newFreq = lBand;
 800462e:	4b24      	ldr	r3, [pc, #144]	; (80046c0 <StartTask+0x9ac>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a25      	ldr	r2, [pc, #148]	; (80046c8 <StartTask+0x9b4>)
 8004634:	6013      	str	r3, [r2, #0]
    							evts.evt = evt_Freq;
 8004636:	230c      	movs	r3, #12
 8004638:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    							if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 800463c:	4b0a      	ldr	r3, [pc, #40]	; (8004668 <StartTask+0x954>)
 800463e:	6818      	ldr	r0, [r3, #0]
 8004640:	4b15      	ldr	r3, [pc, #84]	; (8004698 <StartTask+0x984>)
 8004642:	781a      	ldrb	r2, [r3, #0]
 8004644:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8004648:	230a      	movs	r3, #10
 800464a:	f00b f839 	bl	800f6c0 <osMessageQueuePut>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 856a 	beq.w	800512a <StartTask+0x1416>
 8004656:	4b11      	ldr	r3, [pc, #68]	; (800469c <StartTask+0x988>)
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	f043 0310 	orr.w	r3, r3, #16
 800465e:	b29a      	uxth	r2, r3
 8004660:	4b0e      	ldr	r3, [pc, #56]	; (800469c <StartTask+0x988>)
 8004662:	801a      	strh	r2, [r3, #0]
    			break;
 8004664:	f000 bd61 	b.w	800512a <StartTask+0x1416>
 8004668:	20000e6c 	.word	0x20000e6c
 800466c:	20001f17 	.word	0x20001f17
 8004670:	20002f40 	.word	0x20002f40
 8004674:	20000088 	.word	0x20000088
 8004678:	0801782c 	.word	0x0801782c
 800467c:	20001280 	.word	0x20001280
 8004680:	2000012c 	.word	0x2000012c
 8004684:	0801783c 	.word	0x0801783c
 8004688:	08017860 	.word	0x08017860
 800468c:	200032de 	.word	0x200032de
 8004690:	08017884 	.word	0x08017884
 8004694:	48000800 	.word	0x48000800
 8004698:	20003308 	.word	0x20003308
 800469c:	20001b00 	.word	0x20001b00
 80046a0:	080178a0 	.word	0x080178a0
 80046a4:	2000010d 	.word	0x2000010d
 80046a8:	2000010c 	.word	0x2000010c
 80046ac:	20000118 	.word	0x20000118
 80046b0:	080177a4 	.word	0x080177a4
 80046b4:	080178b8 	.word	0x080178b8
 80046b8:	200000f0 	.word	0x200000f0
 80046bc:	20000104 	.word	0x20000104
 80046c0:	20002f44 	.word	0x20002f44
 80046c4:	20002f48 	.word	0x20002f48
 80046c8:	20000108 	.word	0x20000108
    						next_evt = evt;
 80046cc:	4aa9      	ldr	r2, [pc, #676]	; (8004974 <StartTask+0xc60>)
 80046ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80046d2:	6013      	str	r3, [r2, #0]
    						evts.evt = evt_Freq;
 80046d4:	230c      	movs	r3, #12
 80046d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    						if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 80046da:	4ba7      	ldr	r3, [pc, #668]	; (8004978 <StartTask+0xc64>)
 80046dc:	6818      	ldr	r0, [r3, #0]
 80046de:	4ba7      	ldr	r3, [pc, #668]	; (800497c <StartTask+0xc68>)
 80046e0:	781a      	ldrb	r2, [r3, #0]
 80046e2:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80046e6:	230a      	movs	r3, #10
 80046e8:	f00a ffea 	bl	800f6c0 <osMessageQueuePut>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 851b 	beq.w	800512a <StartTask+0x1416>
 80046f4:	4ba2      	ldr	r3, [pc, #648]	; (8004980 <StartTask+0xc6c>)
 80046f6:	881b      	ldrh	r3, [r3, #0]
 80046f8:	f043 0310 	orr.w	r3, r3, #16
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	4ba0      	ldr	r3, [pc, #640]	; (8004980 <StartTask+0xc6c>)
 8004700:	801a      	strh	r2, [r3, #0]
    			break;
 8004702:	f000 bd12 	b.w	800512a <StartTask+0x1416>
    			case evt_Cfg:
    				showCfg();
 8004706:	f7fd fbfd 	bl	8001f04 <showCfg>
    			break;
 800470a:	f000 bd19 	b.w	8005140 <StartTask+0x142c>
    			case evt_List:
    				next_evt = evt_Freq;
 800470e:	4b99      	ldr	r3, [pc, #612]	; (8004974 <StartTask+0xc60>)
 8004710:	220c      	movs	r2, #12
 8004712:	601a      	str	r2, [r3, #0]
    				newFreq = getNextList(Freq, seek_up, &newBand);
 8004714:	4b9b      	ldr	r3, [pc, #620]	; (8004984 <StartTask+0xc70>)
 8004716:	edd3 7a00 	vldr	s15, [r3]
 800471a:	4b9b      	ldr	r3, [pc, #620]	; (8004988 <StartTask+0xc74>)
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	b2db      	uxtb	r3, r3
 8004720:	499a      	ldr	r1, [pc, #616]	; (800498c <StartTask+0xc78>)
 8004722:	4618      	mov	r0, r3
 8004724:	eeb0 0a67 	vmov.f32	s0, s15
 8004728:	f7fe f9e8 	bl	8002afc <getNextList>
 800472c:	eef0 7a40 	vmov.f32	s15, s0
 8004730:	4b97      	ldr	r3, [pc, #604]	; (8004990 <StartTask+0xc7c>)
 8004732:	edc3 7a00 	vstr	s15, [r3]
					if (newBand == Band) {
 8004736:	4b95      	ldr	r3, [pc, #596]	; (800498c <StartTask+0xc78>)
 8004738:	781a      	ldrb	r2, [r3, #0]
 800473a:	4b96      	ldr	r3, [pc, #600]	; (8004994 <StartTask+0xc80>)
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	429a      	cmp	r2, r3
 8004740:	d118      	bne.n	8004774 <StartTask+0xa60>
						Report(1, "Band = newBand = %u -> goto set newFreq to %.1f (up = %u)\r\n", newBand, newFreq, seek_up);
 8004742:	4b92      	ldr	r3, [pc, #584]	; (800498c <StartTask+0xc78>)
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	461c      	mov	r4, r3
 8004748:	4b91      	ldr	r3, [pc, #580]	; (8004990 <StartTask+0xc7c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4618      	mov	r0, r3
 800474e:	f7fb fefb 	bl	8000548 <__aeabi_f2d>
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	498c      	ldr	r1, [pc, #560]	; (8004988 <StartTask+0xc74>)
 8004758:	7809      	ldrb	r1, [r1, #0]
 800475a:	b2c9      	uxtb	r1, r1
 800475c:	9102      	str	r1, [sp, #8]
 800475e:	e9cd 2300 	strd	r2, r3, [sp]
 8004762:	4622      	mov	r2, r4
 8004764:	498c      	ldr	r1, [pc, #560]	; (8004998 <StartTask+0xc84>)
 8004766:	2001      	movs	r0, #1
 8004768:	f7fe fc8e 	bl	8003088 <Report>
						evts.evt = evt_Freq;
 800476c:	230c      	movs	r3, #12
 800476e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004772:	e01b      	b.n	80047ac <StartTask+0xa98>
					} else {
						Report(1, "Band = %u -> goto set newBand to %u (newFreq to %.1f up = %u)\r\n", Band, newBand, newFreq, seek_up);
 8004774:	4b87      	ldr	r3, [pc, #540]	; (8004994 <StartTask+0xc80>)
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	461c      	mov	r4, r3
 800477a:	4b84      	ldr	r3, [pc, #528]	; (800498c <StartTask+0xc78>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	461d      	mov	r5, r3
 8004780:	4b83      	ldr	r3, [pc, #524]	; (8004990 <StartTask+0xc7c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f7fb fedf 	bl	8000548 <__aeabi_f2d>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	497e      	ldr	r1, [pc, #504]	; (8004988 <StartTask+0xc74>)
 8004790:	7809      	ldrb	r1, [r1, #0]
 8004792:	b2c9      	uxtb	r1, r1
 8004794:	9102      	str	r1, [sp, #8]
 8004796:	e9cd 2300 	strd	r2, r3, [sp]
 800479a:	462b      	mov	r3, r5
 800479c:	4622      	mov	r2, r4
 800479e:	497f      	ldr	r1, [pc, #508]	; (800499c <StartTask+0xc88>)
 80047a0:	2001      	movs	r0, #1
 80047a2:	f7fe fc71 	bl	8003088 <Report>
						evts.evt = evt_Band;
 80047a6:	2311      	movs	r3, #17
 80047a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
					}
					if (osMessageQueuePut(evtQueHandle, (const void *)&evts, prio, 10) != osOK) devError |= devEVT;
 80047ac:	4b72      	ldr	r3, [pc, #456]	; (8004978 <StartTask+0xc64>)
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	4b72      	ldr	r3, [pc, #456]	; (800497c <StartTask+0xc68>)
 80047b2:	781a      	ldrb	r2, [r3, #0]
 80047b4:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80047b8:	230a      	movs	r3, #10
 80047ba:	f00a ff81 	bl	800f6c0 <osMessageQueuePut>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 84b4 	beq.w	800512e <StartTask+0x141a>
 80047c6:	4b6e      	ldr	r3, [pc, #440]	; (8004980 <StartTask+0xc6c>)
 80047c8:	881b      	ldrh	r3, [r3, #0]
 80047ca:	f043 0310 	orr.w	r3, r3, #16
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	4b6b      	ldr	r3, [pc, #428]	; (8004980 <StartTask+0xc6c>)
 80047d2:	801a      	strh	r2, [r3, #0]
    			break;
 80047d4:	f000 bcab 	b.w	800512e <StartTask+0x141a>
    			case evt_Bass:
    				if (newBassBoost != BassBoost) {
 80047d8:	4b71      	ldr	r3, [pc, #452]	; (80049a0 <StartTask+0xc8c>)
 80047da:	781a      	ldrb	r2, [r3, #0]
 80047dc:	4b71      	ldr	r3, [pc, #452]	; (80049a4 <StartTask+0xc90>)
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	f000 84a6 	beq.w	8005132 <StartTask+0x141e>
    					BassBoost = newBassBoost;
 80047e6:	4b6e      	ldr	r3, [pc, #440]	; (80049a0 <StartTask+0xc8c>)
 80047e8:	781a      	ldrb	r2, [r3, #0]
 80047ea:	4b6e      	ldr	r3, [pc, #440]	; (80049a4 <StartTask+0xc90>)
 80047ec:	701a      	strb	r2, [r3, #0]
    					rda5807_SetBassBoost(BassBoost);
 80047ee:	4b6d      	ldr	r3, [pc, #436]	; (80049a4 <StartTask+0xc90>)
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f001 f96a 	bl	8005acc <rda5807_SetBassBoost>
    					//
    					if (noMute)
 80047f8:	4b6b      	ldr	r3, [pc, #428]	; (80049a8 <StartTask+0xc94>)
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <StartTask+0xb02>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8004800:	4b68      	ldr	r3, [pc, #416]	; (80049a4 <StartTask+0xc90>)
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	461a      	mov	r2, r3
 8004806:	4b69      	ldr	r3, [pc, #420]	; (80049ac <StartTask+0xc98>)
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 800480e:	4968      	ldr	r1, [pc, #416]	; (80049b0 <StartTask+0xc9c>)
 8004810:	f00f f8fe 	bl	8013a10 <siprintf>
 8004814:	e009      	b.n	800482a <StartTask+0xb16>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8004816:	4b63      	ldr	r3, [pc, #396]	; (80049a4 <StartTask+0xc90>)
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	461a      	mov	r2, r3
 800481c:	4b63      	ldr	r3, [pc, #396]	; (80049ac <StartTask+0xc98>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004824:	4963      	ldr	r1, [pc, #396]	; (80049b4 <StartTask+0xca0>)
 8004826:	f00f f8f3 	bl	8013a10 <siprintf>
    					showLine(st, lin4, &lim, true);
 800482a:	f107 0210 	add.w	r2, r7, #16
 800482e:	f8b7 10d8 	ldrh.w	r1, [r7, #216]	; 0xd8
 8004832:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004836:	2301      	movs	r3, #1
 8004838:	f7fe fa44 	bl	8002cc4 <showLine>
    					Report(1, "[que:%u] set new BassBoost to %u\r\n", cntEvt, BassBoost);
 800483c:	4b5e      	ldr	r3, [pc, #376]	; (80049b8 <StartTask+0xca4>)
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	461a      	mov	r2, r3
 8004844:	4b57      	ldr	r3, [pc, #348]	; (80049a4 <StartTask+0xc90>)
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	495c      	ldr	r1, [pc, #368]	; (80049bc <StartTask+0xca8>)
 800484a:	2001      	movs	r0, #1
 800484c:	f7fe fc1c 	bl	8003088 <Report>
    				}
    			break;
 8004850:	f000 bc6f 	b.w	8005132 <StartTask+0x141e>
    			case evt_Vol:
    				if (newVolume != Volume) {
 8004854:	4b5a      	ldr	r3, [pc, #360]	; (80049c0 <StartTask+0xcac>)
 8004856:	781a      	ldrb	r2, [r3, #0]
 8004858:	4b54      	ldr	r3, [pc, #336]	; (80049ac <StartTask+0xc98>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	429a      	cmp	r2, r3
 800485e:	f000 846a 	beq.w	8005136 <StartTask+0x1422>
    					Volume = newVolume;
 8004862:	4b57      	ldr	r3, [pc, #348]	; (80049c0 <StartTask+0xcac>)
 8004864:	781a      	ldrb	r2, [r3, #0]
 8004866:	4b51      	ldr	r3, [pc, #324]	; (80049ac <StartTask+0xc98>)
 8004868:	701a      	strb	r2, [r3, #0]
    					rda5807_SetVolume(Volume);
 800486a:	4b50      	ldr	r3, [pc, #320]	; (80049ac <StartTask+0xc98>)
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	4618      	mov	r0, r3
 8004870:	f001 f8e4 	bl	8005a3c <rda5807_SetVolume>
    					//
    					if (noMute)
 8004874:	4b4c      	ldr	r3, [pc, #304]	; (80049a8 <StartTask+0xc94>)
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00a      	beq.n	8004892 <StartTask+0xb7e>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 800487c:	4b49      	ldr	r3, [pc, #292]	; (80049a4 <StartTask+0xc90>)
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	461a      	mov	r2, r3
 8004882:	4b4a      	ldr	r3, [pc, #296]	; (80049ac <StartTask+0xc98>)
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	f107 0058 	add.w	r0, r7, #88	; 0x58
 800488a:	4949      	ldr	r1, [pc, #292]	; (80049b0 <StartTask+0xc9c>)
 800488c:	f00f f8c0 	bl	8013a10 <siprintf>
 8004890:	e009      	b.n	80048a6 <StartTask+0xb92>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8004892:	4b44      	ldr	r3, [pc, #272]	; (80049a4 <StartTask+0xc90>)
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	461a      	mov	r2, r3
 8004898:	4b44      	ldr	r3, [pc, #272]	; (80049ac <StartTask+0xc98>)
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80048a0:	4944      	ldr	r1, [pc, #272]	; (80049b4 <StartTask+0xca0>)
 80048a2:	f00f f8b5 	bl	8013a10 <siprintf>
    					showLine(st, lin4, &lim, true);
 80048a6:	f107 0210 	add.w	r2, r7, #16
 80048aa:	f8b7 10d8 	ldrh.w	r1, [r7, #216]	; 0xd8
 80048ae:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80048b2:	2301      	movs	r3, #1
 80048b4:	f7fe fa06 	bl	8002cc4 <showLine>
    					Report(1, "[que:%u] set new Volume to %u\r\n", cntEvt, Volume);
 80048b8:	4b3f      	ldr	r3, [pc, #252]	; (80049b8 <StartTask+0xca4>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	4b3a      	ldr	r3, [pc, #232]	; (80049ac <StartTask+0xc98>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	493f      	ldr	r1, [pc, #252]	; (80049c4 <StartTask+0xcb0>)
 80048c6:	2001      	movs	r0, #1
 80048c8:	f7fe fbde 	bl	8003088 <Report>
    				}
    			break;
 80048cc:	f000 bc33 	b.w	8005136 <StartTask+0x1422>
    			case evt_Mute:
    				noMute = (~noMute) & 1;
 80048d0:	4b35      	ldr	r3, [pc, #212]	; (80049a8 <StartTask+0xc94>)
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	bf0c      	ite	eq
 80048dc:	2301      	moveq	r3, #1
 80048de:	2300      	movne	r3, #0
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	461a      	mov	r2, r3
 80048e4:	4b30      	ldr	r3, [pc, #192]	; (80049a8 <StartTask+0xc94>)
 80048e6:	701a      	strb	r2, [r3, #0]
    				rda5807_Set_Mute(noMute);
 80048e8:	4b2f      	ldr	r3, [pc, #188]	; (80049a8 <StartTask+0xc94>)
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f001 fa99 	bl	8005e24 <rda5807_Set_Mute>
    				//
    				if (noMute)
 80048f2:	4b2d      	ldr	r3, [pc, #180]	; (80049a8 <StartTask+0xc94>)
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <StartTask+0xbfc>
    					sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 80048fa:	4b2a      	ldr	r3, [pc, #168]	; (80049a4 <StartTask+0xc90>)
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	461a      	mov	r2, r3
 8004900:	4b2a      	ldr	r3, [pc, #168]	; (80049ac <StartTask+0xc98>)
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004908:	4929      	ldr	r1, [pc, #164]	; (80049b0 <StartTask+0xc9c>)
 800490a:	f00f f881 	bl	8013a10 <siprintf>
 800490e:	e009      	b.n	8004924 <StartTask+0xc10>
    				else
    					sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8004910:	4b24      	ldr	r3, [pc, #144]	; (80049a4 <StartTask+0xc90>)
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	461a      	mov	r2, r3
 8004916:	4b25      	ldr	r3, [pc, #148]	; (80049ac <StartTask+0xc98>)
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 800491e:	4925      	ldr	r1, [pc, #148]	; (80049b4 <StartTask+0xca0>)
 8004920:	f00f f876 	bl	8013a10 <siprintf>
    				showLine(st, lin4, &lim, true);
 8004924:	f107 0210 	add.w	r2, r7, #16
 8004928:	f8b7 10d8 	ldrh.w	r1, [r7, #216]	; 0xd8
 800492c:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004930:	2301      	movs	r3, #1
 8004932:	f7fe f9c7 	bl	8002cc4 <showLine>
    				Report(1, "[que:%u] set Mute to %u\r\n", cntEvt, (~noMute) & 1);
 8004936:	4b20      	ldr	r3, [pc, #128]	; (80049b8 <StartTask+0xca4>)
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	b2db      	uxtb	r3, r3
 800493c:	461a      	mov	r2, r3
 800493e:	4b1a      	ldr	r3, [pc, #104]	; (80049a8 <StartTask+0xc94>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	bf0c      	ite	eq
 800494a:	2301      	moveq	r3, #1
 800494c:	2300      	movne	r3, #0
 800494e:	b2db      	uxtb	r3, r3
 8004950:	491d      	ldr	r1, [pc, #116]	; (80049c8 <StartTask+0xcb4>)
 8004952:	2001      	movs	r0, #1
 8004954:	f7fe fb98 	bl	8003088 <Report>
    			break;
 8004958:	e3f2      	b.n	8005140 <StartTask+0x142c>
    			case evt_Freq:
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 800495a:	4b0d      	ldr	r3, [pc, #52]	; (8004990 <StartTask+0xc7c>)
 800495c:	ed93 7a00 	vldr	s14, [r3]
 8004960:	4b1a      	ldr	r3, [pc, #104]	; (80049cc <StartTask+0xcb8>)
 8004962:	edd3 7a00 	vldr	s15, [r3]
 8004966:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800496a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496e:	da2f      	bge.n	80049d0 <StartTask+0xcbc>
    						IDRepeatCounter = 0;
    						errLevelB = 0;
#endif
    					}
    				}
				break;
 8004970:	e3e3      	b.n	800513a <StartTask+0x1426>
 8004972:	bf00      	nop
 8004974:	200000f0 	.word	0x200000f0
 8004978:	20000e6c 	.word	0x20000e6c
 800497c:	20003308 	.word	0x20003308
 8004980:	20001b00 	.word	0x20001b00
 8004984:	20000104 	.word	0x20000104
 8004988:	2000010e 	.word	0x2000010e
 800498c:	2000010d 	.word	0x2000010d
 8004990:	20000108 	.word	0x20000108
 8004994:	2000010c 	.word	0x2000010c
 8004998:	080178d8 	.word	0x080178d8
 800499c:	08017914 	.word	0x08017914
 80049a0:	20002f53 	.word	0x20002f53
 80049a4:	20002f52 	.word	0x20002f52
 80049a8:	20000111 	.word	0x20000111
 80049ac:	2000010f 	.word	0x2000010f
 80049b0:	080177b0 	.word	0x080177b0
 80049b4:	08017954 	.word	0x08017954
 80049b8:	20001f17 	.word	0x20001f17
 80049bc:	08017968 	.word	0x08017968
 80049c0:	20000110 	.word	0x20000110
 80049c4:	0801798c 	.word	0x0801798c
 80049c8:	080179ac 	.word	0x080179ac
 80049cc:	20002f44 	.word	0x20002f44
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 80049d0:	4bad      	ldr	r3, [pc, #692]	; (8004c88 <StartTask+0xf74>)
 80049d2:	ed93 7a00 	vldr	s14, [r3]
 80049d6:	4bad      	ldr	r3, [pc, #692]	; (8004c8c <StartTask+0xf78>)
 80049d8:	edd3 7a00 	vldr	s15, [r3]
 80049dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e4:	d900      	bls.n	80049e8 <StartTask+0xcd4>
				break;
 80049e6:	e3a8      	b.n	800513a <StartTask+0x1426>
    					if (newFreq != Freq) {
 80049e8:	4ba7      	ldr	r3, [pc, #668]	; (8004c88 <StartTask+0xf74>)
 80049ea:	ed93 7a00 	vldr	s14, [r3]
 80049ee:	4ba8      	ldr	r3, [pc, #672]	; (8004c90 <StartTask+0xf7c>)
 80049f0:	edd3 7a00 	vldr	s15, [r3]
 80049f4:	eeb4 7a67 	vcmp.f32	s14, s15
 80049f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049fc:	f000 839d 	beq.w	800513a <StartTask+0x1426>
    						Freq = newFreq;
 8004a00:	4ba1      	ldr	r3, [pc, #644]	; (8004c88 <StartTask+0xf74>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4aa2      	ldr	r2, [pc, #648]	; (8004c90 <StartTask+0xf7c>)
 8004a06:	6013      	str	r3, [r2, #0]
    						uint16_t fr = (uint16_t)(Freq * 10);
 8004a08:	4ba1      	ldr	r3, [pc, #644]	; (8004c90 <StartTask+0xf7c>)
 8004a0a:	edd3 7a00 	vldr	s15, [r3]
 8004a0e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004a12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a1a:	ee17 3a90 	vmov	r3, s15
 8004a1e:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
    						rda5807_SetFreq_In100Khz(fr);
 8004a22:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8004a26:	4618      	mov	r0, r3
 8004a28:	f001 f870 	bl	8005b0c <rda5807_SetFreq_In100Khz>
    						stereo = rda5807_Get_StereoMonoFlag();
 8004a2c:	f001 f964 	bl	8005cf8 <rda5807_Get_StereoMonoFlag>
 8004a30:	4603      	mov	r3, r0
 8004a32:	461a      	mov	r2, r3
 8004a34:	4b97      	ldr	r3, [pc, #604]	; (8004c94 <StartTask+0xf80>)
 8004a36:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8004a38:	f001 f976 	bl	8005d28 <rda5807_Get_Channel>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	461a      	mov	r2, r3
 8004a40:	4b95      	ldr	r3, [pc, #596]	; (8004c98 <StartTask+0xf84>)
 8004a42:	801a      	strh	r2, [r3, #0]
    						if (stereo)
 8004a44:	4b93      	ldr	r3, [pc, #588]	; (8004c94 <StartTask+0xf80>)
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d012      	beq.n	8004a72 <StartTask+0xd5e>
    							sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8004a4c:	4b93      	ldr	r3, [pc, #588]	; (8004c9c <StartTask+0xf88>)
 8004a4e:	881b      	ldrh	r3, [r3, #0]
 8004a50:	461c      	mov	r4, r3
 8004a52:	4b8f      	ldr	r3, [pc, #572]	; (8004c90 <StartTask+0xf7c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fb fd76 	bl	8000548 <__aeabi_f2d>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
 8004a60:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004a64:	e9cd 2300 	strd	r2, r3, [sp]
 8004a68:	4622      	mov	r2, r4
 8004a6a:	498d      	ldr	r1, [pc, #564]	; (8004ca0 <StartTask+0xf8c>)
 8004a6c:	f00e ffd0 	bl	8013a10 <siprintf>
 8004a70:	e011      	b.n	8004a96 <StartTask+0xd82>
    							sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8004a72:	4b8a      	ldr	r3, [pc, #552]	; (8004c9c <StartTask+0xf88>)
 8004a74:	881b      	ldrh	r3, [r3, #0]
 8004a76:	461c      	mov	r4, r3
 8004a78:	4b85      	ldr	r3, [pc, #532]	; (8004c90 <StartTask+0xf7c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f7fb fd63 	bl	8000548 <__aeabi_f2d>
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004a8a:	e9cd 2300 	strd	r2, r3, [sp]
 8004a8e:	4622      	mov	r2, r4
 8004a90:	4984      	ldr	r1, [pc, #528]	; (8004ca4 <StartTask+0xf90>)
 8004a92:	f00e ffbd 	bl	8013a10 <siprintf>
    						showLine(st, lin5, &lil, false);
 8004a96:	f107 020c 	add.w	r2, r7, #12
 8004a9a:	f8b7 10d6 	ldrh.w	r1, [r7, #214]	; 0xd6
 8004a9e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f7fe f90e 	bl	8002cc4 <showLine>
    						sprintf(sta, "%s", nameStation(Freq));
 8004aa8:	4b79      	ldr	r3, [pc, #484]	; (8004c90 <StartTask+0xf7c>)
 8004aaa:	edd3 7a00 	vldr	s15, [r3]
 8004aae:	eeb0 0a67 	vmov.f32	s0, s15
 8004ab2:	f7fd ffdd 	bl	8002a70 <nameStation>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004abc:	497a      	ldr	r1, [pc, #488]	; (8004ca8 <StartTask+0xf94>)
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f00e ffa6 	bl	8013a10 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8004ac4:	f107 0208 	add.w	r2, r7, #8
 8004ac8:	f8b7 10d4 	ldrh.w	r1, [r7, #212]	; 0xd4
 8004acc:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	f7fe f8f7 	bl	8002cc4 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8004ad6:	4b75      	ldr	r3, [pc, #468]	; (8004cac <StartTask+0xf98>)
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	461c      	mov	r4, r3
 8004ade:	4b6c      	ldr	r3, [pc, #432]	; (8004c90 <StartTask+0xf7c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fb fd30 	bl	8000548 <__aeabi_f2d>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	496a      	ldr	r1, [pc, #424]	; (8004c98 <StartTask+0xf84>)
 8004aee:	8809      	ldrh	r1, [r1, #0]
 8004af0:	9103      	str	r1, [sp, #12]
 8004af2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004af6:	9102      	str	r1, [sp, #8]
 8004af8:	e9cd 2300 	strd	r2, r3, [sp]
 8004afc:	4622      	mov	r2, r4
 8004afe:	496c      	ldr	r1, [pc, #432]	; (8004cb0 <StartTask+0xf9c>)
 8004b00:	2001      	movs	r0, #1
 8004b02:	f7fe fac1 	bl	8003088 <Report>
				break;
 8004b06:	e318      	b.n	800513a <StartTask+0x1426>
    			case evt_Scan:
    				if (!scan) {
 8004b08:	4b6a      	ldr	r3, [pc, #424]	; (8004cb4 <StartTask+0xfa0>)
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	f040 8315 	bne.w	800513e <StartTask+0x142a>
    					scan = 1;
 8004b14:	4b67      	ldr	r3, [pc, #412]	; (8004cb4 <StartTask+0xfa0>)
 8004b16:	2201      	movs	r2, #1
 8004b18:	701a      	strb	r2, [r3, #0]
    					rda5807_StartSeek(seek_up);
 8004b1a:	4b67      	ldr	r3, [pc, #412]	; (8004cb8 <StartTask+0xfa4>)
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	4618      	mov	r0, r3
 8004b22:	f001 f8ad 	bl	8005c80 <rda5807_StartSeek>
    				}
    			break;
 8004b26:	e30a      	b.n	800513e <StartTask+0x142a>
    			case evt_Ver:
    				Report(1, "Ver.%s\r\n", ver);
 8004b28:	4b64      	ldr	r3, [pc, #400]	; (8004cbc <StartTask+0xfa8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	4964      	ldr	r1, [pc, #400]	; (8004cc0 <StartTask+0xfac>)
 8004b30:	2001      	movs	r0, #1
 8004b32:	f7fe faa9 	bl	8003088 <Report>
    			break;
 8004b36:	e303      	b.n	8005140 <StartTask+0x142c>
    			case evt_Sec:
    			{
	#ifdef SET_DISPLAY
    				dl = sec2str(st);
 8004b38:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7fe fa09 	bl	8002f54 <sec2str>
 8004b42:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
    				x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 8004b46:	4b5f      	ldr	r3, [pc, #380]	; (8004cc4 <StartTask+0xfb0>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004b5a:	105b      	asrs	r3, r3, #1
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b62:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
    				ST7565_Print(x, lin1, st, lfnt, 0, PIX_OFF);
 8004b66:	f9b7 00d2 	ldrsh.w	r0, [r7, #210]	; 0xd2
 8004b6a:	f9b7 10de 	ldrsh.w	r1, [r7, #222]	; 0xde
 8004b6e:	4b55      	ldr	r3, [pc, #340]	; (8004cc4 <StartTask+0xfb0>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8004b76:	2400      	movs	r4, #0
 8004b78:	9401      	str	r4, [sp, #4]
 8004b7a:	2400      	movs	r4, #0
 8004b7c:	9400      	str	r4, [sp, #0]
 8004b7e:	f7fc fef9 	bl	8001974 <ST7565_Print>
	#endif
    				//
    				if (scan) {
 8004b82:	4b4c      	ldr	r3, [pc, #304]	; (8004cb4 <StartTask+0xfa0>)
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d050      	beq.n	8004c2e <StartTask+0xf1a>
    					if (rda5807_Get_SeekTuneReadyFlag()) {
 8004b8c:	f001 f8a2 	bl	8005cd4 <rda5807_Get_SeekTuneReadyFlag>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d04b      	beq.n	8004c2e <StartTask+0xf1a>
    						Freq = (float)rda5807_GetFreq_In100Khz();
 8004b96:	f001 f833 	bl	8005c00 <rda5807_GetFreq_In100Khz>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	ee07 3a90 	vmov	s15, r3
 8004ba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba4:	4b3a      	ldr	r3, [pc, #232]	; (8004c90 <StartTask+0xf7c>)
 8004ba6:	edc3 7a00 	vstr	s15, [r3]
    						Freq /= 10;
 8004baa:	4b39      	ldr	r3, [pc, #228]	; (8004c90 <StartTask+0xf7c>)
 8004bac:	ed93 7a00 	vldr	s14, [r3]
 8004bb0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004bb8:	4b35      	ldr	r3, [pc, #212]	; (8004c90 <StartTask+0xf7c>)
 8004bba:	edc3 7a00 	vstr	s15, [r3]
    						scan = 0;
 8004bbe:	4b3d      	ldr	r3, [pc, #244]	; (8004cb4 <StartTask+0xfa0>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8004bc4:	f001 f8b0 	bl	8005d28 <rda5807_Get_Channel>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	461a      	mov	r2, r3
 8004bcc:	4b32      	ldr	r3, [pc, #200]	; (8004c98 <StartTask+0xf84>)
 8004bce:	801a      	strh	r2, [r3, #0]
    						sprintf(sta, "%s", nameStation(Freq));
 8004bd0:	4b2f      	ldr	r3, [pc, #188]	; (8004c90 <StartTask+0xf7c>)
 8004bd2:	edd3 7a00 	vldr	s15, [r3]
 8004bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8004bda:	f7fd ff49 	bl	8002a70 <nameStation>
 8004bde:	4602      	mov	r2, r0
 8004be0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004be4:	4930      	ldr	r1, [pc, #192]	; (8004ca8 <StartTask+0xf94>)
 8004be6:	4618      	mov	r0, r3
 8004be8:	f00e ff12 	bl	8013a10 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8004bec:	f107 0208 	add.w	r2, r7, #8
 8004bf0:	f8b7 10d4 	ldrh.w	r1, [r7, #212]	; 0xd4
 8004bf4:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	f7fe f863 	bl	8002cc4 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8004bfe:	4b2b      	ldr	r3, [pc, #172]	; (8004cac <StartTask+0xf98>)
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	461c      	mov	r4, r3
 8004c06:	4b22      	ldr	r3, [pc, #136]	; (8004c90 <StartTask+0xf7c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fb fc9c 	bl	8000548 <__aeabi_f2d>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	4920      	ldr	r1, [pc, #128]	; (8004c98 <StartTask+0xf84>)
 8004c16:	8809      	ldrh	r1, [r1, #0]
 8004c18:	9103      	str	r1, [sp, #12]
 8004c1a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004c1e:	9102      	str	r1, [sp, #8]
 8004c20:	e9cd 2300 	strd	r2, r3, [sp]
 8004c24:	4622      	mov	r2, r4
 8004c26:	4922      	ldr	r1, [pc, #136]	; (8004cb0 <StartTask+0xf9c>)
 8004c28:	2001      	movs	r0, #1
 8004c2a:	f7fe fa2d 	bl	8003088 <Report>
    					}
    				}
    				//
    				uint16_t rssi = rda5807_rssi();
 8004c2e:	f000 fd25 	bl	800567c <rda5807_rssi>
 8004c32:	4603      	mov	r3, r0
 8004c34:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
    				if (rssi != RSSI) {
 8004c38:	4b18      	ldr	r3, [pc, #96]	; (8004c9c <StartTask+0xf88>)
 8004c3a:	881b      	ldrh	r3, [r3, #0]
 8004c3c:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	; 0xb4
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d05c      	beq.n	8004cfe <StartTask+0xfea>
    					RSSI = rssi;
 8004c44:	4a15      	ldr	r2, [pc, #84]	; (8004c9c <StartTask+0xf88>)
 8004c46:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8004c4a:	8013      	strh	r3, [r2, #0]
    					stereo = rda5807_Get_StereoMonoFlag();
 8004c4c:	f001 f854 	bl	8005cf8 <rda5807_Get_StereoMonoFlag>
 8004c50:	4603      	mov	r3, r0
 8004c52:	461a      	mov	r2, r3
 8004c54:	4b0f      	ldr	r3, [pc, #60]	; (8004c94 <StartTask+0xf80>)
 8004c56:	701a      	strb	r2, [r3, #0]
	#ifdef SET_DISPLAY
    					if (stereo)
 8004c58:	4b0e      	ldr	r3, [pc, #56]	; (8004c94 <StartTask+0xf80>)
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d033      	beq.n	8004cc8 <StartTask+0xfb4>
    						sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8004c60:	4b0e      	ldr	r3, [pc, #56]	; (8004c9c <StartTask+0xf88>)
 8004c62:	881b      	ldrh	r3, [r3, #0]
 8004c64:	461c      	mov	r4, r3
 8004c66:	4b0a      	ldr	r3, [pc, #40]	; (8004c90 <StartTask+0xf7c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7fb fc6c 	bl	8000548 <__aeabi_f2d>
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004c78:	e9cd 2300 	strd	r2, r3, [sp]
 8004c7c:	4622      	mov	r2, r4
 8004c7e:	4908      	ldr	r1, [pc, #32]	; (8004ca0 <StartTask+0xf8c>)
 8004c80:	f00e fec6 	bl	8013a10 <siprintf>
 8004c84:	e032      	b.n	8004cec <StartTask+0xfd8>
 8004c86:	bf00      	nop
 8004c88:	20000108 	.word	0x20000108
 8004c8c:	20002f48 	.word	0x20002f48
 8004c90:	20000104 	.word	0x20000104
 8004c94:	20002f54 	.word	0x20002f54
 8004c98:	20002f4c 	.word	0x20002f4c
 8004c9c:	20002f4e 	.word	0x20002f4e
 8004ca0:	080177c0 	.word	0x080177c0
 8004ca4:	080177d4 	.word	0x080177d4
 8004ca8:	080175f0 	.word	0x080175f0
 8004cac:	20001f17 	.word	0x20001f17
 8004cb0:	080179c8 	.word	0x080179c8
 8004cb4:	20002f51 	.word	0x20002f51
 8004cb8:	2000010e 	.word	0x2000010e
 8004cbc:	20000004 	.word	0x20000004
 8004cc0:	080179f8 	.word	0x080179f8
 8004cc4:	20002f40 	.word	0x20002f40
    					else
    						sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8004cc8:	4b9d      	ldr	r3, [pc, #628]	; (8004f40 <StartTask+0x122c>)
 8004cca:	881b      	ldrh	r3, [r3, #0]
 8004ccc:	461c      	mov	r4, r3
 8004cce:	4b9d      	ldr	r3, [pc, #628]	; (8004f44 <StartTask+0x1230>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fb fc38 	bl	8000548 <__aeabi_f2d>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	460b      	mov	r3, r1
 8004cdc:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004ce0:	e9cd 2300 	strd	r2, r3, [sp]
 8004ce4:	4622      	mov	r2, r4
 8004ce6:	4998      	ldr	r1, [pc, #608]	; (8004f48 <StartTask+0x1234>)
 8004ce8:	f00e fe92 	bl	8013a10 <siprintf>
    					showLine(st, lin5, &lil, false);
 8004cec:	f107 020c 	add.w	r2, r7, #12
 8004cf0:	f8b7 10d6 	ldrh.w	r1, [r7, #214]	; 0xd6
 8004cf4:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	f7fd ffe3 	bl	8002cc4 <showLine>
    					//showLine(sta, lin6, &lia, true);
    					////Report(1, "ChipID:0x%x Chan:%u Freq:%.2f RSSI:%u\r\n", rdaID, Chan, Freq, RSSI);
	#endif
    				}
    				//
    				if (devError) {
 8004cfe:	4b93      	ldr	r3, [pc, #588]	; (8004f4c <StartTask+0x1238>)
 8004d00:	881b      	ldrh	r3, [r3, #0]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00d      	beq.n	8004d22 <StartTask+0x100e>
    					dl = sprintf(tmp, "devError : 0x%04X", devError);
 8004d06:	4b91      	ldr	r3, [pc, #580]	; (8004f4c <StartTask+0x1238>)
 8004d08:	881b      	ldrh	r3, [r3, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	4990      	ldr	r1, [pc, #576]	; (8004f50 <StartTask+0x123c>)
 8004d0e:	4891      	ldr	r0, [pc, #580]	; (8004f54 <StartTask+0x1240>)
 8004d10:	f00e fe7e 	bl	8013a10 <siprintf>
 8004d14:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
    					lastErr = devError;
 8004d18:	4b8c      	ldr	r3, [pc, #560]	; (8004f4c <StartTask+0x1238>)
 8004d1a:	881b      	ldrh	r3, [r3, #0]
 8004d1c:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
 8004d20:	e013      	b.n	8004d4a <StartTask+0x1036>
    				} else {
    					if (lastErr) {
 8004d22:	f8b7 3106 	ldrh.w	r3, [r7, #262]	; 0x106
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00c      	beq.n	8004d44 <StartTask+0x1030>
    						dl = sprintf(tmp, "Ver.%s", ver);
 8004d2a:	4b8b      	ldr	r3, [pc, #556]	; (8004f58 <StartTask+0x1244>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	498a      	ldr	r1, [pc, #552]	; (8004f5c <StartTask+0x1248>)
 8004d32:	4888      	ldr	r0, [pc, #544]	; (8004f54 <StartTask+0x1240>)
 8004d34:	f00e fe6c 	bl	8013a10 <siprintf>
 8004d38:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
    						lastErr = devOK;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
 8004d42:	e002      	b.n	8004d4a <StartTask+0x1036>
    					} else dl = 0;
 8004d44:	2300      	movs	r3, #0
 8004d46:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    				}
	#ifdef SET_DISPLAY
    				if (dl) {
 8004d4a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d036      	beq.n	8004dc0 <StartTask+0x10ac>
    					ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - lfnt->FontHeight, SCREEN_WIDTH - 1, lfnt->FontHeight, PIX_OFF);
 8004d52:	4b83      	ldr	r3, [pc, #524]	; (8004f60 <StartTask+0x124c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	785b      	ldrb	r3, [r3, #1]
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	b219      	sxth	r1, r3
 8004d62:	4b7f      	ldr	r3, [pc, #508]	; (8004f60 <StartTask+0x124c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	785b      	ldrb	r3, [r3, #1]
 8004d68:	b21b      	sxth	r3, r3
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	9200      	str	r2, [sp, #0]
 8004d6e:	227f      	movs	r2, #127	; 0x7f
 8004d70:	2000      	movs	r0, #0
 8004d72:	f7fd f858 	bl	8001e26 <ST7565_DrawFilledRectangle>
    					x = ((SCREEN_WIDTH - (lfnt->FontWidth * dl)) >> 1) & 0x7f;
 8004d76:	4b7a      	ldr	r3, [pc, #488]	; (8004f60 <StartTask+0x124c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004d8a:	105b      	asrs	r3, r3, #1
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d92:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
    					ST7565_Print(x, SCREEN_HEIGHT - lfnt->FontHeight, tmp, lfnt, 1, PIX_ON);
 8004d96:	f9b7 00d2 	ldrsh.w	r0, [r7, #210]	; 0xd2
 8004d9a:	4b71      	ldr	r3, [pc, #452]	; (8004f60 <StartTask+0x124c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	785b      	ldrb	r3, [r3, #1]
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	b219      	sxth	r1, r3
 8004daa:	4b6d      	ldr	r3, [pc, #436]	; (8004f60 <StartTask+0x124c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2201      	movs	r2, #1
 8004db0:	9201      	str	r2, [sp, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	9200      	str	r2, [sp, #0]
 8004db6:	4a67      	ldr	r2, [pc, #412]	; (8004f54 <StartTask+0x1240>)
 8004db8:	f7fc fddc 	bl	8001974 <ST7565_Print>
    					ST7565_Update();
 8004dbc:	f7fc fc2a 	bl	8001614 <ST7565_Update>
    				}
    				//
    				ST7565_Update();
 8004dc0:	f7fc fc28 	bl	8001614 <ST7565_Update>
	#endif
    			}
    			break;
 8004dc4:	e1bc      	b.n	8005140 <StartTask+0x142c>
    			case evt_Evt:
    				Report(1, "evtQueue counter : %u\r\n", getQueCount(evtQueHandle));
 8004dc6:	4b67      	ldr	r3, [pc, #412]	; (8004f64 <StartTask+0x1250>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fd fe44 	bl	8002a58 <getQueCount>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	4964      	ldr	r1, [pc, #400]	; (8004f68 <StartTask+0x1254>)
 8004dd6:	2001      	movs	r0, #1
 8004dd8:	f7fe f956 	bl	8003088 <Report>
    			break;
 8004ddc:	e1b0      	b.n	8005140 <StartTask+0x142c>
    			case evt_Ack:
    				Report(1, "ackQueue counter : %u\r\n", getQueCount(ackQueHandle));
 8004dde:	4b63      	ldr	r3, [pc, #396]	; (8004f6c <StartTask+0x1258>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7fd fe38 	bl	8002a58 <getQueCount>
 8004de8:	4603      	mov	r3, r0
 8004dea:	461a      	mov	r2, r3
 8004dec:	4960      	ldr	r1, [pc, #384]	; (8004f70 <StartTask+0x125c>)
 8004dee:	2001      	movs	r0, #1
 8004df0:	f7fe f94a 	bl	8003088 <Report>
    			break;
 8004df4:	e1a4      	b.n	8005140 <StartTask+0x142c>
    			case evt_Cmd:
    				Report(1, "cmdQueue counter : %u\r\n", getQueCount(cmdQueHandle));
 8004df6:	4b5f      	ldr	r3, [pc, #380]	; (8004f74 <StartTask+0x1260>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fd fe2c 	bl	8002a58 <getQueCount>
 8004e00:	4603      	mov	r3, r0
 8004e02:	461a      	mov	r2, r3
 8004e04:	495c      	ldr	r1, [pc, #368]	; (8004f78 <StartTask+0x1264>)
 8004e06:	2001      	movs	r0, #1
 8004e08:	f7fe f93e 	bl	8003088 <Report>
    			break;
 8004e0c:	e198      	b.n	8005140 <StartTask+0x142c>
    			case evt_Clr:
    				devError = devOK;
 8004e0e:	4b4f      	ldr	r3, [pc, #316]	; (8004f4c <StartTask+0x1238>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	801a      	strh	r2, [r3, #0]
    				Report(1, "[que:%u] Clear all Errors...\r\n", cntEvt);
 8004e14:	4b59      	ldr	r3, [pc, #356]	; (8004f7c <StartTask+0x1268>)
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	4958      	ldr	r1, [pc, #352]	; (8004f80 <StartTask+0x126c>)
 8004e1e:	2001      	movs	r0, #1
 8004e20:	f7fe f932 	bl	8003088 <Report>
    			break;
 8004e24:	e18c      	b.n	8005140 <StartTask+0x142c>
    			case evt_Help:
    				stx[0] = '\0';
 8004e26:	4b57      	ldr	r3, [pc, #348]	; (8004f84 <StartTask+0x1270>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	701a      	strb	r2, [r3, #0]
    				for (int8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t%s\r\n", s_cmds[i]);
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	f887 30f9 	strb.w	r3, [r7, #249]	; 0xf9
 8004e32:	e015      	b.n	8004e60 <StartTask+0x114c>
 8004e34:	4853      	ldr	r0, [pc, #332]	; (8004f84 <StartTask+0x1270>)
 8004e36:	f7fb f9cb 	bl	80001d0 <strlen>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	4a51      	ldr	r2, [pc, #324]	; (8004f84 <StartTask+0x1270>)
 8004e3e:	1898      	adds	r0, r3, r2
 8004e40:	f997 30f9 	ldrsb.w	r3, [r7, #249]	; 0xf9
 8004e44:	4a50      	ldr	r2, [pc, #320]	; (8004f88 <StartTask+0x1274>)
 8004e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	494f      	ldr	r1, [pc, #316]	; (8004f8c <StartTask+0x1278>)
 8004e4e:	f00e fddf 	bl	8013a10 <siprintf>
 8004e52:	f997 30f9 	ldrsb.w	r3, [r7, #249]	; 0xf9
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	3301      	adds	r3, #1
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	f887 30f9 	strb.w	r3, [r7, #249]	; 0xf9
 8004e60:	f997 30f9 	ldrsb.w	r3, [r7, #249]	; 0xf9
 8004e64:	2b19      	cmp	r3, #25
 8004e66:	dde5      	ble.n	8004e34 <StartTask+0x1120>
    				Report(0, "%s", stx);
 8004e68:	4a46      	ldr	r2, [pc, #280]	; (8004f84 <StartTask+0x1270>)
 8004e6a:	4949      	ldr	r1, [pc, #292]	; (8004f90 <StartTask+0x127c>)
 8004e6c:	2000      	movs	r0, #0
 8004e6e:	f7fe f90b 	bl	8003088 <Report>
    			break;
 8004e72:	e165      	b.n	8005140 <StartTask+0x142c>
    			case evt_Restart:
    				restart = 1;
 8004e74:	4b47      	ldr	r3, [pc, #284]	; (8004f94 <StartTask+0x1280>)
 8004e76:	2201      	movs	r2, #1
 8004e78:	701a      	strb	r2, [r3, #0]
    				Report(1, "[que:%u] Restart system...\r\n", cntEvt);
 8004e7a:	4b40      	ldr	r3, [pc, #256]	; (8004f7c <StartTask+0x1268>)
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	461a      	mov	r2, r3
 8004e82:	4945      	ldr	r1, [pc, #276]	; (8004f98 <StartTask+0x1284>)
 8004e84:	2001      	movs	r0, #1
 8004e86:	f7fe f8ff 	bl	8003088 <Report>
    			break;
 8004e8a:	e159      	b.n	8005140 <StartTask+0x142c>
    			case evt_Epoch:
    				set_Date(epoch);
 8004e8c:	4b43      	ldr	r3, [pc, #268]	; (8004f9c <StartTask+0x1288>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fd ffff 	bl	8002e94 <set_Date>
    				Report(1, "[que:%u] Set Unix TimeStamp to %lu\r\n", cntEvt, epoch);
 8004e96:	4b39      	ldr	r3, [pc, #228]	; (8004f7c <StartTask+0x1268>)
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	4b3f      	ldr	r3, [pc, #252]	; (8004f9c <StartTask+0x1288>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	493f      	ldr	r1, [pc, #252]	; (8004fa0 <StartTask+0x128c>)
 8004ea4:	2001      	movs	r0, #1
 8004ea6:	f7fe f8ef 	bl	8003088 <Report>
    			break;
 8004eaa:	e149      	b.n	8005140 <StartTask+0x142c>
    			case evt_Err:
    				Report(1, "[que:%u] Error input from uart\r\n", cntEvt);
 8004eac:	4b33      	ldr	r3, [pc, #204]	; (8004f7c <StartTask+0x1268>)
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	493b      	ldr	r1, [pc, #236]	; (8004fa4 <StartTask+0x1290>)
 8004eb6:	2001      	movs	r0, #1
 8004eb8:	f7fe f8e6 	bl	8003088 <Report>
    			break;
 8004ebc:	e140      	b.n	8005140 <StartTask+0x142c>
	#ifdef SET_W25FLASH
    			case evt_sRead:
    			case evt_sNext:
    			{
    				uint32_t w25_adr = (adr_sector * W25qxx_getSectorSize()) + offset_sector;
 8004ebe:	f001 ff65 	bl	8006d8c <W25qxx_getSectorSize>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	4a38      	ldr	r2, [pc, #224]	; (8004fa8 <StartTask+0x1294>)
 8004ec6:	6812      	ldr	r2, [r2, #0]
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	4a37      	ldr	r2, [pc, #220]	; (8004fac <StartTask+0x1298>)
 8004ece:	6812      	ldr	r2, [r2, #0]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    				uint32_t dlin = list_sector;
 8004ed6:	4b36      	ldr	r3, [pc, #216]	; (8004fb0 <StartTask+0x129c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    				int step = 32;
 8004ede:	2320      	movs	r3, #32
 8004ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    				uint32_t ind = 0;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    				W25qxx_ReadSector(fs_work, adr_sector, offset_sector, dlin);
 8004eea:	4b2f      	ldr	r3, [pc, #188]	; (8004fa8 <StartTask+0x1294>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4b2e      	ldr	r3, [pc, #184]	; (8004fac <StartTask+0x1298>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004efa:	482e      	ldr	r0, [pc, #184]	; (8004fb4 <StartTask+0x12a0>)
 8004efc:	f002 fa58 	bl	80073b0 <W25qxx_ReadSector>
    				Report(0, "Read sector:%d offset:%d len:%u\r\n", adr_sector, offset_sector, dlin);
 8004f00:	4b29      	ldr	r3, [pc, #164]	; (8004fa8 <StartTask+0x1294>)
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	4b29      	ldr	r3, [pc, #164]	; (8004fac <StartTask+0x1298>)
 8004f06:	6819      	ldr	r1, [r3, #0]
 8004f08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4929      	ldr	r1, [pc, #164]	; (8004fb8 <StartTask+0x12a4>)
 8004f12:	2000      	movs	r0, #0
 8004f14:	f7fe f8b8 	bl	8003088 <Report>
    				while (ind < dlin) {
 8004f18:	e09d      	b.n	8005056 <StartTask+0x1342>
    					strf[0] = '\0';
 8004f1a:	4b28      	ldr	r3, [pc, #160]	; (8004fbc <StartTask+0x12a8>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	701a      	strb	r2, [r3, #0]
    					while (1) {
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8004f20:	4826      	ldr	r0, [pc, #152]	; (8004fbc <StartTask+0x12a8>)
 8004f22:	f7fb f955 	bl	80001d0 <strlen>
 8004f26:	4603      	mov	r3, r0
 8004f28:	4a24      	ldr	r2, [pc, #144]	; (8004fbc <StartTask+0x12a8>)
 8004f2a:	4413      	add	r3, r2
 8004f2c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8004f30:	4923      	ldr	r1, [pc, #140]	; (8004fc0 <StartTask+0x12ac>)
 8004f32:	4618      	mov	r0, r3
 8004f34:	f00e fd6c 	bl	8013a10 <siprintf>
    						for (int i = 0; i < step; i++) sprintf(strf+strlen(strf), " %02X", fs_work[i + ind]);
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8004f3e:	e057      	b.n	8004ff0 <StartTask+0x12dc>
 8004f40:	20002f4e 	.word	0x20002f4e
 8004f44:	20000104 	.word	0x20000104
 8004f48:	080177d4 	.word	0x080177d4
 8004f4c:	20001b00 	.word	0x20001b00
 8004f50:	08017a04 	.word	0x08017a04
 8004f54:	20001280 	.word	0x20001280
 8004f58:	20000004 	.word	0x20000004
 8004f5c:	08017788 	.word	0x08017788
 8004f60:	20002f40 	.word	0x20002f40
 8004f64:	20000e6c 	.word	0x20000e6c
 8004f68:	08017a18 	.word	0x08017a18
 8004f6c:	20000e74 	.word	0x20000e74
 8004f70:	08017a30 	.word	0x08017a30
 8004f74:	20000e70 	.word	0x20000e70
 8004f78:	08017a48 	.word	0x08017a48
 8004f7c:	20001f17 	.word	0x20001f17
 8004f80:	08017a60 	.word	0x08017a60
 8004f84:	20000e80 	.word	0x20000e80
 8004f88:	20000020 	.word	0x20000020
 8004f8c:	08017a80 	.word	0x08017a80
 8004f90:	080175f0 	.word	0x080175f0
 8004f94:	20001f14 	.word	0x20001f14
 8004f98:	08017a88 	.word	0x08017a88
 8004f9c:	2000001c 	.word	0x2000001c
 8004fa0:	08017aa8 	.word	0x08017aa8
 8004fa4:	08017ad0 	.word	0x08017ad0
 8004fa8:	20001f18 	.word	0x20001f18
 8004fac:	20001f1c 	.word	0x20001f1c
 8004fb0:	20001f20 	.word	0x20001f20
 8004fb4:	20001f2c 	.word	0x20001f2c
 8004fb8:	08017af4 	.word	0x08017af4
 8004fbc:	20001700 	.word	0x20001700
 8004fc0:	08017b18 	.word	0x08017b18
 8004fc4:	48b5      	ldr	r0, [pc, #724]	; (800529c <StartTask+0x1588>)
 8004fc6:	f7fb f903 	bl	80001d0 <strlen>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	4ab3      	ldr	r2, [pc, #716]	; (800529c <StartTask+0x1588>)
 8004fce:	1898      	adds	r0, r3, r2
 8004fd0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8004fd4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004fd8:	4413      	add	r3, r2
 8004fda:	4ab1      	ldr	r2, [pc, #708]	; (80052a0 <StartTask+0x158c>)
 8004fdc:	5cd3      	ldrb	r3, [r2, r3]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	49b0      	ldr	r1, [pc, #704]	; (80052a4 <StartTask+0x1590>)
 8004fe2:	f00e fd15 	bl	8013a10 <siprintf>
 8004fe6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004fea:	3301      	adds	r3, #1
 8004fec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8004ff0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8004ff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	dbe3      	blt.n	8004fc4 <StartTask+0x12b0>
    						strcat(strf, "\r\n");
 8004ffc:	48a7      	ldr	r0, [pc, #668]	; (800529c <StartTask+0x1588>)
 8004ffe:	f7fb f8e7 	bl	80001d0 <strlen>
 8005002:	4603      	mov	r3, r0
 8005004:	461a      	mov	r2, r3
 8005006:	4ba5      	ldr	r3, [pc, #660]	; (800529c <StartTask+0x1588>)
 8005008:	4413      	add	r3, r2
 800500a:	4aa7      	ldr	r2, [pc, #668]	; (80052a8 <StartTask+0x1594>)
 800500c:	8811      	ldrh	r1, [r2, #0]
 800500e:	7892      	ldrb	r2, [r2, #2]
 8005010:	8019      	strh	r1, [r3, #0]
 8005012:	709a      	strb	r2, [r3, #2]
    						w25_adr += step;
 8005014:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005018:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800501c:	4413      	add	r3, r2
 800501e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    						ind += step;
 8005022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005026:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800502a:	4413      	add	r3, r2
 800502c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    						if (!(ind % W25qxx_getPageSize())) break;
 8005030:	f001 feb8 	bl	8006da4 <W25qxx_getPageSize>
 8005034:	4602      	mov	r2, r0
 8005036:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800503a:	fbb3 f1f2 	udiv	r1, r3, r2
 800503e:	fb01 f202 	mul.w	r2, r1, r2
 8005042:	1a9b      	subs	r3, r3, r2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d000      	beq.n	800504a <StartTask+0x1336>
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8005048:	e76a      	b.n	8004f20 <StartTask+0x120c>
    						if (!(ind % W25qxx_getPageSize())) break;
 800504a:	bf00      	nop
    					}
    					Report(0, "%s", strf);
 800504c:	4a93      	ldr	r2, [pc, #588]	; (800529c <StartTask+0x1588>)
 800504e:	4997      	ldr	r1, [pc, #604]	; (80052ac <StartTask+0x1598>)
 8005050:	2000      	movs	r0, #0
 8005052:	f7fe f819 	bl	8003088 <Report>
    				while (ind < dlin) {
 8005056:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800505a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800505e:	429a      	cmp	r2, r3
 8005060:	f4ff af5b 	bcc.w	8004f1a <StartTask+0x1206>
    				}
    			}
    			break;
 8005064:	e06c      	b.n	8005140 <StartTask+0x142c>
    			case evt_sWrite:
    			{
    				uint32_t ss = W25qxx_getSectorSize();
 8005066:	f001 fe91 	bl	8006d8c <W25qxx_getSectorSize>
 800506a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
    				if (!W25qxx_IsEmptySector(adr_sector, 0, ss)) W25qxx_EraseSector(adr_sector);
 800506e:	4b90      	ldr	r3, [pc, #576]	; (80052b0 <StartTask+0x159c>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8005076:	2100      	movs	r1, #0
 8005078:	4618      	mov	r0, r3
 800507a:	f001 fefd 	bl	8006e78 <W25qxx_IsEmptySector>
 800507e:	4603      	mov	r3, r0
 8005080:	f083 0301 	eor.w	r3, r3, #1
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d004      	beq.n	8005094 <StartTask+0x1380>
 800508a:	4b89      	ldr	r3, [pc, #548]	; (80052b0 <StartTask+0x159c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4618      	mov	r0, r3
 8005090:	f001 fe96 	bl	8006dc0 <W25qxx_EraseSector>
    				memset(fs_work, byte_write, ss);
 8005094:	4b87      	ldr	r3, [pc, #540]	; (80052b4 <StartTask+0x15a0>)
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800509c:	4619      	mov	r1, r3
 800509e:	4880      	ldr	r0, [pc, #512]	; (80052a0 <StartTask+0x158c>)
 80050a0:	f00d ff35 	bl	8012f0e <memset>
    				if (len_write != -1) ss = len_write;
 80050a4:	4b84      	ldr	r3, [pc, #528]	; (80052b8 <StartTask+0x15a4>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050ac:	d003      	beq.n	80050b6 <StartTask+0x13a2>
 80050ae:	4b82      	ldr	r3, [pc, #520]	; (80052b8 <StartTask+0x15a4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    				W25qxx_WriteSector(fs_work, adr_sector, offset_sector, ss);
 80050b6:	4b7e      	ldr	r3, [pc, #504]	; (80052b0 <StartTask+0x159c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4619      	mov	r1, r3
 80050bc:	4b7f      	ldr	r3, [pc, #508]	; (80052bc <StartTask+0x15a8>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	461a      	mov	r2, r3
 80050c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80050c6:	4876      	ldr	r0, [pc, #472]	; (80052a0 <StartTask+0x158c>)
 80050c8:	f002 f84a 	bl	8007160 <W25qxx_WriteSector>
    				Report(0, "Fill sector:%d byte:%02X len:%d done\r\n", adr_sector, byte_write, ss);
 80050cc:	4b78      	ldr	r3, [pc, #480]	; (80052b0 <StartTask+0x159c>)
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	4b78      	ldr	r3, [pc, #480]	; (80052b4 <StartTask+0x15a0>)
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	4619      	mov	r1, r3
 80050d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	460b      	mov	r3, r1
 80050de:	4978      	ldr	r1, [pc, #480]	; (80052c0 <StartTask+0x15ac>)
 80050e0:	2000      	movs	r0, #0
 80050e2:	f7fd ffd1 	bl	8003088 <Report>
    			}
    			break;
 80050e6:	e02b      	b.n	8005140 <StartTask+0x142c>
    			case evt_sErase:
    				if (adr_sector == -1) {
 80050e8:	4b71      	ldr	r3, [pc, #452]	; (80052b0 <StartTask+0x159c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050f0:	d10c      	bne.n	800510c <StartTask+0x13f8>
    					Report(1, "Erase flash");
 80050f2:	4974      	ldr	r1, [pc, #464]	; (80052c4 <StartTask+0x15b0>)
 80050f4:	2001      	movs	r0, #1
 80050f6:	f7fd ffc7 	bl	8003088 <Report>
    					flag_sector = true;
 80050fa:	4b73      	ldr	r3, [pc, #460]	; (80052c8 <StartTask+0x15b4>)
 80050fc:	2201      	movs	r2, #1
 80050fe:	701a      	strb	r2, [r3, #0]
    					btime = HAL_GetTick();
 8005100:	f002 fa18 	bl	8007534 <HAL_GetTick>
 8005104:	4603      	mov	r3, r0
 8005106:	4a71      	ldr	r2, [pc, #452]	; (80052cc <StartTask+0x15b8>)
 8005108:	6013      	str	r3, [r2, #0]
    				} else {
    					W25qxx_EraseSector(adr_sector);
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
    				}
    			break;
 800510a:	e019      	b.n	8005140 <StartTask+0x142c>
    					W25qxx_EraseSector(adr_sector);
 800510c:	4b68      	ldr	r3, [pc, #416]	; (80052b0 <StartTask+0x159c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4618      	mov	r0, r3
 8005112:	f001 fe55 	bl	8006dc0 <W25qxx_EraseSector>
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
 8005116:	4b66      	ldr	r3, [pc, #408]	; (80052b0 <StartTask+0x159c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	496c      	ldr	r1, [pc, #432]	; (80052d0 <StartTask+0x15bc>)
 800511e:	2001      	movs	r0, #1
 8005120:	f7fd ffb2 	bl	8003088 <Report>
    			break;
 8005124:	e00c      	b.n	8005140 <StartTask+0x142c>
    			break;
 8005126:	bf00      	nop
 8005128:	e00a      	b.n	8005140 <StartTask+0x142c>
    			break;
 800512a:	bf00      	nop
 800512c:	e008      	b.n	8005140 <StartTask+0x142c>
    			break;
 800512e:	bf00      	nop
 8005130:	e006      	b.n	8005140 <StartTask+0x142c>
    			break;
 8005132:	bf00      	nop
 8005134:	e004      	b.n	8005140 <StartTask+0x142c>
    			break;
 8005136:	bf00      	nop
 8005138:	e002      	b.n	8005140 <StartTask+0x142c>
				break;
 800513a:	bf00      	nop
 800513c:	e000      	b.n	8005140 <StartTask+0x142c>
    			break;
 800513e:	bf00      	nop
	#endif
    		}
    		if ((evt >= evt_sRead) && (evt <= evt_sWrite)) {
 8005140:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005144:	2b03      	cmp	r3, #3
 8005146:	dd0b      	ble.n	8005160 <StartTask+0x144c>
 8005148:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800514c:	2b07      	cmp	r3, #7
 800514e:	dc07      	bgt.n	8005160 <StartTask+0x144c>
    			last_cmd_sector =  evt;//cmd_sector;
 8005150:	4a60      	ldr	r2, [pc, #384]	; (80052d4 <StartTask+0x15c0>)
 8005152:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005156:	6013      	str	r3, [r2, #0]
    			cmd_sector = sNone;
 8005158:	4b5f      	ldr	r3, [pc, #380]	; (80052d8 <StartTask+0x15c4>)
 800515a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800515e:	601a      	str	r2, [r3, #0]
    		}
    	}//evtQueueGet(....)


#ifdef SET_W25FLASH
    	if (flag_sector) {
 8005160:	4b59      	ldr	r3, [pc, #356]	; (80052c8 <StartTask+0x15b4>)
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d031      	beq.n	80051cc <StartTask+0x14b8>
    		adr_sector++;
 8005168:	4b51      	ldr	r3, [pc, #324]	; (80052b0 <StartTask+0x159c>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3301      	adds	r3, #1
 800516e:	4a50      	ldr	r2, [pc, #320]	; (80052b0 <StartTask+0x159c>)
 8005170:	6013      	str	r3, [r2, #0]
    		if (adr_sector >= W25qxx_getSectorCount()) {
 8005172:	f001 fdff 	bl	8006d74 <W25qxx_getSectorCount>
 8005176:	4603      	mov	r3, r0
 8005178:	4a4d      	ldr	r2, [pc, #308]	; (80052b0 <StartTask+0x159c>)
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	4293      	cmp	r3, r2
 800517e:	d816      	bhi.n	80051ae <StartTask+0x149a>
    			flag_sector = false;
 8005180:	4b51      	ldr	r3, [pc, #324]	; (80052c8 <StartTask+0x15b4>)
 8005182:	2200      	movs	r2, #0
 8005184:	701a      	strb	r2, [r3, #0]
    			etime = HAL_GetTick();
 8005186:	f002 f9d5 	bl	8007534 <HAL_GetTick>
 800518a:	4603      	mov	r3, r0
 800518c:	4a53      	ldr	r2, [pc, #332]	; (80052dc <StartTask+0x15c8>)
 800518e:	6013      	str	r3, [r2, #0]
    			Report(0, " done (%lu sec)\r\n", (etime - btime) / 1000);
 8005190:	4b52      	ldr	r3, [pc, #328]	; (80052dc <StartTask+0x15c8>)
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	4b4d      	ldr	r3, [pc, #308]	; (80052cc <StartTask+0x15b8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	4a51      	ldr	r2, [pc, #324]	; (80052e0 <StartTask+0x15cc>)
 800519c:	fba2 2303 	umull	r2, r3, r2, r3
 80051a0:	099b      	lsrs	r3, r3, #6
 80051a2:	461a      	mov	r2, r3
 80051a4:	494f      	ldr	r1, [pc, #316]	; (80052e4 <StartTask+0x15d0>)
 80051a6:	2000      	movs	r0, #0
 80051a8:	f7fd ff6e 	bl	8003088 <Report>
 80051ac:	e00e      	b.n	80051cc <StartTask+0x14b8>
    		} else {
    			W25qxx_EraseSector(adr_sector);
 80051ae:	4b40      	ldr	r3, [pc, #256]	; (80052b0 <StartTask+0x159c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f001 fe04 	bl	8006dc0 <W25qxx_EraseSector>
    			if (!(adr_sector % 8)) Report(0, ".");
 80051b8:	4b3d      	ldr	r3, [pc, #244]	; (80052b0 <StartTask+0x159c>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d103      	bne.n	80051cc <StartTask+0x14b8>
 80051c4:	4948      	ldr	r1, [pc, #288]	; (80052e8 <StartTask+0x15d4>)
 80051c6:	2000      	movs	r0, #0
 80051c8:	f7fd ff5e 	bl	8003088 <Report>
    	}
#endif
    	//
    	//
    	//
    	if (devError) {
 80051cc:	4b47      	ldr	r3, [pc, #284]	; (80052ec <StartTask+0x15d8>)
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d04f      	beq.n	8005274 <StartTask+0x1560>
    		errLedOn(true);
 80051d4:	2001      	movs	r0, #1
 80051d6:	f7fd fde3 	bl	8002da0 <errLedOn>
    		HAL_Delay(50);
 80051da:	2032      	movs	r0, #50	; 0x32
 80051dc:	f002 f9b6 	bl	800754c <HAL_Delay>
    		errLedOn(false);
 80051e0:	2000      	movs	r0, #0
 80051e2:	f7fd fddd 	bl	8002da0 <errLedOn>
    		if (last_devError != devError) {
 80051e6:	4b42      	ldr	r3, [pc, #264]	; (80052f0 <StartTask+0x15dc>)
 80051e8:	881a      	ldrh	r2, [r3, #0]
 80051ea:	4b40      	ldr	r3, [pc, #256]	; (80052ec <StartTask+0x15d8>)
 80051ec:	881b      	ldrh	r3, [r3, #0]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d04a      	beq.n	8005288 <StartTask+0x1574>
    			last_devError = devError;
 80051f2:	4b3e      	ldr	r3, [pc, #248]	; (80052ec <StartTask+0x15d8>)
 80051f4:	881a      	ldrh	r2, [r3, #0]
 80051f6:	4b3e      	ldr	r3, [pc, #248]	; (80052f0 <StartTask+0x15dc>)
 80051f8:	801a      	strh	r2, [r3, #0]
    			tmp[0] = '\0';
 80051fa:	4b3e      	ldr	r3, [pc, #248]	; (80052f4 <StartTask+0x15e0>)
 80051fc:	2200      	movs	r2, #0
 80051fe:	701a      	strb	r2, [r3, #0]
    			uint16_t er = 0;
 8005200:	2300      	movs	r3, #0
 8005202:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
    			for (int8_t i = 0; i < MAX_ERR_CODE; i++) {
 8005206:	2300      	movs	r3, #0
 8005208:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 800520c:	e025      	b.n	800525a <StartTask+0x1546>
    				er = devError & all_devErr[i];
 800520e:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8005212:	4a39      	ldr	r2, [pc, #228]	; (80052f8 <StartTask+0x15e4>)
 8005214:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005218:	4b34      	ldr	r3, [pc, #208]	; (80052ec <StartTask+0x15d8>)
 800521a:	881b      	ldrh	r3, [r3, #0]
 800521c:	4013      	ands	r3, r2
 800521e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
    				if (er) sprintf(tmp+strlen(tmp), " '%s'", errName(er));
 8005222:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005226:	2b00      	cmp	r3, #0
 8005228:	d010      	beq.n	800524c <StartTask+0x1538>
 800522a:	4832      	ldr	r0, [pc, #200]	; (80052f4 <StartTask+0x15e0>)
 800522c:	f7fa ffd0 	bl	80001d0 <strlen>
 8005230:	4603      	mov	r3, r0
 8005232:	4a30      	ldr	r2, [pc, #192]	; (80052f4 <StartTask+0x15e0>)
 8005234:	189c      	adds	r4, r3, r2
 8005236:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800523a:	4618      	mov	r0, r3
 800523c:	f7fc feae 	bl	8001f9c <errName>
 8005240:	4603      	mov	r3, r0
 8005242:	461a      	mov	r2, r3
 8005244:	492d      	ldr	r1, [pc, #180]	; (80052fc <StartTask+0x15e8>)
 8005246:	4620      	mov	r0, r4
 8005248:	f00e fbe2 	bl	8013a10 <siprintf>
    			for (int8_t i = 0; i < MAX_ERR_CODE; i++) {
 800524c:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8005250:	b2db      	uxtb	r3, r3
 8005252:	3301      	adds	r3, #1
 8005254:	b2db      	uxtb	r3, r3
 8005256:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 800525a:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 800525e:	2b09      	cmp	r3, #9
 8005260:	ddd5      	ble.n	800520e <StartTask+0x14fa>
    			}
    			Report(1, "Error 0x%04X %s\r\n", devError, tmp);
 8005262:	4b22      	ldr	r3, [pc, #136]	; (80052ec <StartTask+0x15d8>)
 8005264:	881b      	ldrh	r3, [r3, #0]
 8005266:	461a      	mov	r2, r3
 8005268:	4b22      	ldr	r3, [pc, #136]	; (80052f4 <StartTask+0x15e0>)
 800526a:	4925      	ldr	r1, [pc, #148]	; (8005300 <StartTask+0x15ec>)
 800526c:	2001      	movs	r0, #1
 800526e:	f7fd ff0b 	bl	8003088 <Report>
 8005272:	e009      	b.n	8005288 <StartTask+0x1574>
    		}
    	} else {
    		if (HAL_GPIO_ReadPin(ERR_LED_GPIO_Port, ERR_LED_Pin)) errLedOn(false);
 8005274:	2108      	movs	r1, #8
 8005276:	4823      	ldr	r0, [pc, #140]	; (8005304 <StartTask+0x15f0>)
 8005278:	f002 fe9c 	bl	8007fb4 <HAL_GPIO_ReadPin>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d002      	beq.n	8005288 <StartTask+0x1574>
 8005282:	2000      	movs	r0, #0
 8005284:	f7fd fd8c 	bl	8002da0 <errLedOn>
    while (!restart) {
 8005288:	4b1f      	ldr	r3, [pc, #124]	; (8005308 <StartTask+0x15f4>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	f43f a870 	beq.w	8004374 <StartTask+0x660>
    	//
    	//
    	//
    }//while (!restart)

    uint8_t sch = 3;
 8005294:	2303      	movs	r3, #3
 8005296:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
    while (!ird_exit && sch) {
 800529a:	e040      	b.n	800531e <StartTask+0x160a>
 800529c:	20001700 	.word	0x20001700
 80052a0:	20001f2c 	.word	0x20001f2c
 80052a4:	08017b20 	.word	0x08017b20
 80052a8:	08017b28 	.word	0x08017b28
 80052ac:	080175f0 	.word	0x080175f0
 80052b0:	20001f18 	.word	0x20001f18
 80052b4:	20000100 	.word	0x20000100
 80052b8:	20001f24 	.word	0x20001f24
 80052bc:	20001f1c 	.word	0x20001f1c
 80052c0:	08017b2c 	.word	0x08017b2c
 80052c4:	08017b54 	.word	0x08017b54
 80052c8:	20001f28 	.word	0x20001f28
 80052cc:	20002f30 	.word	0x20002f30
 80052d0:	08017b60 	.word	0x08017b60
 80052d4:	200000fc 	.word	0x200000fc
 80052d8:	200000f8 	.word	0x200000f8
 80052dc:	20002f34 	.word	0x20002f34
 80052e0:	10624dd3 	.word	0x10624dd3
 80052e4:	08017b78 	.word	0x08017b78
 80052e8:	08017b8c 	.word	0x08017b8c
 80052ec:	20001b00 	.word	0x20001b00
 80052f0:	20001b02 	.word	0x20001b02
 80052f4:	20001280 	.word	0x20001280
 80052f8:	08018828 	.word	0x08018828
 80052fc:	08017b90 	.word	0x08017b90
 8005300:	08017b98 	.word	0x08017b98
 8005304:	48000800 	.word	0x48000800
 8005308:	20001f14 	.word	0x20001f14
    	HAL_Delay(1000);
 800530c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005310:	f002 f91c 	bl	800754c <HAL_Delay>
    	sch--;
 8005314:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8005318:	3b01      	subs	r3, #1
 800531a:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
    while (!ird_exit && sch) {
 800531e:	4b0d      	ldr	r3, [pc, #52]	; (8005354 <StartTask+0x1640>)
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	f083 0301 	eor.w	r3, r3, #1
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d003      	beq.n	8005336 <StartTask+0x1622>
 800532e:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1ea      	bne.n	800530c <StartTask+0x15f8>
    }

    Report(1, "[que:%u] Stop application...\r\n", cntEvt);
 8005336:	4b08      	ldr	r3, [pc, #32]	; (8005358 <StartTask+0x1644>)
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	b2db      	uxtb	r3, r3
 800533c:	461a      	mov	r2, r3
 800533e:	4907      	ldr	r1, [pc, #28]	; (800535c <StartTask+0x1648>)
 8005340:	2001      	movs	r0, #1
 8005342:	f7fd fea1 	bl	8003088 <Report>

    HAL_Delay(350);
 8005346:	f44f 70af 	mov.w	r0, #350	; 0x15e
 800534a:	f002 f8ff 	bl	800754c <HAL_Delay>


    NVIC_SystemReset();
 800534e:	f7fc fdc3 	bl	8001ed8 <__NVIC_SystemReset>
 8005352:	bf00      	nop
 8005354:	2000012d 	.word	0x2000012d
 8005358:	20001f17 	.word	0x20001f17
 800535c:	08017bac 	.word	0x08017bac

08005360 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005360:	b5b0      	push	{r4, r5, r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a79      	ldr	r2, [pc, #484]	; (8005554 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d102      	bne.n	8005378 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8005372:	f002 f8cb 	bl	800750c <HAL_IncTick>
		}
		//
	}
#endif
  /* USER CODE END Callback 1 */
}
 8005376:	e0e8      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
	if (htim->Instance == TIM4) {
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a76      	ldr	r2, [pc, #472]	; (8005558 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d13a      	bne.n	80053f8 <HAL_TIM_PeriodElapsedCallback+0x98>
		msCounter++;//inc_msCounter();
 8005382:	4b76      	ldr	r3, [pc, #472]	; (800555c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	1c54      	adds	r4, r2, #1
 800538a:	f143 0500 	adc.w	r5, r3, #0
 800538e:	4b73      	ldr	r3, [pc, #460]	; (800555c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8005390:	e9c3 4500 	strd	r4, r5, [r3]
		if (!(msCounter % _1s)) {// 1 seconda
 8005394:	4b71      	ldr	r3, [pc, #452]	; (800555c <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8005396:	e9d3 0100 	ldrd	r0, r1, [r3]
 800539a:	f04f 0264 	mov.w	r2, #100	; 0x64
 800539e:	f04f 0300 	mov.w	r3, #0
 80053a2:	f7fb fcc1 	bl	8000d28 <__aeabi_uldivmod>
 80053a6:	4313      	orrs	r3, r2
 80053a8:	f040 80cf 	bne.w	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
			secCounter++;
 80053ac:	4b6c      	ldr	r3, [pc, #432]	; (8005560 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3301      	adds	r3, #1
 80053b2:	4a6b      	ldr	r2, [pc, #428]	; (8005560 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80053b4:	6013      	str	r3, [r2, #0]
		  	HAL_GPIO_TogglePin(TIK_LED_GPIO_Port, TIK_LED_Pin);
 80053b6:	2102      	movs	r1, #2
 80053b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053bc:	f002 fe2a 	bl	8008014 <HAL_GPIO_TogglePin>
		  	if (startSec) {
 80053c0:	4b68      	ldr	r3, [pc, #416]	; (8005564 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 80bf 	beq.w	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
		  		int ev = evt_Sec;
 80053cc:	2308      	movs	r3, #8
 80053ce:	60bb      	str	r3, [r7, #8]
		  		if (osMessageQueuePut(evtQueHandle, (const void *)&ev, 0, 0) != osOK) devError |= devEVT;
 80053d0:	4b65      	ldr	r3, [pc, #404]	; (8005568 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80053d2:	6818      	ldr	r0, [r3, #0]
 80053d4:	f107 0108 	add.w	r1, r7, #8
 80053d8:	2300      	movs	r3, #0
 80053da:	2200      	movs	r2, #0
 80053dc:	f00a f970 	bl	800f6c0 <osMessageQueuePut>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 80b1 	beq.w	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
 80053e8:	4b60      	ldr	r3, [pc, #384]	; (800556c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	f043 0310 	orr.w	r3, r3, #16
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	4b5e      	ldr	r3, [pc, #376]	; (800556c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80053f4:	801a      	strh	r2, [r3, #0]
}
 80053f6:	e0a8      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
	if (htim->Instance == TIM6) {
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a5c      	ldr	r2, [pc, #368]	; (8005570 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	f040 809a 	bne.w	8005538 <HAL_TIM_PeriodElapsedCallback+0x1d8>
		uint8_t irdata = RECIV_PIN; //   
 8005404:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005408:	485a      	ldr	r0, [pc, #360]	; (8005574 <HAL_TIM_PeriodElapsedCallback+0x214>)
 800540a:	f002 fdd3 	bl	8007fb4 <HAL_GPIO_ReadPin>
 800540e:	4603      	mov	r3, r0
 8005410:	73fb      	strb	r3, [r7, #15]
		irparams.timer++;  // One more 50uS tick
 8005412:	4b59      	ldr	r3, [pc, #356]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005414:	885b      	ldrh	r3, [r3, #2]
 8005416:	b29b      	uxth	r3, r3
 8005418:	3301      	adds	r3, #1
 800541a:	b29a      	uxth	r2, r3
 800541c:	4b56      	ldr	r3, [pc, #344]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800541e:	805a      	strh	r2, [r3, #2]
		if (irparams.rawlen >= RAWBUF) irparams.rcvstate = STATE_OVERFLOW;  // Buffer overflow
 8005420:	4b55      	ldr	r3, [pc, #340]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005422:	785b      	ldrb	r3, [r3, #1]
		switch (irparams.rcvstate) {
 8005424:	4b54      	ldr	r3, [pc, #336]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	b2db      	uxtb	r3, r3
 800542a:	3b02      	subs	r3, #2
 800542c:	2b04      	cmp	r3, #4
 800542e:	f200 808c 	bhi.w	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8005432:	a201      	add	r2, pc, #4	; (adr r2, 8005438 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8005434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005438:	0800544d 	.word	0x0800544d
 800543c:	080054a1 	.word	0x080054a1
 8005440:	080054d5 	.word	0x080054d5
 8005444:	0800551b 	.word	0x0800551b
 8005448:	08005529 	.word	0x08005529
				if (irdata == MARK) {
 800544c:	7bfb      	ldrb	r3, [r7, #15]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d174      	bne.n	800553c <HAL_TIM_PeriodElapsedCallback+0x1dc>
					if (irparams.timer < GAP_TICKS) { // Not big enough to be a gap.
 8005452:	4b49      	ldr	r3, [pc, #292]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005454:	885b      	ldrh	r3, [r3, #2]
 8005456:	b29b      	uxth	r3, r3
 8005458:	2b63      	cmp	r3, #99	; 0x63
 800545a:	d803      	bhi.n	8005464 <HAL_TIM_PeriodElapsedCallback+0x104>
						irparams.timer = 0;
 800545c:	4b46      	ldr	r3, [pc, #280]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800545e:	2200      	movs	r2, #0
 8005460:	805a      	strh	r2, [r3, #2]
			break;
 8005462:	e06b      	b.n	800553c <HAL_TIM_PeriodElapsedCallback+0x1dc>
						irparams.overflow = 0;
 8005464:	4b44      	ldr	r3, [pc, #272]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						irparams.rawlen  = 0;
 800546c:	4b42      	ldr	r3, [pc, #264]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800546e:	2200      	movs	r2, #0
 8005470:	705a      	strb	r2, [r3, #1]
						irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 8005472:	4b41      	ldr	r3, [pc, #260]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005474:	785b      	ldrb	r3, [r3, #1]
 8005476:	b2db      	uxtb	r3, r3
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	b2d1      	uxtb	r1, r2
 800547c:	4a3e      	ldr	r2, [pc, #248]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800547e:	7051      	strb	r1, [r2, #1]
 8005480:	4618      	mov	r0, r3
 8005482:	4b3d      	ldr	r3, [pc, #244]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005484:	885b      	ldrh	r3, [r3, #2]
 8005486:	b299      	uxth	r1, r3
 8005488:	4a3b      	ldr	r2, [pc, #236]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800548a:	0043      	lsls	r3, r0, #1
 800548c:	4413      	add	r3, r2
 800548e:	460a      	mov	r2, r1
 8005490:	809a      	strh	r2, [r3, #4]
						irparams.timer = 0;
 8005492:	4b39      	ldr	r3, [pc, #228]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005494:	2200      	movs	r2, #0
 8005496:	805a      	strh	r2, [r3, #2]
						irparams.rcvstate = STATE_MARK;
 8005498:	4b37      	ldr	r3, [pc, #220]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800549a:	2203      	movs	r2, #3
 800549c:	701a      	strb	r2, [r3, #0]
			break;
 800549e:	e04d      	b.n	800553c <HAL_TIM_PeriodElapsedCallback+0x1dc>
				if (irdata == SPACE) {// Mark ended; Record time
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d14c      	bne.n	8005540 <HAL_TIM_PeriodElapsedCallback+0x1e0>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 80054a6:	4b34      	ldr	r3, [pc, #208]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054a8:	785b      	ldrb	r3, [r3, #1]
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	b2d1      	uxtb	r1, r2
 80054b0:	4a31      	ldr	r2, [pc, #196]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054b2:	7051      	strb	r1, [r2, #1]
 80054b4:	4618      	mov	r0, r3
 80054b6:	4b30      	ldr	r3, [pc, #192]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054b8:	885b      	ldrh	r3, [r3, #2]
 80054ba:	b299      	uxth	r1, r3
 80054bc:	4a2e      	ldr	r2, [pc, #184]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054be:	0043      	lsls	r3, r0, #1
 80054c0:	4413      	add	r3, r2
 80054c2:	460a      	mov	r2, r1
 80054c4:	809a      	strh	r2, [r3, #4]
					irparams.timer = 0;
 80054c6:	4b2c      	ldr	r3, [pc, #176]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_SPACE;
 80054cc:	4b2a      	ldr	r3, [pc, #168]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054ce:	2204      	movs	r2, #4
 80054d0:	701a      	strb	r2, [r3, #0]
			break;
 80054d2:	e035      	b.n	8005540 <HAL_TIM_PeriodElapsedCallback+0x1e0>
				if (irdata == MARK) {// Space just ended; Record time
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d116      	bne.n	8005508 <HAL_TIM_PeriodElapsedCallback+0x1a8>
					irparams.rawbuf[irparams.rawlen++] = irparams.timer;
 80054da:	4b27      	ldr	r3, [pc, #156]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054dc:	785b      	ldrb	r3, [r3, #1]
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	1c5a      	adds	r2, r3, #1
 80054e2:	b2d1      	uxtb	r1, r2
 80054e4:	4a24      	ldr	r2, [pc, #144]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054e6:	7051      	strb	r1, [r2, #1]
 80054e8:	4618      	mov	r0, r3
 80054ea:	4b23      	ldr	r3, [pc, #140]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054ec:	885b      	ldrh	r3, [r3, #2]
 80054ee:	b299      	uxth	r1, r3
 80054f0:	4a21      	ldr	r2, [pc, #132]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054f2:	0043      	lsls	r3, r0, #1
 80054f4:	4413      	add	r3, r2
 80054f6:	460a      	mov	r2, r1
 80054f8:	809a      	strh	r2, [r3, #4]
					irparams.timer = 0;
 80054fa:	4b1f      	ldr	r3, [pc, #124]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	805a      	strh	r2, [r3, #2]
					irparams.rcvstate = STATE_MARK;
 8005500:	4b1d      	ldr	r3, [pc, #116]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005502:	2203      	movs	r2, #3
 8005504:	701a      	strb	r2, [r3, #0]
			break;
 8005506:	e01d      	b.n	8005544 <HAL_TIM_PeriodElapsedCallback+0x1e4>
				} else if (irparams.timer > GAP_TICKS) {// Space
 8005508:	4b1b      	ldr	r3, [pc, #108]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800550a:	885b      	ldrh	r3, [r3, #2]
 800550c:	b29b      	uxth	r3, r3
 800550e:	2b64      	cmp	r3, #100	; 0x64
 8005510:	d918      	bls.n	8005544 <HAL_TIM_PeriodElapsedCallback+0x1e4>
					irparams.rcvstate = STATE_STOP;
 8005512:	4b19      	ldr	r3, [pc, #100]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005514:	2205      	movs	r2, #5
 8005516:	701a      	strb	r2, [r3, #0]
			break;
 8005518:	e014      	b.n	8005544 <HAL_TIM_PeriodElapsedCallback+0x1e4>
			 	if (irdata == MARK) irparams.timer = 0;  // Reset gap timer
 800551a:	7bfb      	ldrb	r3, [r7, #15]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d113      	bne.n	8005548 <HAL_TIM_PeriodElapsedCallback+0x1e8>
 8005520:	4b15      	ldr	r3, [pc, #84]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005522:	2200      	movs	r2, #0
 8005524:	805a      	strh	r2, [r3, #2]
			break;
 8005526:	e00f      	b.n	8005548 <HAL_TIM_PeriodElapsedCallback+0x1e8>
				irparams.overflow = 1;
 8005528:	4b13      	ldr	r3, [pc, #76]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				irparams.rcvstate = STATE_STOP;
 8005530:	4b11      	ldr	r3, [pc, #68]	; (8005578 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8005532:	2205      	movs	r2, #5
 8005534:	701a      	strb	r2, [r3, #0]
			break;
 8005536:	e008      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
	}
 8005538:	bf00      	nop
 800553a:	e006      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 800553c:	bf00      	nop
 800553e:	e004      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005540:	bf00      	nop
 8005542:	e002      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005544:	bf00      	nop
 8005546:	e000      	b.n	800554a <HAL_TIM_PeriodElapsedCallback+0x1ea>
			break;
 8005548:	bf00      	nop
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bdb0      	pop	{r4, r5, r7, pc}
 8005552:	bf00      	nop
 8005554:	40012c00 	.word	0x40012c00
 8005558:	40000800 	.word	0x40000800
 800555c:	20001b08 	.word	0x20001b08
 8005560:	20001b04 	.word	0x20001b04
 8005564:	20002f3c 	.word	0x20002f3c
 8005568:	20000e6c 	.word	0x20000e6c
 800556c:	20001b00 	.word	0x20001b00
 8005570:	40001000 	.word	0x40001000
 8005574:	48000800 	.word	0x48000800
 8005578:	20000374 	.word	0x20000374

0800557c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005580:	b672      	cpsid	i
}
 8005582:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  devError |= devSYS;
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <Error_Handler+0x20>)
 8005586:	881b      	ldrh	r3, [r3, #0]
 8005588:	f043 0320 	orr.w	r3, r3, #32
 800558c:	b29a      	uxth	r2, r3
 800558e:	4b03      	ldr	r3, [pc, #12]	; (800559c <Error_Handler+0x20>)
 8005590:	801a      	strh	r2, [r3, #0]
	  errLedOn(true);
 8005592:	2001      	movs	r0, #1
 8005594:	f7fd fc04 	bl	8002da0 <errLedOn>
	  devError |= devSYS;
 8005598:	e7f4      	b.n	8005584 <Error_Handler+0x8>
 800559a:	bf00      	nop
 800559c:	20001b00 	.word	0x20001b00

080055a0 <rda5807_init>:

//==============================================================================
//  rda5807
//==============================================================================
uint8_t rda5807_init(float *freq)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b088      	sub	sp, #32
 80055a4:	af04      	add	r7, sp, #16
 80055a6:	6078      	str	r0, [r7, #4]
uint8_t buf[2] = {0, 0};
 80055a8:	2300      	movs	r3, #0
 80055aa:	813b      	strh	r3, [r7, #8]
uint8_t *id = &buf[0];
 80055ac:	f107 0308 	add.w	r3, r7, #8
 80055b0:	60fb      	str	r3, [r7, #12]

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr, 0, I2C_MEMADD_SIZE_8BIT, buf, 2, RDA5807_TO) != HAL_OK) {
 80055b2:	4b30      	ldr	r3, [pc, #192]	; (8005674 <rda5807_init+0xd4>)
 80055b4:	6818      	ldr	r0, [r3, #0]
 80055b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055ba:	9302      	str	r3, [sp, #8]
 80055bc:	2302      	movs	r3, #2
 80055be:	9301      	str	r3, [sp, #4]
 80055c0:	f107 0308 	add.w	r3, r7, #8
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	2301      	movs	r3, #1
 80055c8:	2200      	movs	r2, #0
 80055ca:	2122      	movs	r1, #34	; 0x22
 80055cc:	f002 ffec 	bl	80085a8 <HAL_I2C_Mem_Read>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d13c      	bne.n	8005650 <rda5807_init+0xb0>
    stx[0] = '\0';
    for (int i = 0; i < 64; i++) sprintf(stx+strlen(stx)," %02x", buf11[i]);
    Report(1, "[%s] %s\r\n", __func__, stx);
#endif

    rda5807_SoftReset();
 80055d6:	f000 f927 	bl	8005828 <rda5807_SoftReset>
    if (devError & devRDA) goto err_out;
 80055da:	4b27      	ldr	r3, [pc, #156]	; (8005678 <rda5807_init+0xd8>)
 80055dc:	881b      	ldrh	r3, [r3, #0]
 80055de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d136      	bne.n	8005654 <rda5807_init+0xb4>

    rda5807_SetupDefault();
 80055e6:	f000 f949 	bl	800587c <rda5807_SetupDefault>
    if (devError & devRDA) goto err_out;
 80055ea:	4b23      	ldr	r3, [pc, #140]	; (8005678 <rda5807_init+0xd8>)
 80055ec:	881b      	ldrh	r3, [r3, #0]
 80055ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d130      	bne.n	8005658 <rda5807_init+0xb8>

    uint16_t fr = (uint16_t)(*freq * 10);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	edd3 7a00 	vldr	s15, [r3]
 80055fc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005608:	ee17 3a90 	vmov	r3, s15
 800560c:	817b      	strh	r3, [r7, #10]
    rda5807_SetFreq_In100Khz(fr);
 800560e:	897b      	ldrh	r3, [r7, #10]
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fa7b 	bl	8005b0c <rda5807_SetFreq_In100Khz>
    //
    HAL_Delay(200);
 8005616:	20c8      	movs	r0, #200	; 0xc8
 8005618:	f001 ff98 	bl	800754c <HAL_Delay>
    //
    *freq = (float)rda5807_GetFreq_In100Khz();
 800561c:	f000 faf0 	bl	8005c00 <rda5807_GetFreq_In100Khz>
 8005620:	4603      	mov	r3, r0
 8005622:	ee07 3a90 	vmov	s15, r3
 8005626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	edc3 7a00 	vstr	s15, [r3]
    *freq /= 10;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	ed93 7a00 	vldr	s14, [r3]
 8005636:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800563a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	edc3 7a00 	vstr	s15, [r3]
#ifdef SET_RDA_DEBUG
    Report(1, "[%s] Freq: %.2f\r\n", __func__, *freq);//rda5807_GetFreq_In100Khz());
#endif

    HAL_Delay(100);
 8005644:	2064      	movs	r0, #100	; 0x64
 8005646:	f001 ff81 	bl	800754c <HAL_Delay>

    return *id;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	e00d      	b.n	800566c <rda5807_init+0xcc>
    	goto err_out;
 8005650:	bf00      	nop
 8005652:	e002      	b.n	800565a <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8005654:	bf00      	nop
 8005656:	e000      	b.n	800565a <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8005658:	bf00      	nop

err_out:
	devError |= devRDA;
 800565a:	4b07      	ldr	r3, [pc, #28]	; (8005678 <rda5807_init+0xd8>)
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005662:	b29a      	uxth	r2, r3
 8005664:	4b04      	ldr	r3, [pc, #16]	; (8005678 <rda5807_init+0xd8>)
 8005666:	801a      	strh	r2, [r3, #0]
    return *id;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	781b      	ldrb	r3, [r3, #0]
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	20000130 	.word	0x20000130
 8005678:	20001b00 	.word	0x20001b00

0800567c <rda5807_rssi>:
//==============================================================================
uint16_t rda5807_rssi()
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
uint16_t word = 0;
 8005682:	2300      	movs	r3, #0
 8005684:	80fb      	strh	r3, [r7, #6]

    rda5807_read(0x0B, &word, 1);
 8005686:	1dbb      	adds	r3, r7, #6
 8005688:	2201      	movs	r2, #1
 800568a:	4619      	mov	r1, r3
 800568c:	200b      	movs	r0, #11
 800568e:	f000 f85d 	bl	800574c <rda5807_read>

    return (word >> 9);
 8005692:	88fb      	ldrh	r3, [r7, #6]
 8005694:	0a5b      	lsrs	r3, r3, #9
 8005696:	b29b      	uxth	r3, r3
}
 8005698:	4618      	mov	r0, r3
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <rda5807_bytes_change>:

//==============================================================================
//        pBuff 
//==============================================================================
void rda5807_bytes_change(uint8_t *pBuff, uint8_t count)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80056ac:	e010      	b.n	80056d0 <rda5807_bytes_change+0x30>
        uint8_t Temp = *(pBuff + 1);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	785b      	ldrb	r3, [r3, #1]
 80056b2:	73fb      	strb	r3, [r7, #15]
        *(pBuff + 1) = *pBuff;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3301      	adds	r3, #1
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	7812      	ldrb	r2, [r2, #0]
 80056bc:	701a      	strb	r2, [r3, #0]
        *pBuff = Temp;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	7bfa      	ldrb	r2, [r7, #15]
 80056c2:	701a      	strb	r2, [r3, #0]
        pBuff += 2;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3302      	adds	r3, #2
 80056c8:	607b      	str	r3, [r7, #4]
        count -= 2;
 80056ca:	78fb      	ldrb	r3, [r7, #3]
 80056cc:	3b02      	subs	r3, #2
 80056ce:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d8eb      	bhi.n	80056ae <rda5807_bytes_change+0xe>
    }
}
 80056d6:	bf00      	nop
 80056d8:	bf00      	nop
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <rda5807_write_regfile>:
//==============================================================================
//    rda5807   (- RegNum)   0x02
//  I2C- RDA5807_SeqAccess_Addr
//==============================================================================
void rda5807_write_regfile(uint16_t *pBuff, uint8_t RegNum)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af02      	add	r7, sp, #8
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	460b      	mov	r3, r1
 80056ee:	70fb      	strb	r3, [r7, #3]
    err = i2cm_Start(I2Cx, RDA5807_SeqAccess_Addr, 0, RDA5807_TO);
    if (err) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80056f0:	78fb      	ldrb	r3, [r7, #3]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	4619      	mov	r1, r3
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7ff ffd1 	bl	80056a0 <rda5807_bytes_change>

//    err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
//    i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Master_Transmit(i2cRDA, (uint16_t)RDA5807_SeqAccess_Addr, (uint8_t *)pBuff, RegNum << 1, RDA5807_TO) != HAL_OK) {
 80056fe:	4b11      	ldr	r3, [pc, #68]	; (8005744 <rda5807_write_regfile+0x60>)
 8005700:	6818      	ldr	r0, [r3, #0]
 8005702:	78fb      	ldrb	r3, [r7, #3]
 8005704:	b29b      	uxth	r3, r3
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	b29b      	uxth	r3, r3
 800570a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800570e:	9200      	str	r2, [sp, #0]
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	2120      	movs	r1, #32
 8005714:	f002 fd40 	bl	8008198 <HAL_I2C_Master_Transmit>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d006      	beq.n	800572c <rda5807_write_regfile+0x48>
    	devError |= devRDA;
 800571e:	4b0a      	ldr	r3, [pc, #40]	; (8005748 <rda5807_write_regfile+0x64>)
 8005720:	881b      	ldrh	r3, [r3, #0]
 8005722:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005726:	b29a      	uxth	r2, r3
 8005728:	4b07      	ldr	r3, [pc, #28]	; (8005748 <rda5807_write_regfile+0x64>)
 800572a:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	005b      	lsls	r3, r3, #1
 8005730:	b2db      	uxtb	r3, r3
 8005732:	4619      	mov	r1, r3
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff ffb3 	bl	80056a0 <rda5807_bytes_change>
}
 800573a:	bf00      	nop
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20000130 	.word	0x20000130
 8005748:	20001b00 	.word	0x20001b00

0800574c <rda5807_read>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_read(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af04      	add	r7, sp, #16
 8005752:	4603      	mov	r3, r0
 8005754:	6039      	str	r1, [r7, #0]
 8005756:	71fb      	strb	r3, [r7, #7]
 8005758:	4613      	mov	r3, r2
 800575a:	71bb      	strb	r3, [r7, #6]
        Error_Handler();
    }
    // 
    i2cm_ReadBuffAndStop(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO); //*/

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr,
 800575c:	4b13      	ldr	r3, [pc, #76]	; (80057ac <rda5807_read+0x60>)
 800575e:	6818      	ldr	r0, [r3, #0]
 8005760:	79fb      	ldrb	r3, [r7, #7]
 8005762:	b29a      	uxth	r2, r3
 8005764:	79bb      	ldrb	r3, [r7, #6]
 8005766:	b29b      	uxth	r3, r3
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	b29b      	uxth	r3, r3
 800576c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005770:	9102      	str	r1, [sp, #8]
 8005772:	9301      	str	r3, [sp, #4]
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	2301      	movs	r3, #1
 800577a:	2122      	movs	r1, #34	; 0x22
 800577c:	f002 ff14 	bl	80085a8 <HAL_I2C_Mem_Read>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d006      	beq.n	8005794 <rda5807_read+0x48>
    				     RegAddr, I2C_MEMADD_SIZE_8BIT,
						 (uint8_t *)pBuff, RegNum << 1,
						 RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8005786:	4b0a      	ldr	r3, [pc, #40]	; (80057b0 <rda5807_read+0x64>)
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800578e:	b29a      	uxth	r2, r3
 8005790:	4b07      	ldr	r3, [pc, #28]	; (80057b0 <rda5807_read+0x64>)
 8005792:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005794:	79bb      	ldrb	r3, [r7, #6]
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	b2db      	uxtb	r3, r3
 800579a:	4619      	mov	r1, r3
 800579c:	6838      	ldr	r0, [r7, #0]
 800579e:	f7ff ff7f 	bl	80056a0 <rda5807_bytes_change>
}
 80057a2:	bf00      	nop
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20000130 	.word	0x20000130
 80057b0:	20001b00 	.word	0x20001b00

080057b4 <rda5807_write>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_write(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b086      	sub	sp, #24
 80057b8:	af04      	add	r7, sp, #16
 80057ba:	4603      	mov	r3, r0
 80057bc:	6039      	str	r1, [r7, #0]
 80057be:	71fb      	strb	r3, [r7, #7]
 80057c0:	4613      	mov	r3, r2
 80057c2:	71bb      	strb	r3, [r7, #6]

    if (i2cm_WriteBuff(I2Cx, &RegAddr, 1, RDA5807_TO)) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80057c4:	79bb      	ldrb	r3, [r7, #6]
 80057c6:	005b      	lsls	r3, r3, #1
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	4619      	mov	r1, r3
 80057cc:	6838      	ldr	r0, [r7, #0]
 80057ce:	f7ff ff67 	bl	80056a0 <rda5807_bytes_change>

    //err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
    //i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Mem_Write(i2cRDA,
 80057d2:	4b13      	ldr	r3, [pc, #76]	; (8005820 <rda5807_write+0x6c>)
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	79fb      	ldrb	r3, [r7, #7]
 80057d8:	b29a      	uxth	r2, r3
 80057da:	79bb      	ldrb	r3, [r7, #6]
 80057dc:	b29b      	uxth	r3, r3
 80057de:	005b      	lsls	r3, r3, #1
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80057e6:	9102      	str	r1, [sp, #8]
 80057e8:	9301      	str	r3, [sp, #4]
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	2301      	movs	r3, #1
 80057f0:	2122      	movs	r1, #34	; 0x22
 80057f2:	f002 fdc5 	bl	8008380 <HAL_I2C_Mem_Write>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d006      	beq.n	800580a <rda5807_write+0x56>
    					  RDA5807_RandAccess_Addr,
						  RegAddr, I2C_MEMADD_SIZE_8BIT,
						  (uint8_t *)pBuff, RegNum << 1,
						  RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 80057fc:	4b09      	ldr	r3, [pc, #36]	; (8005824 <rda5807_write+0x70>)
 80057fe:	881b      	ldrh	r3, [r3, #0]
 8005800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005804:	b29a      	uxth	r2, r3
 8005806:	4b07      	ldr	r3, [pc, #28]	; (8005824 <rda5807_write+0x70>)
 8005808:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 800580a:	79bb      	ldrb	r3, [r7, #6]
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	b2db      	uxtb	r3, r3
 8005810:	4619      	mov	r1, r3
 8005812:	6838      	ldr	r0, [r7, #0]
 8005814:	f7ff ff44 	bl	80056a0 <rda5807_bytes_change>
}
 8005818:	bf00      	nop
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	20000130 	.word	0x20000130
 8005824:	20001b00 	.word	0x20001b00

08005828 <rda5807_SoftReset>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SoftReset()
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
tReg02h reg02;

    rda5807_read(2, (uint16_t *)&reg02, 1);
 800582e:	1d3b      	adds	r3, r7, #4
 8005830:	2201      	movs	r2, #1
 8005832:	4619      	mov	r1, r3
 8005834:	2002      	movs	r0, #2
 8005836:	f7ff ff89 	bl	800574c <rda5807_read>

	reg02.bENABLE = 1;
 800583a:	793b      	ldrb	r3, [r7, #4]
 800583c:	f043 0301 	orr.w	r3, r3, #1
 8005840:	713b      	strb	r3, [r7, #4]
	reg02.bSOFT_RESET = 1;
 8005842:	793b      	ldrb	r3, [r7, #4]
 8005844:	f043 0302 	orr.w	r3, r3, #2
 8005848:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 800584a:	1d3b      	adds	r3, r7, #4
 800584c:	2201      	movs	r2, #1
 800584e:	4619      	mov	r1, r3
 8005850:	2002      	movs	r0, #2
 8005852:	f7ff ffaf 	bl	80057b4 <rda5807_write>

    reg02.bENABLE = 1;
 8005856:	793b      	ldrb	r3, [r7, #4]
 8005858:	f043 0301 	orr.w	r3, r3, #1
 800585c:	713b      	strb	r3, [r7, #4]
    reg02.bSOFT_RESET = 0;
 800585e:	793b      	ldrb	r3, [r7, #4]
 8005860:	f36f 0341 	bfc	r3, #1, #1
 8005864:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8005866:	1d3b      	adds	r3, r7, #4
 8005868:	2201      	movs	r2, #1
 800586a:	4619      	mov	r1, r3
 800586c:	2002      	movs	r0, #2
 800586e:	f7ff ffa1 	bl	80057b4 <rda5807_write>
}
 8005872:	bf00      	nop
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <rda5807_SetupDefault>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SetupDefault()
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
	tReg06h Reg06;
	tReg07h Reg07;
} Buffs;*/

    //  0x02
    Buffs.Reg02.bENABLE = 1;
 8005880:	4a6c      	ldr	r2, [pc, #432]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005882:	7813      	ldrb	r3, [r2, #0]
 8005884:	f043 0301 	orr.w	r3, r3, #1
 8005888:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSOFT_RESET = 0;
 800588a:	4a6a      	ldr	r2, [pc, #424]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800588c:	7813      	ldrb	r3, [r2, #0]
 800588e:	f36f 0341 	bfc	r3, #1, #1
 8005892:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bNEW_METHOD = 1;
 8005894:	4a67      	ldr	r2, [pc, #412]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005896:	7813      	ldrb	r3, [r2, #0]
 8005898:	f043 0304 	orr.w	r3, r3, #4
 800589c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bRDS_EN = 1;
 800589e:	4a65      	ldr	r2, [pc, #404]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058a0:	7813      	ldrb	r3, [r2, #0]
 80058a2:	f043 0308 	orr.w	r3, r3, #8
 80058a6:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bCLK_MODE = 0;        // 32.768
 80058a8:	4a62      	ldr	r2, [pc, #392]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058aa:	7813      	ldrb	r3, [r2, #0]
 80058ac:	f36f 1306 	bfc	r3, #4, #3
 80058b0:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSKMODE = 0;
 80058b2:	4a60      	ldr	r2, [pc, #384]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058b4:	7813      	ldrb	r3, [r2, #0]
 80058b6:	f36f 13c7 	bfc	r3, #7, #1
 80058ba:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 0;
 80058bc:	4a5d      	ldr	r2, [pc, #372]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058be:	7853      	ldrb	r3, [r2, #1]
 80058c0:	f36f 0300 	bfc	r3, #0, #1
 80058c4:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = 1;
 80058c6:	4a5b      	ldr	r2, [pc, #364]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058c8:	7853      	ldrb	r3, [r2, #1]
 80058ca:	f043 0302 	orr.w	r3, r3, #2
 80058ce:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_DirectInput = 0;
 80058d0:	4a58      	ldr	r2, [pc, #352]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058d2:	7853      	ldrb	r3, [r2, #1]
 80058d4:	f36f 0382 	bfc	r3, #2, #1
 80058d8:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_NonCalibMode = 0;
 80058da:	4a56      	ldr	r2, [pc, #344]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058dc:	7853      	ldrb	r3, [r2, #1]
 80058de:	f36f 03c3 	bfc	r3, #3, #1
 80058e2:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bBASS = 0;
 80058e4:	4a53      	ldr	r2, [pc, #332]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058e6:	7853      	ldrb	r3, [r2, #1]
 80058e8:	f36f 1304 	bfc	r3, #4, #1
 80058ec:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bMONO = 0;
 80058ee:	4a51      	ldr	r2, [pc, #324]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058f0:	7853      	ldrb	r3, [r2, #1]
 80058f2:	f36f 1345 	bfc	r3, #5, #1
 80058f6:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDMUTE = 1;
 80058f8:	4a4e      	ldr	r2, [pc, #312]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80058fa:	7853      	ldrb	r3, [r2, #1]
 80058fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005900:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDHIZ = 1;
 8005902:	4a4c      	ldr	r2, [pc, #304]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005904:	7853      	ldrb	r3, [r2, #1]
 8005906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800590a:	7053      	strb	r3, [r2, #1]
    //  0x03
    Buffs.Reg03.bSPACE = 0;//Step;//0;   //   - 0 = 100 
 800590c:	4a49      	ldr	r2, [pc, #292]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800590e:	7893      	ldrb	r3, [r2, #2]
 8005910:	f36f 0301 	bfc	r3, #0, #2
 8005914:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bBAND = Band;//2;//0;    //  2 - 76108 MHz
 8005916:	4b48      	ldr	r3, [pc, #288]	; (8005a38 <rda5807_SetupDefault+0x1bc>)
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	b2d9      	uxtb	r1, r3
 8005920:	4a44      	ldr	r2, [pc, #272]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005922:	7893      	ldrb	r3, [r2, #2]
 8005924:	f361 0383 	bfi	r3, r1, #2, #2
 8005928:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bTUNE = 1;
 800592a:	4a42      	ldr	r2, [pc, #264]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800592c:	7893      	ldrb	r3, [r2, #2]
 800592e:	f043 0310 	orr.w	r3, r3, #16
 8005932:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bDIRECT_MODE = 0;
 8005934:	4a3f      	ldr	r2, [pc, #252]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005936:	7893      	ldrb	r3, [r2, #2]
 8005938:	f36f 1345 	bfc	r3, #5, #1
 800593c:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bCHAN = 0;
 800593e:	4a3d      	ldr	r2, [pc, #244]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005940:	8853      	ldrh	r3, [r2, #2]
 8005942:	f36f 138f 	bfc	r3, #6, #10
 8005946:	8053      	strh	r3, [r2, #2]
    //  0x04
    Buffs.Reg04.bRSVD1 = 0;
 8005948:	4b3a      	ldr	r3, [pc, #232]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800594a:	2200      	movs	r2, #0
 800594c:	711a      	strb	r2, [r3, #4]
    Buffs.Reg04.bAFCD = 0;
 800594e:	4a39      	ldr	r2, [pc, #228]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005950:	7953      	ldrb	r3, [r2, #5]
 8005952:	f36f 0300 	bfc	r3, #0, #1
 8005956:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bSOFTMUTE_EN = 1;
 8005958:	4a36      	ldr	r2, [pc, #216]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800595a:	7953      	ldrb	r3, [r2, #5]
 800595c:	f043 0302 	orr.w	r3, r3, #2
 8005960:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD2 = 0;
 8005962:	4a34      	ldr	r2, [pc, #208]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005964:	7953      	ldrb	r3, [r2, #5]
 8005966:	f36f 0382 	bfc	r3, #2, #1
 800596a:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bDE = 0;
 800596c:	4a31      	ldr	r2, [pc, #196]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800596e:	7953      	ldrb	r3, [r2, #5]
 8005970:	f36f 03c3 	bfc	r3, #3, #1
 8005974:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD3 = 0;
 8005976:	4a2f      	ldr	r2, [pc, #188]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005978:	7953      	ldrb	r3, [r2, #5]
 800597a:	f36f 1307 	bfc	r3, #4, #4
 800597e:	7153      	strb	r3, [r2, #5]
    //  0x05
    Buffs.Reg05.bVOLUME = 0;
 8005980:	4a2c      	ldr	r2, [pc, #176]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005982:	7993      	ldrb	r3, [r2, #6]
 8005984:	f36f 0303 	bfc	r3, #0, #4
 8005988:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_GAIN = 1;//0;
 800598a:	4a2a      	ldr	r2, [pc, #168]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 800598c:	7993      	ldrb	r3, [r2, #6]
 800598e:	2101      	movs	r1, #1
 8005990:	f361 1305 	bfi	r3, r1, #4, #2
 8005994:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_TYPE = ANT_TYPE_External;//ANT_TYPE_Headphones;//ANT_TYPE_Both;
 8005996:	4a27      	ldr	r2, [pc, #156]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005998:	7993      	ldrb	r3, [r2, #6]
 800599a:	2102      	movs	r1, #2
 800599c:	f361 1387 	bfi	r3, r1, #6, #2
 80059a0:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bSEEKTH = 6;//8;
 80059a2:	4a24      	ldr	r2, [pc, #144]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059a4:	79d3      	ldrb	r3, [r2, #7]
 80059a6:	2106      	movs	r1, #6
 80059a8:	f361 0303 	bfi	r3, r1, #0, #4
 80059ac:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bRSVD3 = 0;
 80059ae:	4a21      	ldr	r2, [pc, #132]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059b0:	79d3      	ldrb	r3, [r2, #7]
 80059b2:	f36f 1306 	bfc	r3, #4, #3
 80059b6:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bINT_MODE = 0;//1;
 80059b8:	4a1e      	ldr	r2, [pc, #120]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059ba:	79d3      	ldrb	r3, [r2, #7]
 80059bc:	f36f 13c7 	bfc	r3, #7, #1
 80059c0:	71d3      	strb	r3, [r2, #7]
    //  0x06
    Buffs.Reg06.bRSVD1 = 0;
 80059c2:	4a1c      	ldr	r2, [pc, #112]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059c4:	8913      	ldrh	r3, [r2, #8]
 80059c6:	f36f 030c 	bfc	r3, #0, #13
 80059ca:	8113      	strh	r3, [r2, #8]
    Buffs.Reg06.bOPEN_MODE = 0;
 80059cc:	4a19      	ldr	r2, [pc, #100]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059ce:	7a53      	ldrb	r3, [r2, #9]
 80059d0:	f36f 1346 	bfc	r3, #5, #2
 80059d4:	7253      	strb	r3, [r2, #9]
    Buffs.Reg06.bRSVD2 = 0;
 80059d6:	4a17      	ldr	r2, [pc, #92]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059d8:	7a53      	ldrb	r3, [r2, #9]
 80059da:	f36f 13c7 	bfc	r3, #7, #1
 80059de:	7253      	strb	r3, [r2, #9]
    //  0x07
    Buffs.Reg07.bFREQ_MODE = 0;
 80059e0:	4a14      	ldr	r2, [pc, #80]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059e2:	7a93      	ldrb	r3, [r2, #10]
 80059e4:	f36f 0300 	bfc	r3, #0, #1
 80059e8:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSOFTBLEND_EN = 1;
 80059ea:	4a12      	ldr	r2, [pc, #72]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059ec:	7a93      	ldrb	r3, [r2, #10]
 80059ee:	f043 0302 	orr.w	r3, r3, #2
 80059f2:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSEEK_TH_OLD = 0;
 80059f4:	4a0f      	ldr	r2, [pc, #60]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 80059f6:	7a93      	ldrb	r3, [r2, #10]
 80059f8:	f36f 0387 	bfc	r3, #2, #6
 80059fc:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bRSVD1 = 0;
 80059fe:	4a0d      	ldr	r2, [pc, #52]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005a00:	7ad3      	ldrb	r3, [r2, #11]
 8005a02:	f36f 0300 	bfc	r3, #0, #1
 8005a06:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.b65M_50M_MODE = 1;
 8005a08:	4a0a      	ldr	r2, [pc, #40]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005a0a:	7ad3      	ldrb	r3, [r2, #11]
 8005a0c:	f043 0302 	orr.w	r3, r3, #2
 8005a10:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bTH_SOFRBLEND = 16;
 8005a12:	4a08      	ldr	r2, [pc, #32]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005a14:	7ad3      	ldrb	r3, [r2, #11]
 8005a16:	2110      	movs	r1, #16
 8005a18:	f361 0386 	bfi	r3, r1, #2, #5
 8005a1c:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bRSVD2 = 0;
 8005a1e:	4a05      	ldr	r2, [pc, #20]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005a20:	7ad3      	ldrb	r3, [r2, #11]
 8005a22:	f36f 13c7 	bfc	r3, #7, #1
 8005a26:	72d3      	strb	r3, [r2, #11]

    //      
    rda5807_write_regfile((uint16_t *)&(Buffs.Reg02), 6);
 8005a28:	2106      	movs	r1, #6
 8005a2a:	4802      	ldr	r0, [pc, #8]	; (8005a34 <rda5807_SetupDefault+0x1b8>)
 8005a2c:	f7ff fe5a 	bl	80056e4 <rda5807_write_regfile>
}
 8005a30:	bf00      	nop
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	2000330c 	.word	0x2000330c
 8005a38:	2000010c 	.word	0x2000010c

08005a3c <rda5807_SetVolume>:

//==============================================================================
//     (0..16)  rda5807.  Value=0  MUTE
//==============================================================================
void rda5807_SetVolume(uint8_t Value)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	4603      	mov	r3, r0
 8005a44:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;
//tReg05h Reg05;
uint8_t Mute = Value ? 0 : 1;
 8005a46:	79fb      	ldrb	r3, [r7, #7]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	bf0c      	ite	eq
 8005a4c:	2301      	moveq	r3, #1
 8005a4e:	2300      	movne	r3, #0
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	73fb      	strb	r3, [r7, #15]

    if (Value > 16) Value = 16;
 8005a54:	79fb      	ldrb	r3, [r7, #7]
 8005a56:	2b10      	cmp	r3, #16
 8005a58:	d901      	bls.n	8005a5e <rda5807_SetVolume+0x22>
 8005a5a:	2310      	movs	r3, #16
 8005a5c:	71fb      	strb	r3, [r7, #7]

    Value--;    //    Volume  1 ,    
 8005a5e:	79fb      	ldrb	r3, [r7, #7]
 8005a60:	3b01      	subs	r3, #1
 8005a62:	71fb      	strb	r3, [r7, #7]

    if (!Mute) {
 8005a64:	7bfb      	ldrb	r3, [r7, #15]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d112      	bne.n	8005a90 <rda5807_SetVolume+0x54>
        //   0x05
        rda5807_read(5, (uint16_t *)&Buffs.Reg05, 1);
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4915      	ldr	r1, [pc, #84]	; (8005ac4 <rda5807_SetVolume+0x88>)
 8005a6e:	2005      	movs	r0, #5
 8005a70:	f7ff fe6c 	bl	800574c <rda5807_read>
        //    VOLUME
        Buffs.Reg05.bVOLUME = Value;
 8005a74:	79fb      	ldrb	r3, [r7, #7]
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	b2d9      	uxtb	r1, r3
 8005a7c:	4a12      	ldr	r2, [pc, #72]	; (8005ac8 <rda5807_SetVolume+0x8c>)
 8005a7e:	7993      	ldrb	r3, [r2, #6]
 8005a80:	f361 0303 	bfi	r3, r1, #0, #4
 8005a84:	7193      	strb	r3, [r2, #6]
        //   0x05
        rda5807_write(5, (uint16_t *)&Buffs.Reg05, 1);
 8005a86:	2201      	movs	r2, #1
 8005a88:	490e      	ldr	r1, [pc, #56]	; (8005ac4 <rda5807_SetVolume+0x88>)
 8005a8a:	2005      	movs	r0, #5
 8005a8c:	f7ff fe92 	bl	80057b4 <rda5807_write>
    }

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005a90:	2201      	movs	r2, #1
 8005a92:	490d      	ldr	r1, [pc, #52]	; (8005ac8 <rda5807_SetVolume+0x8c>)
 8005a94:	2002      	movs	r0, #2
 8005a96:	f7ff fe59 	bl	800574c <rda5807_read>
    //    VOLUME
    Buffs.Reg02.bDMUTE = Mute ? 0 : 1;
 8005a9a:	7bfb      	ldrb	r3, [r7, #15]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	bf0c      	ite	eq
 8005aa0:	2301      	moveq	r3, #1
 8005aa2:	2300      	movne	r3, #0
 8005aa4:	b2d9      	uxtb	r1, r3
 8005aa6:	4a08      	ldr	r2, [pc, #32]	; (8005ac8 <rda5807_SetVolume+0x8c>)
 8005aa8:	7853      	ldrb	r3, [r2, #1]
 8005aaa:	f361 1386 	bfi	r3, r1, #6, #1
 8005aae:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	4905      	ldr	r1, [pc, #20]	; (8005ac8 <rda5807_SetVolume+0x8c>)
 8005ab4:	2002      	movs	r0, #2
 8005ab6:	f7ff fe7d 	bl	80057b4 <rda5807_write>
}
 8005aba:	bf00      	nop
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	20003312 	.word	0x20003312
 8005ac8:	2000330c 	.word	0x2000330c

08005acc <rda5807_SetBassBoost>:

//==============================================================================
//  / BassBoost
//==============================================================================
void rda5807_SetBassBoost(uint8_t Value)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	490b      	ldr	r1, [pc, #44]	; (8005b08 <rda5807_SetBassBoost+0x3c>)
 8005ada:	2002      	movs	r0, #2
 8005adc:	f7ff fe36 	bl	800574c <rda5807_read>
    //    BASS
    Buffs.Reg02.bBASS = (Value) ? 1 : 0;
 8005ae0:	79fb      	ldrb	r3, [r7, #7]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	bf14      	ite	ne
 8005ae6:	2301      	movne	r3, #1
 8005ae8:	2300      	moveq	r3, #0
 8005aea:	b2d9      	uxtb	r1, r3
 8005aec:	4a06      	ldr	r2, [pc, #24]	; (8005b08 <rda5807_SetBassBoost+0x3c>)
 8005aee:	7853      	ldrb	r3, [r2, #1]
 8005af0:	f361 1304 	bfi	r3, r1, #4, #1
 8005af4:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005af6:	2201      	movs	r2, #1
 8005af8:	4903      	ldr	r1, [pc, #12]	; (8005b08 <rda5807_SetBassBoost+0x3c>)
 8005afa:	2002      	movs	r0, #2
 8005afc:	f7ff fe5a 	bl	80057b4 <rda5807_write>
}
 8005b00:	bf00      	nop
 8005b02:	3708      	adds	r7, #8
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	2000330c 	.word	0x2000330c

08005b0c <rda5807_SetFreq_In100Khz>:
//==============================================================================
//     Freq100kHz    rda5807   .
//          STR   0x0A ( rda5807_Get_SeekTuneReadyFlag)
//==============================================================================
void rda5807_SetFreq_In100Khz(uint16_t Freq100kHz)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	4603      	mov	r3, r0
 8005b14:	80fb      	strh	r3, [r7, #6]
//tReg03h Reg03;
uint16_t l = 870, r = 1080;
 8005b16:	f240 3366 	movw	r3, #870	; 0x366
 8005b1a:	81fb      	strh	r3, [r7, #14]
 8005b1c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8005b20:	81bb      	strh	r3, [r7, #12]

    //      Buffs.Reg03.bBAND
	switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8005b22:	4b33      	ldr	r3, [pc, #204]	; (8005bf0 <rda5807_SetFreq_In100Khz+0xe4>)
 8005b24:	789b      	ldrb	r3, [r3, #2]
 8005b26:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d011      	beq.n	8005b54 <rda5807_SetFreq_In100Khz+0x48>
 8005b30:	2b03      	cmp	r3, #3
 8005b32:	dc16      	bgt.n	8005b62 <rda5807_SetFreq_In100Khz+0x56>
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d002      	beq.n	8005b3e <rda5807_SetFreq_In100Khz+0x32>
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d007      	beq.n	8005b4c <rda5807_SetFreq_In100Khz+0x40>
 8005b3c:	e011      	b.n	8005b62 <rda5807_SetFreq_In100Khz+0x56>
		//case 0:// 00 = 87108 MHz (US/Europe)
		//break;
		case 1:// 01 = 7691 MHz (Japan)
			l = 760;
 8005b3e:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005b42:	81fb      	strh	r3, [r7, #14]
			r = 910;
 8005b44:	f240 338e 	movw	r3, #910	; 0x38e
 8005b48:	81bb      	strh	r3, [r7, #12]
		break;
 8005b4a:	e00a      	b.n	8005b62 <rda5807_SetFreq_In100Khz+0x56>
		case 2:// 10 = 76108 MHz (world wide)
			l = 760;
 8005b4c:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005b50:	81fb      	strh	r3, [r7, #14]
		break;
 8005b52:	e006      	b.n	8005b62 <rda5807_SetFreq_In100Khz+0x56>
		case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
			l = 650;
 8005b54:	f240 238a 	movw	r3, #650	; 0x28a
 8005b58:	81fb      	strh	r3, [r7, #14]
			r = 760;
 8005b5a:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005b5e:	81bb      	strh	r3, [r7, #12]
		break;
 8005b60:	bf00      	nop
	}
	lBand = ((float)l) / 10;
 8005b62:	89fb      	ldrh	r3, [r7, #14]
 8005b64:	ee07 3a90 	vmov	s15, r3
 8005b68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b6c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005b70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b74:	4b1f      	ldr	r3, [pc, #124]	; (8005bf4 <rda5807_SetFreq_In100Khz+0xe8>)
 8005b76:	edc3 7a00 	vstr	s15, [r3]
	rBand = ((float)r) / 10;
 8005b7a:	89bb      	ldrh	r3, [r7, #12]
 8005b7c:	ee07 3a90 	vmov	s15, r3
 8005b80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005b84:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b8c:	4b1a      	ldr	r3, [pc, #104]	; (8005bf8 <rda5807_SetFreq_In100Khz+0xec>)
 8005b8e:	edc3 7a00 	vstr	s15, [r3]

    if (Freq100kHz < l)  Freq100kHz = l;
 8005b92:	88fa      	ldrh	r2, [r7, #6]
 8005b94:	89fb      	ldrh	r3, [r7, #14]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d201      	bcs.n	8005b9e <rda5807_SetFreq_In100Khz+0x92>
 8005b9a:	89fb      	ldrh	r3, [r7, #14]
 8005b9c:	80fb      	strh	r3, [r7, #6]
    if (Freq100kHz > r) Freq100kHz = r;
 8005b9e:	88fa      	ldrh	r2, [r7, #6]
 8005ba0:	89bb      	ldrh	r3, [r7, #12]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d901      	bls.n	8005baa <rda5807_SetFreq_In100Khz+0x9e>
 8005ba6:	89bb      	ldrh	r3, [r7, #12]
 8005ba8:	80fb      	strh	r3, [r7, #6]

    //    (left)
    Freq100kHz -= l;
 8005baa:	88fa      	ldrh	r2, [r7, #6]
 8005bac:	89fb      	ldrh	r3, [r7, #14]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	80fb      	strh	r3, [r7, #6]

    //   0x03
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	4911      	ldr	r1, [pc, #68]	; (8005bfc <rda5807_SetFreq_In100Khz+0xf0>)
 8005bb6:	2003      	movs	r0, #3
 8005bb8:	f7ff fdc8 	bl	800574c <rda5807_read>
    //    CHAN
    Buffs.Reg03.bCHAN = Freq100kHz;
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bc2:	b299      	uxth	r1, r3
 8005bc4:	4a0a      	ldr	r2, [pc, #40]	; (8005bf0 <rda5807_SetFreq_In100Khz+0xe4>)
 8005bc6:	8853      	ldrh	r3, [r2, #2]
 8005bc8:	f361 138f 	bfi	r3, r1, #6, #10
 8005bcc:	8053      	strh	r3, [r2, #2]
    //      
    Buffs.Reg03.bTUNE = 1;
 8005bce:	4a08      	ldr	r2, [pc, #32]	; (8005bf0 <rda5807_SetFreq_In100Khz+0xe4>)
 8005bd0:	7893      	ldrb	r3, [r2, #2]
 8005bd2:	f043 0310 	orr.w	r3, r3, #16
 8005bd6:	7093      	strb	r3, [r2, #2]
    //   0x03
    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005bd8:	2201      	movs	r2, #1
 8005bda:	4908      	ldr	r1, [pc, #32]	; (8005bfc <rda5807_SetFreq_In100Khz+0xf0>)
 8005bdc:	2003      	movs	r0, #3
 8005bde:	f7ff fde9 	bl	80057b4 <rda5807_write>

    HAL_Delay(50);
 8005be2:	2032      	movs	r0, #50	; 0x32
 8005be4:	f001 fcb2 	bl	800754c <HAL_Delay>
}
 8005be8:	bf00      	nop
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	2000330c 	.word	0x2000330c
 8005bf4:	20002f44 	.word	0x20002f44
 8005bf8:	20002f48 	.word	0x20002f48
 8005bfc:	2000330e 	.word	0x2000330e

08005c00 <rda5807_GetFreq_In100Khz>:

//==============================================================================
//    ,    rda5807
//==============================================================================
uint16_t rda5807_GetFreq_In100Khz()
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005c06:	2201      	movs	r2, #1
 8005c08:	491b      	ldr	r1, [pc, #108]	; (8005c78 <rda5807_GetFreq_In100Khz+0x78>)
 8005c0a:	200a      	movs	r0, #10
 8005c0c:	f7ff fd9e 	bl	800574c <rda5807_read>

    uint16_t Freq100kHz = Buffs.Reg0A.bREADCHAN;
 8005c10:	4b1a      	ldr	r3, [pc, #104]	; (8005c7c <rda5807_GetFreq_In100Khz+0x7c>)
 8005c12:	8a1b      	ldrh	r3, [r3, #16]
 8005c14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	80bb      	strh	r3, [r7, #4]

    if (Freq100kHz == 319) return 0;
 8005c1c:	88bb      	ldrh	r3, [r7, #4]
 8005c1e:	f240 123f 	movw	r2, #319	; 0x13f
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d101      	bne.n	8005c2a <rda5807_GetFreq_In100Khz+0x2a>
 8005c26:	2300      	movs	r3, #0
 8005c28:	e021      	b.n	8005c6e <rda5807_GetFreq_In100Khz+0x6e>

    //    (87 )
    uint16_t left = 870;
 8005c2a:	f240 3366 	movw	r3, #870	; 0x366
 8005c2e:	80fb      	strh	r3, [r7, #6]
    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8005c30:	4b12      	ldr	r3, [pc, #72]	; (8005c7c <rda5807_GetFreq_In100Khz+0x7c>)
 8005c32:	789b      	ldrb	r3, [r3, #2]
 8005c34:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	d00e      	beq.n	8005c5c <rda5807_GetFreq_In100Khz+0x5c>
 8005c3e:	2b03      	cmp	r3, #3
 8005c40:	dc10      	bgt.n	8005c64 <rda5807_GetFreq_In100Khz+0x64>
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d002      	beq.n	8005c4c <rda5807_GetFreq_In100Khz+0x4c>
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d004      	beq.n	8005c54 <rda5807_GetFreq_In100Khz+0x54>
 8005c4a:	e00b      	b.n	8005c64 <rda5807_GetFreq_In100Khz+0x64>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		left = 760;
 8005c4c:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005c50:	80fb      	strh	r3, [r7, #6]
    	break;
 8005c52:	e007      	b.n	8005c64 <rda5807_GetFreq_In100Khz+0x64>
    	case 2:// 10 = 76108 MHz (world wide)
    		left = 760;
 8005c54:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005c58:	80fb      	strh	r3, [r7, #6]
    	break;
 8005c5a:	e003      	b.n	8005c64 <rda5807_GetFreq_In100Khz+0x64>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		left = 650;
 8005c5c:	f240 238a 	movw	r3, #650	; 0x28a
 8005c60:	80fb      	strh	r3, [r7, #6]
    	break;
 8005c62:	bf00      	nop
    }
    Freq100kHz += left;
 8005c64:	88ba      	ldrh	r2, [r7, #4]
 8005c66:	88fb      	ldrh	r3, [r7, #6]
 8005c68:	4413      	add	r3, r2
 8005c6a:	80bb      	strh	r3, [r7, #4]

    return Freq100kHz;
 8005c6c:	88bb      	ldrh	r3, [r7, #4]
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	2000331c 	.word	0x2000331c
 8005c7c:	2000330c 	.word	0x2000330c

08005c80 <rda5807_StartSeek>:

//==============================================================================
//     /
//==============================================================================
void rda5807_StartSeek(uint8_t Up)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	4603      	mov	r3, r0
 8005c88:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	4910      	ldr	r1, [pc, #64]	; (8005cd0 <rda5807_StartSeek+0x50>)
 8005c8e:	2002      	movs	r0, #2
 8005c90:	f7ff fd5c 	bl	800574c <rda5807_read>

    Buffs.Reg02.bSKMODE = 1;          // 07 Seek Mode (0 = wrap at the upper or lower band limit and continue seeking; 1 = stop seeking at the upper or lower band limit)
 8005c94:	4a0e      	ldr	r2, [pc, #56]	; (8005cd0 <rda5807_StartSeek+0x50>)
 8005c96:	7813      	ldrb	r3, [r2, #0]
 8005c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c9c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 1;            // 08 Seek (0 = Disable stop seek; 1 = Enable)
 8005c9e:	4a0c      	ldr	r2, [pc, #48]	; (8005cd0 <rda5807_StartSeek+0x50>)
 8005ca0:	7853      	ldrb	r3, [r2, #1]
 8005ca2:	f043 0301 	orr.w	r3, r3, #1
 8005ca6:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = Up ? 1 : 0; // 09 Seek Up (0 = Seek down; 1 = Seek up)
 8005ca8:	79fb      	ldrb	r3, [r7, #7]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	bf14      	ite	ne
 8005cae:	2301      	movne	r3, #1
 8005cb0:	2300      	moveq	r3, #0
 8005cb2:	b2d9      	uxtb	r1, r3
 8005cb4:	4a06      	ldr	r2, [pc, #24]	; (8005cd0 <rda5807_StartSeek+0x50>)
 8005cb6:	7853      	ldrb	r3, [r2, #1]
 8005cb8:	f361 0341 	bfi	r3, r1, #1, #1
 8005cbc:	7053      	strb	r3, [r2, #1]

    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	4903      	ldr	r1, [pc, #12]	; (8005cd0 <rda5807_StartSeek+0x50>)
 8005cc2:	2002      	movs	r0, #2
 8005cc4:	f7ff fd76 	bl	80057b4 <rda5807_write>
}
 8005cc8:	bf00      	nop
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	2000330c 	.word	0x2000330c

08005cd4 <rda5807_Get_SeekTuneReadyFlag>:
//==============================================================================
//     STR (SeekTuneReadyFlag)
// SeekTuneReadyFlag=1         .
//==============================================================================
uint8_t rda5807_Get_SeekTuneReadyFlag()
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4905      	ldr	r1, [pc, #20]	; (8005cf0 <rda5807_Get_SeekTuneReadyFlag+0x1c>)
 8005cdc:	200a      	movs	r0, #10
 8005cde:	f7ff fd35 	bl	800574c <rda5807_read>

    return Buffs.Reg0A.bSTC;
 8005ce2:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <rda5807_Get_SeekTuneReadyFlag+0x20>)
 8005ce4:	7c5b      	ldrb	r3, [r3, #17]
 8005ce6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005cea:	b2db      	uxtb	r3, r3
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	2000331c 	.word	0x2000331c
 8005cf4:	2000330c 	.word	0x2000330c

08005cf8 <rda5807_Get_StereoMonoFlag>:
//==============================================================================
//==============================================================================
bool rda5807_Get_StereoMonoFlag()
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	4908      	ldr	r1, [pc, #32]	; (8005d20 <rda5807_Get_StereoMonoFlag+0x28>)
 8005d00:	200a      	movs	r0, #10
 8005d02:	f7ff fd23 	bl	800574c <rda5807_read>

    return Buffs.Reg0A.bST;     // Stereo Indicator (0 = Mono; 1 = Stereo)
 8005d06:	4b07      	ldr	r3, [pc, #28]	; (8005d24 <rda5807_Get_StereoMonoFlag+0x2c>)
 8005d08:	7c5b      	ldrb	r3, [r3, #17]
 8005d0a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	bf14      	ite	ne
 8005d14:	2301      	movne	r3, #1
 8005d16:	2300      	moveq	r3, #0
 8005d18:	b2db      	uxtb	r3, r3
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	2000331c 	.word	0x2000331c
 8005d24:	2000330c 	.word	0x2000330c

08005d28 <rda5807_Get_Channel>:
//==============================================================================
uint16_t rda5807_Get_Channel()
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	4905      	ldr	r1, [pc, #20]	; (8005d44 <rda5807_Get_Channel+0x1c>)
 8005d30:	200a      	movs	r0, #10
 8005d32:	f7ff fd0b 	bl	800574c <rda5807_read>

    return Buffs.Reg0A.bREADCHAN;    // 0-9 Read Channel.
 8005d36:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <rda5807_Get_Channel+0x20>)
 8005d38:	8a1b      	ldrh	r3, [r3, #16]
 8005d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d3e:	b29b      	uxth	r3, r3
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	2000331c 	.word	0x2000331c
 8005d48:	2000330c 	.word	0x2000330c

08005d4c <rda5807_Set_Band>:
//==============================================================================
uint8_t rda5807_Set_Band(uint8_t band)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	4603      	mov	r3, r0
 8005d54:	71fb      	strb	r3, [r7, #7]
	if (band > 3) return 1;
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	2b03      	cmp	r3, #3
 8005d5a:	d901      	bls.n	8005d60 <rda5807_Set_Band+0x14>
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e054      	b.n	8005e0a <rda5807_Set_Band+0xbe>

    //   3
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 8005d60:	2201      	movs	r2, #1
 8005d62:	492c      	ldr	r1, [pc, #176]	; (8005e14 <rda5807_Set_Band+0xc8>)
 8005d64:	2003      	movs	r0, #3
 8005d66:	f7ff fcf1 	bl	800574c <rda5807_read>

    Buffs.Reg03.bBAND = band;
 8005d6a:	79fb      	ldrb	r3, [r7, #7]
 8005d6c:	f003 0303 	and.w	r3, r3, #3
 8005d70:	b2d9      	uxtb	r1, r3
 8005d72:	4a29      	ldr	r2, [pc, #164]	; (8005e18 <rda5807_Set_Band+0xcc>)
 8005d74:	7893      	ldrb	r3, [r2, #2]
 8005d76:	f361 0383 	bfi	r3, r1, #2, #2
 8005d7a:	7093      	strb	r3, [r2, #2]

    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	4925      	ldr	r1, [pc, #148]	; (8005e14 <rda5807_Set_Band+0xc8>)
 8005d80:	2003      	movs	r0, #3
 8005d82:	f7ff fd17 	bl	80057b4 <rda5807_write>

    uint16_t l = 870, r = 1080;
 8005d86:	f240 3366 	movw	r3, #870	; 0x366
 8005d8a:	81fb      	strh	r3, [r7, #14]
 8005d8c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8005d90:	81bb      	strh	r3, [r7, #12]

    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8005d92:	4b21      	ldr	r3, [pc, #132]	; (8005e18 <rda5807_Set_Band+0xcc>)
 8005d94:	789b      	ldrb	r3, [r3, #2]
 8005d96:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b03      	cmp	r3, #3
 8005d9e:	d011      	beq.n	8005dc4 <rda5807_Set_Band+0x78>
 8005da0:	2b03      	cmp	r3, #3
 8005da2:	dc16      	bgt.n	8005dd2 <rda5807_Set_Band+0x86>
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d002      	beq.n	8005dae <rda5807_Set_Band+0x62>
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d007      	beq.n	8005dbc <rda5807_Set_Band+0x70>
 8005dac:	e011      	b.n	8005dd2 <rda5807_Set_Band+0x86>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		l = 760;
 8005dae:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005db2:	81fb      	strh	r3, [r7, #14]
    		r = 910;
 8005db4:	f240 338e 	movw	r3, #910	; 0x38e
 8005db8:	81bb      	strh	r3, [r7, #12]
    	break;
 8005dba:	e00a      	b.n	8005dd2 <rda5807_Set_Band+0x86>
    	case 2:// 10 = 76108 MHz (world wide)
    		l = 760;
 8005dbc:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005dc0:	81fb      	strh	r3, [r7, #14]
    	break;
 8005dc2:	e006      	b.n	8005dd2 <rda5807_Set_Band+0x86>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		l = 650;
 8005dc4:	f240 238a 	movw	r3, #650	; 0x28a
 8005dc8:	81fb      	strh	r3, [r7, #14]
    		r = 760;
 8005dca:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005dce:	81bb      	strh	r3, [r7, #12]
    	break;
 8005dd0:	bf00      	nop
    }
    lBand = ((float)l) / 10;
 8005dd2:	89fb      	ldrh	r3, [r7, #14]
 8005dd4:	ee07 3a90 	vmov	s15, r3
 8005dd8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ddc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005de0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005de4:	4b0d      	ldr	r3, [pc, #52]	; (8005e1c <rda5807_Set_Band+0xd0>)
 8005de6:	edc3 7a00 	vstr	s15, [r3]
    rBand = ((float)r) / 10;
 8005dea:	89bb      	ldrh	r3, [r7, #12]
 8005dec:	ee07 3a90 	vmov	s15, r3
 8005df0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005df4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005df8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005dfc:	4b08      	ldr	r3, [pc, #32]	; (8005e20 <rda5807_Set_Band+0xd4>)
 8005dfe:	edc3 7a00 	vstr	s15, [r3]

    HAL_Delay(50);
 8005e02:	2032      	movs	r0, #50	; 0x32
 8005e04:	f001 fba2 	bl	800754c <HAL_Delay>

    return 0;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	2000330e 	.word	0x2000330e
 8005e18:	2000330c 	.word	0x2000330c
 8005e1c:	20002f44 	.word	0x20002f44
 8005e20:	20002f48 	.word	0x20002f48

08005e24 <rda5807_Set_Mute>:
//==============================================================================
void rda5807_Set_Mute(uint8_t mute)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	71fb      	strb	r3, [r7, #7]
	//   2
	rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005e2e:	2201      	movs	r2, #1
 8005e30:	490a      	ldr	r1, [pc, #40]	; (8005e5c <rda5807_Set_Mute+0x38>)
 8005e32:	2002      	movs	r0, #2
 8005e34:	f7ff fc8a 	bl	800574c <rda5807_read>

	Buffs.Reg02.bDMUTE = mute & 1;
 8005e38:	79fb      	ldrb	r3, [r7, #7]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	b2d9      	uxtb	r1, r3
 8005e40:	4a06      	ldr	r2, [pc, #24]	; (8005e5c <rda5807_Set_Mute+0x38>)
 8005e42:	7853      	ldrb	r3, [r2, #1]
 8005e44:	f361 1386 	bfi	r3, r1, #6, #1
 8005e48:	7053      	strb	r3, [r2, #1]

	rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	4903      	ldr	r1, [pc, #12]	; (8005e5c <rda5807_Set_Mute+0x38>)
 8005e4e:	2002      	movs	r0, #2
 8005e50:	f7ff fcb0 	bl	80057b4 <rda5807_write>
}
 8005e54:	bf00      	nop
 8005e56:	3708      	adds	r7, #8
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	2000330c 	.word	0x2000330c

08005e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e66:	4b11      	ldr	r3, [pc, #68]	; (8005eac <HAL_MspInit+0x4c>)
 8005e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e6a:	4a10      	ldr	r2, [pc, #64]	; (8005eac <HAL_MspInit+0x4c>)
 8005e6c:	f043 0301 	orr.w	r3, r3, #1
 8005e70:	6613      	str	r3, [r2, #96]	; 0x60
 8005e72:	4b0e      	ldr	r3, [pc, #56]	; (8005eac <HAL_MspInit+0x4c>)
 8005e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	607b      	str	r3, [r7, #4]
 8005e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e7e:	4b0b      	ldr	r3, [pc, #44]	; (8005eac <HAL_MspInit+0x4c>)
 8005e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e82:	4a0a      	ldr	r2, [pc, #40]	; (8005eac <HAL_MspInit+0x4c>)
 8005e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e88:	6593      	str	r3, [r2, #88]	; 0x58
 8005e8a:	4b08      	ldr	r3, [pc, #32]	; (8005eac <HAL_MspInit+0x4c>)
 8005e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005e96:	2200      	movs	r2, #0
 8005e98:	210f      	movs	r1, #15
 8005e9a:	f06f 0001 	mvn.w	r0, #1
 8005e9e:	f001 fc31 	bl	8007704 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ea2:	bf00      	nop
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	40021000 	.word	0x40021000

08005eb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b0ac      	sub	sp, #176	; 0xb0
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005eb8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	601a      	str	r2, [r3, #0]
 8005ec0:	605a      	str	r2, [r3, #4]
 8005ec2:	609a      	str	r2, [r3, #8]
 8005ec4:	60da      	str	r2, [r3, #12]
 8005ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ec8:	f107 0314 	add.w	r3, r7, #20
 8005ecc:	2288      	movs	r2, #136	; 0x88
 8005ece:	2100      	movs	r1, #0
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f00d f81c 	bl	8012f0e <memset>
  if(hi2c->Instance==I2C1)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a57      	ldr	r2, [pc, #348]	; (8006038 <HAL_I2C_MspInit+0x188>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	f040 80a7 	bne.w	8006030 <HAL_I2C_MspInit+0x180>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005ee2:	2340      	movs	r3, #64	; 0x40
 8005ee4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005eea:	f107 0314 	add.w	r3, r7, #20
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f004 fc6e 	bl	800a7d0 <HAL_RCCEx_PeriphCLKConfig>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8005efa:	f7ff fb3f 	bl	800557c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005efe:	4b4f      	ldr	r3, [pc, #316]	; (800603c <HAL_I2C_MspInit+0x18c>)
 8005f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f02:	4a4e      	ldr	r2, [pc, #312]	; (800603c <HAL_I2C_MspInit+0x18c>)
 8005f04:	f043 0302 	orr.w	r3, r3, #2
 8005f08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f0a:	4b4c      	ldr	r3, [pc, #304]	; (800603c <HAL_I2C_MspInit+0x18c>)
 8005f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005f16:	23c0      	movs	r3, #192	; 0xc0
 8005f18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005f1c:	2312      	movs	r3, #18
 8005f1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f22:	2300      	movs	r3, #0
 8005f24:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f28:	2302      	movs	r3, #2
 8005f2a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005f2e:	2304      	movs	r3, #4
 8005f30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f34:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4841      	ldr	r0, [pc, #260]	; (8006040 <HAL_I2C_MspInit+0x190>)
 8005f3c:	f001 fe90 	bl	8007c60 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB6);
 8005f40:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005f44:	f003 fcf2 	bl	800992c <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 8005f48:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005f4c:	f003 fcee 	bl	800992c <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005f50:	4b3a      	ldr	r3, [pc, #232]	; (800603c <HAL_I2C_MspInit+0x18c>)
 8005f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f54:	4a39      	ldr	r2, [pc, #228]	; (800603c <HAL_I2C_MspInit+0x18c>)
 8005f56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005f5a:	6593      	str	r3, [r2, #88]	; 0x58
 8005f5c:	4b37      	ldr	r3, [pc, #220]	; (800603c <HAL_I2C_MspInit+0x18c>)
 8005f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 8005f68:	4b36      	ldr	r3, [pc, #216]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f6a:	4a37      	ldr	r2, [pc, #220]	; (8006048 <HAL_I2C_MspInit+0x198>)
 8005f6c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 8005f6e:	4b35      	ldr	r3, [pc, #212]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f70:	2205      	movs	r2, #5
 8005f72:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f74:	4b33      	ldr	r3, [pc, #204]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f76:	2200      	movs	r2, #0
 8005f78:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f7a:	4b32      	ldr	r3, [pc, #200]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005f80:	4b30      	ldr	r3, [pc, #192]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f82:	2280      	movs	r2, #128	; 0x80
 8005f84:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f86:	4b2f      	ldr	r3, [pc, #188]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f8c:	4b2d      	ldr	r3, [pc, #180]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8005f92:	4b2c      	ldr	r3, [pc, #176]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005f98:	4b2a      	ldr	r3, [pc, #168]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005f9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8005fa0:	4828      	ldr	r0, [pc, #160]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005fa2:	f001 fbd9 	bl	8007758 <HAL_DMA_Init>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d001      	beq.n	8005fb0 <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 8005fac:	f7ff fae6 	bl	800557c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a24      	ldr	r2, [pc, #144]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005fb4:	63da      	str	r2, [r3, #60]	; 0x3c
 8005fb6:	4a23      	ldr	r2, [pc, #140]	; (8006044 <HAL_I2C_MspInit+0x194>)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8005fbc:	4b23      	ldr	r3, [pc, #140]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fbe:	4a24      	ldr	r2, [pc, #144]	; (8006050 <HAL_I2C_MspInit+0x1a0>)
 8005fc0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8005fc2:	4b22      	ldr	r3, [pc, #136]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fc4:	2203      	movs	r2, #3
 8005fc6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005fc8:	4b20      	ldr	r3, [pc, #128]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fca:	2210      	movs	r2, #16
 8005fcc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fce:	4b1f      	ldr	r3, [pc, #124]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005fd4:	4b1d      	ldr	r3, [pc, #116]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fd6:	2280      	movs	r2, #128	; 0x80
 8005fd8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005fda:	4b1c      	ldr	r3, [pc, #112]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fdc:	2200      	movs	r2, #0
 8005fde:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005fe0:	4b1a      	ldr	r3, [pc, #104]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005fe6:	4b19      	ldr	r3, [pc, #100]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005fec:	4b17      	ldr	r3, [pc, #92]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005fee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005ff2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005ff4:	4815      	ldr	r0, [pc, #84]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8005ff6:	f001 fbaf 	bl	8007758 <HAL_DMA_Init>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d001      	beq.n	8006004 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8006000:	f7ff fabc 	bl	800557c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a11      	ldr	r2, [pc, #68]	; (800604c <HAL_I2C_MspInit+0x19c>)
 8006008:	639a      	str	r2, [r3, #56]	; 0x38
 800600a:	4a10      	ldr	r2, [pc, #64]	; (800604c <HAL_I2C_MspInit+0x19c>)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8006010:	2200      	movs	r2, #0
 8006012:	2105      	movs	r1, #5
 8006014:	201f      	movs	r0, #31
 8006016:	f001 fb75 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800601a:	201f      	movs	r0, #31
 800601c:	f001 fb8e 	bl	800773c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8006020:	2200      	movs	r2, #0
 8006022:	2105      	movs	r1, #5
 8006024:	2020      	movs	r0, #32
 8006026:	f001 fb6d 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800602a:	2020      	movs	r0, #32
 800602c:	f001 fb86 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006030:	bf00      	nop
 8006032:	37b0      	adds	r7, #176	; 0xb0
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}
 8006038:	40005400 	.word	0x40005400
 800603c:	40021000 	.word	0x40021000
 8006040:	48000400 	.word	0x48000400
 8006044:	200009e4 	.word	0x200009e4
 8006048:	4002046c 	.word	0x4002046c
 800604c:	20000a2c 	.word	0x20000a2c
 8006050:	4002006c 	.word	0x4002006c

08006054 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b0a4      	sub	sp, #144	; 0x90
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800605c:	f107 0308 	add.w	r3, r7, #8
 8006060:	2288      	movs	r2, #136	; 0x88
 8006062:	2100      	movs	r1, #0
 8006064:	4618      	mov	r0, r3
 8006066:	f00c ff52 	bl	8012f0e <memset>
  if(hrtc->Instance==RTC)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a10      	ldr	r2, [pc, #64]	; (80060b0 <HAL_RTC_MspInit+0x5c>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d118      	bne.n	80060a6 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006074:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006078:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800607a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800607e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006082:	f107 0308 	add.w	r3, r7, #8
 8006086:	4618      	mov	r0, r3
 8006088:	f004 fba2 	bl	800a7d0 <HAL_RCCEx_PeriphCLKConfig>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d001      	beq.n	8006096 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8006092:	f7ff fa73 	bl	800557c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006096:	4b07      	ldr	r3, [pc, #28]	; (80060b4 <HAL_RTC_MspInit+0x60>)
 8006098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609c:	4a05      	ldr	r2, [pc, #20]	; (80060b4 <HAL_RTC_MspInit+0x60>)
 800609e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80060a6:	bf00      	nop
 80060a8:	3790      	adds	r7, #144	; 0x90
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	40002800 	.word	0x40002800
 80060b4:	40021000 	.word	0x40021000

080060b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b08c      	sub	sp, #48	; 0x30
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060c0:	f107 031c 	add.w	r3, r7, #28
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]
 80060c8:	605a      	str	r2, [r3, #4]
 80060ca:	609a      	str	r2, [r3, #8]
 80060cc:	60da      	str	r2, [r3, #12]
 80060ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a76      	ldr	r2, [pc, #472]	; (80062b0 <HAL_SPI_MspInit+0x1f8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d15b      	bne.n	8006192 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80060da:	4b76      	ldr	r3, [pc, #472]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80060dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060de:	4a75      	ldr	r2, [pc, #468]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80060e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060e4:	6613      	str	r3, [r2, #96]	; 0x60
 80060e6:	4b73      	ldr	r3, [pc, #460]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80060e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060ee:	61bb      	str	r3, [r7, #24]
 80060f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060f2:	4b70      	ldr	r3, [pc, #448]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80060f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060f6:	4a6f      	ldr	r2, [pc, #444]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80060f8:	f043 0301 	orr.w	r3, r3, #1
 80060fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80060fe:	4b6d      	ldr	r3, [pc, #436]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 8006100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	617b      	str	r3, [r7, #20]
 8006108:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800610a:	23a0      	movs	r3, #160	; 0xa0
 800610c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800610e:	2302      	movs	r3, #2
 8006110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006112:	2300      	movs	r3, #0
 8006114:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006116:	2303      	movs	r3, #3
 8006118:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800611a:	2305      	movs	r3, #5
 800611c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800611e:	f107 031c 	add.w	r3, r7, #28
 8006122:	4619      	mov	r1, r3
 8006124:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006128:	f001 fd9a 	bl	8007c60 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Channel4;
 800612c:	4b62      	ldr	r3, [pc, #392]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 800612e:	4a63      	ldr	r2, [pc, #396]	; (80062bc <HAL_SPI_MspInit+0x204>)
 8006130:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_4;
 8006132:	4b61      	ldr	r3, [pc, #388]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006134:	2204      	movs	r2, #4
 8006136:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006138:	4b5f      	ldr	r3, [pc, #380]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 800613a:	2210      	movs	r2, #16
 800613c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800613e:	4b5e      	ldr	r3, [pc, #376]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006140:	2200      	movs	r2, #0
 8006142:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006144:	4b5c      	ldr	r3, [pc, #368]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006146:	2280      	movs	r2, #128	; 0x80
 8006148:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800614a:	4b5b      	ldr	r3, [pc, #364]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 800614c:	2200      	movs	r2, #0
 800614e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006150:	4b59      	ldr	r3, [pc, #356]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006152:	2200      	movs	r2, #0
 8006154:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8006156:	4b58      	ldr	r3, [pc, #352]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006158:	2200      	movs	r2, #0
 800615a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800615c:	4b56      	ldr	r3, [pc, #344]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 800615e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006162:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8006164:	4854      	ldr	r0, [pc, #336]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006166:	f001 faf7 	bl	8007758 <HAL_DMA_Init>
 800616a:	4603      	mov	r3, r0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8006170:	f7ff fa04 	bl	800557c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a50      	ldr	r2, [pc, #320]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 8006178:	655a      	str	r2, [r3, #84]	; 0x54
 800617a:	4a4f      	ldr	r2, [pc, #316]	; (80062b8 <HAL_SPI_MspInit+0x200>)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8006180:	2200      	movs	r2, #0
 8006182:	2105      	movs	r1, #5
 8006184:	2023      	movs	r0, #35	; 0x23
 8006186:	f001 fabd 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800618a:	2023      	movs	r0, #35	; 0x23
 800618c:	f001 fad6 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006190:	e08a      	b.n	80062a8 <HAL_SPI_MspInit+0x1f0>
  else if(hspi->Instance==SPI2)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a4a      	ldr	r2, [pc, #296]	; (80062c0 <HAL_SPI_MspInit+0x208>)
 8006198:	4293      	cmp	r3, r2
 800619a:	f040 8085 	bne.w	80062a8 <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800619e:	4b45      	ldr	r3, [pc, #276]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80061a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061a2:	4a44      	ldr	r2, [pc, #272]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80061a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061a8:	6593      	str	r3, [r2, #88]	; 0x58
 80061aa:	4b42      	ldr	r3, [pc, #264]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80061ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061b2:	613b      	str	r3, [r7, #16]
 80061b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061b6:	4b3f      	ldr	r3, [pc, #252]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80061b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ba:	4a3e      	ldr	r2, [pc, #248]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80061bc:	f043 0302 	orr.w	r3, r3, #2
 80061c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80061c2:	4b3c      	ldr	r3, [pc, #240]	; (80062b4 <HAL_SPI_MspInit+0x1fc>)
 80061c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061c6:	f003 0302 	and.w	r3, r3, #2
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80061ce:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80061d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061d4:	2302      	movs	r3, #2
 80061d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061d8:	2300      	movs	r3, #0
 80061da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061dc:	2303      	movs	r3, #3
 80061de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80061e0:	2305      	movs	r3, #5
 80061e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061e4:	f107 031c 	add.w	r3, r7, #28
 80061e8:	4619      	mov	r1, r3
 80061ea:	4836      	ldr	r0, [pc, #216]	; (80062c4 <HAL_SPI_MspInit+0x20c>)
 80061ec:	f001 fd38 	bl	8007c60 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80061f0:	4b35      	ldr	r3, [pc, #212]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 80061f2:	4a36      	ldr	r2, [pc, #216]	; (80062cc <HAL_SPI_MspInit+0x214>)
 80061f4:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 80061f6:	4b34      	ldr	r3, [pc, #208]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 80061f8:	2201      	movs	r2, #1
 80061fa:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80061fc:	4b32      	ldr	r3, [pc, #200]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 80061fe:	2200      	movs	r2, #0
 8006200:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006202:	4b31      	ldr	r3, [pc, #196]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 8006204:	2200      	movs	r2, #0
 8006206:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006208:	4b2f      	ldr	r3, [pc, #188]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 800620a:	2280      	movs	r2, #128	; 0x80
 800620c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800620e:	4b2e      	ldr	r3, [pc, #184]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 8006210:	2200      	movs	r2, #0
 8006212:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006214:	4b2c      	ldr	r3, [pc, #176]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 8006216:	2200      	movs	r2, #0
 8006218:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800621a:	4b2b      	ldr	r3, [pc, #172]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 800621c:	2200      	movs	r2, #0
 800621e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8006220:	4b29      	ldr	r3, [pc, #164]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 8006222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006226:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006228:	4827      	ldr	r0, [pc, #156]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 800622a:	f001 fa95 	bl	8007758 <HAL_DMA_Init>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d001      	beq.n	8006238 <HAL_SPI_MspInit+0x180>
      Error_Handler();
 8006234:	f7ff f9a2 	bl	800557c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a23      	ldr	r2, [pc, #140]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 800623c:	659a      	str	r2, [r3, #88]	; 0x58
 800623e:	4a22      	ldr	r2, [pc, #136]	; (80062c8 <HAL_SPI_MspInit+0x210>)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8006244:	4b22      	ldr	r3, [pc, #136]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006246:	4a23      	ldr	r2, [pc, #140]	; (80062d4 <HAL_SPI_MspInit+0x21c>)
 8006248:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 800624a:	4b21      	ldr	r3, [pc, #132]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 800624c:	2201      	movs	r2, #1
 800624e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006250:	4b1f      	ldr	r3, [pc, #124]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006252:	2210      	movs	r2, #16
 8006254:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006256:	4b1e      	ldr	r3, [pc, #120]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006258:	2200      	movs	r2, #0
 800625a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800625c:	4b1c      	ldr	r3, [pc, #112]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 800625e:	2280      	movs	r2, #128	; 0x80
 8006260:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006262:	4b1b      	ldr	r3, [pc, #108]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006264:	2200      	movs	r2, #0
 8006266:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006268:	4b19      	ldr	r3, [pc, #100]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 800626a:	2200      	movs	r2, #0
 800626c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800626e:	4b18      	ldr	r3, [pc, #96]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006270:	2200      	movs	r2, #0
 8006272:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8006274:	4b16      	ldr	r3, [pc, #88]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006276:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800627a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800627c:	4814      	ldr	r0, [pc, #80]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 800627e:	f001 fa6b 	bl	8007758 <HAL_DMA_Init>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d001      	beq.n	800628c <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 8006288:	f7ff f978 	bl	800557c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a10      	ldr	r2, [pc, #64]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006290:	655a      	str	r2, [r3, #84]	; 0x54
 8006292:	4a0f      	ldr	r2, [pc, #60]	; (80062d0 <HAL_SPI_MspInit+0x218>)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8006298:	2200      	movs	r2, #0
 800629a:	2105      	movs	r1, #5
 800629c:	2024      	movs	r0, #36	; 0x24
 800629e:	f001 fa31 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80062a2:	2024      	movs	r0, #36	; 0x24
 80062a4:	f001 fa4a 	bl	800773c <HAL_NVIC_EnableIRQ>
}
 80062a8:	bf00      	nop
 80062aa:	3730      	adds	r7, #48	; 0x30
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	40013000 	.word	0x40013000
 80062b4:	40021000 	.word	0x40021000
 80062b8:	20000b60 	.word	0x20000b60
 80062bc:	40020444 	.word	0x40020444
 80062c0:	40003800 	.word	0x40003800
 80062c4:	48000400 	.word	0x48000400
 80062c8:	20000ba8 	.word	0x20000ba8
 80062cc:	40020044 	.word	0x40020044
 80062d0:	20000bf0 	.word	0x20000bf0
 80062d4:	40020058 	.word	0x40020058

080062d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a1a      	ldr	r2, [pc, #104]	; (8006350 <HAL_TIM_Base_MspInit+0x78>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d114      	bne.n	8006314 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80062ea:	4b1a      	ldr	r3, [pc, #104]	; (8006354 <HAL_TIM_Base_MspInit+0x7c>)
 80062ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ee:	4a19      	ldr	r2, [pc, #100]	; (8006354 <HAL_TIM_Base_MspInit+0x7c>)
 80062f0:	f043 0304 	orr.w	r3, r3, #4
 80062f4:	6593      	str	r3, [r2, #88]	; 0x58
 80062f6:	4b17      	ldr	r3, [pc, #92]	; (8006354 <HAL_TIM_Base_MspInit+0x7c>)
 80062f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062fa:	f003 0304 	and.w	r3, r3, #4
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8006302:	2200      	movs	r2, #0
 8006304:	2105      	movs	r1, #5
 8006306:	201e      	movs	r0, #30
 8006308:	f001 f9fc 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800630c:	201e      	movs	r0, #30
 800630e:	f001 fa15 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8006312:	e018      	b.n	8006346 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM6)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a0f      	ldr	r2, [pc, #60]	; (8006358 <HAL_TIM_Base_MspInit+0x80>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d113      	bne.n	8006346 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800631e:	4b0d      	ldr	r3, [pc, #52]	; (8006354 <HAL_TIM_Base_MspInit+0x7c>)
 8006320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006322:	4a0c      	ldr	r2, [pc, #48]	; (8006354 <HAL_TIM_Base_MspInit+0x7c>)
 8006324:	f043 0310 	orr.w	r3, r3, #16
 8006328:	6593      	str	r3, [r2, #88]	; 0x58
 800632a:	4b0a      	ldr	r3, [pc, #40]	; (8006354 <HAL_TIM_Base_MspInit+0x7c>)
 800632c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800632e:	f003 0310 	and.w	r3, r3, #16
 8006332:	60bb      	str	r3, [r7, #8]
 8006334:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
 8006336:	2200      	movs	r2, #0
 8006338:	2107      	movs	r1, #7
 800633a:	2036      	movs	r0, #54	; 0x36
 800633c:	f001 f9e2 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006340:	2036      	movs	r0, #54	; 0x36
 8006342:	f001 f9fb 	bl	800773c <HAL_NVIC_EnableIRQ>
}
 8006346:	bf00      	nop
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	40000800 	.word	0x40000800
 8006354:	40021000 	.word	0x40021000
 8006358:	40001000 	.word	0x40001000

0800635c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b0ae      	sub	sp, #184	; 0xb8
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006364:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006368:	2200      	movs	r2, #0
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	605a      	str	r2, [r3, #4]
 800636e:	609a      	str	r2, [r3, #8]
 8006370:	60da      	str	r2, [r3, #12]
 8006372:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006374:	f107 031c 	add.w	r3, r7, #28
 8006378:	2288      	movs	r2, #136	; 0x88
 800637a:	2100      	movs	r1, #0
 800637c:	4618      	mov	r0, r3
 800637e:	f00c fdc6 	bl	8012f0e <memset>
  if(huart->Instance==USART2)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a74      	ldr	r2, [pc, #464]	; (8006558 <HAL_UART_MspInit+0x1fc>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d16e      	bne.n	800646a <HAL_UART_MspInit+0x10e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800638c:	2302      	movs	r3, #2
 800638e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006390:	2300      	movs	r3, #0
 8006392:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006394:	f107 031c 	add.w	r3, r7, #28
 8006398:	4618      	mov	r0, r3
 800639a:	f004 fa19 	bl	800a7d0 <HAL_RCCEx_PeriphCLKConfig>
 800639e:	4603      	mov	r3, r0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d001      	beq.n	80063a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80063a4:	f7ff f8ea 	bl	800557c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80063a8:	4b6c      	ldr	r3, [pc, #432]	; (800655c <HAL_UART_MspInit+0x200>)
 80063aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ac:	4a6b      	ldr	r2, [pc, #428]	; (800655c <HAL_UART_MspInit+0x200>)
 80063ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063b2:	6593      	str	r3, [r2, #88]	; 0x58
 80063b4:	4b69      	ldr	r3, [pc, #420]	; (800655c <HAL_UART_MspInit+0x200>)
 80063b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063bc:	61bb      	str	r3, [r7, #24]
 80063be:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063c0:	4b66      	ldr	r3, [pc, #408]	; (800655c <HAL_UART_MspInit+0x200>)
 80063c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063c4:	4a65      	ldr	r2, [pc, #404]	; (800655c <HAL_UART_MspInit+0x200>)
 80063c6:	f043 0301 	orr.w	r3, r3, #1
 80063ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80063cc:	4b63      	ldr	r3, [pc, #396]	; (800655c <HAL_UART_MspInit+0x200>)
 80063ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	617b      	str	r3, [r7, #20]
 80063d6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = LOG_TX_Pin|LOG_RX_Pin;
 80063d8:	230c      	movs	r3, #12
 80063da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063de:	2302      	movs	r3, #2
 80063e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063e4:	2300      	movs	r3, #0
 80063e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063ea:	2303      	movs	r3, #3
 80063ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80063f0:	2307      	movs	r3, #7
 80063f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063f6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80063fa:	4619      	mov	r1, r3
 80063fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006400:	f001 fc2e 	bl	8007c60 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8006404:	4b56      	ldr	r3, [pc, #344]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006406:	4a57      	ldr	r2, [pc, #348]	; (8006564 <HAL_UART_MspInit+0x208>)
 8006408:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 800640a:	4b55      	ldr	r3, [pc, #340]	; (8006560 <HAL_UART_MspInit+0x204>)
 800640c:	2202      	movs	r2, #2
 800640e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006410:	4b53      	ldr	r3, [pc, #332]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006412:	2210      	movs	r2, #16
 8006414:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006416:	4b52      	ldr	r3, [pc, #328]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006418:	2200      	movs	r2, #0
 800641a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800641c:	4b50      	ldr	r3, [pc, #320]	; (8006560 <HAL_UART_MspInit+0x204>)
 800641e:	2280      	movs	r2, #128	; 0x80
 8006420:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006422:	4b4f      	ldr	r3, [pc, #316]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006424:	2200      	movs	r2, #0
 8006426:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006428:	4b4d      	ldr	r3, [pc, #308]	; (8006560 <HAL_UART_MspInit+0x204>)
 800642a:	2200      	movs	r2, #0
 800642c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800642e:	4b4c      	ldr	r3, [pc, #304]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006430:	2200      	movs	r2, #0
 8006432:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006434:	4b4a      	ldr	r3, [pc, #296]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006436:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800643a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800643c:	4848      	ldr	r0, [pc, #288]	; (8006560 <HAL_UART_MspInit+0x204>)
 800643e:	f001 f98b 	bl	8007758 <HAL_DMA_Init>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8006448:	f7ff f898 	bl	800557c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	4a44      	ldr	r2, [pc, #272]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006450:	66da      	str	r2, [r3, #108]	; 0x6c
 8006452:	4a43      	ldr	r2, [pc, #268]	; (8006560 <HAL_UART_MspInit+0x204>)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006458:	2200      	movs	r2, #0
 800645a:	2105      	movs	r1, #5
 800645c:	2026      	movs	r0, #38	; 0x26
 800645e:	f001 f951 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006462:	2026      	movs	r0, #38	; 0x26
 8006464:	f001 f96a 	bl	800773c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006468:	e071      	b.n	800654e <HAL_UART_MspInit+0x1f2>
  else if(huart->Instance==USART3)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a3e      	ldr	r2, [pc, #248]	; (8006568 <HAL_UART_MspInit+0x20c>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d16c      	bne.n	800654e <HAL_UART_MspInit+0x1f2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006474:	2304      	movs	r3, #4
 8006476:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8006478:	2300      	movs	r3, #0
 800647a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800647c:	f107 031c 	add.w	r3, r7, #28
 8006480:	4618      	mov	r0, r3
 8006482:	f004 f9a5 	bl	800a7d0 <HAL_RCCEx_PeriphCLKConfig>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d001      	beq.n	8006490 <HAL_UART_MspInit+0x134>
      Error_Handler();
 800648c:	f7ff f876 	bl	800557c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006490:	4b32      	ldr	r3, [pc, #200]	; (800655c <HAL_UART_MspInit+0x200>)
 8006492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006494:	4a31      	ldr	r2, [pc, #196]	; (800655c <HAL_UART_MspInit+0x200>)
 8006496:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800649a:	6593      	str	r3, [r2, #88]	; 0x58
 800649c:	4b2f      	ldr	r3, [pc, #188]	; (800655c <HAL_UART_MspInit+0x200>)
 800649e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064a4:	613b      	str	r3, [r7, #16]
 80064a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80064a8:	4b2c      	ldr	r3, [pc, #176]	; (800655c <HAL_UART_MspInit+0x200>)
 80064aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064ac:	4a2b      	ldr	r2, [pc, #172]	; (800655c <HAL_UART_MspInit+0x200>)
 80064ae:	f043 0304 	orr.w	r3, r3, #4
 80064b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80064b4:	4b29      	ldr	r3, [pc, #164]	; (800655c <HAL_UART_MspInit+0x200>)
 80064b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064b8:	f003 0304 	and.w	r3, r3, #4
 80064bc:	60fb      	str	r3, [r7, #12]
 80064be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80064c0:	2330      	movs	r3, #48	; 0x30
 80064c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064c6:	2302      	movs	r3, #2
 80064c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064cc:	2300      	movs	r3, #0
 80064ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80064d2:	2303      	movs	r3, #3
 80064d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80064d8:	2307      	movs	r3, #7
 80064da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064de:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80064e2:	4619      	mov	r1, r3
 80064e4:	4821      	ldr	r0, [pc, #132]	; (800656c <HAL_UART_MspInit+0x210>)
 80064e6:	f001 fbbb 	bl	8007c60 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80064ea:	4b21      	ldr	r3, [pc, #132]	; (8006570 <HAL_UART_MspInit+0x214>)
 80064ec:	4a21      	ldr	r2, [pc, #132]	; (8006574 <HAL_UART_MspInit+0x218>)
 80064ee:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 80064f0:	4b1f      	ldr	r3, [pc, #124]	; (8006570 <HAL_UART_MspInit+0x214>)
 80064f2:	2202      	movs	r2, #2
 80064f4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064f6:	4b1e      	ldr	r3, [pc, #120]	; (8006570 <HAL_UART_MspInit+0x214>)
 80064f8:	2210      	movs	r2, #16
 80064fa:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80064fc:	4b1c      	ldr	r3, [pc, #112]	; (8006570 <HAL_UART_MspInit+0x214>)
 80064fe:	2200      	movs	r2, #0
 8006500:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006502:	4b1b      	ldr	r3, [pc, #108]	; (8006570 <HAL_UART_MspInit+0x214>)
 8006504:	2280      	movs	r2, #128	; 0x80
 8006506:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006508:	4b19      	ldr	r3, [pc, #100]	; (8006570 <HAL_UART_MspInit+0x214>)
 800650a:	2200      	movs	r2, #0
 800650c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800650e:	4b18      	ldr	r3, [pc, #96]	; (8006570 <HAL_UART_MspInit+0x214>)
 8006510:	2200      	movs	r2, #0
 8006512:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8006514:	4b16      	ldr	r3, [pc, #88]	; (8006570 <HAL_UART_MspInit+0x214>)
 8006516:	2200      	movs	r2, #0
 8006518:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800651a:	4b15      	ldr	r3, [pc, #84]	; (8006570 <HAL_UART_MspInit+0x214>)
 800651c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006520:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006522:	4813      	ldr	r0, [pc, #76]	; (8006570 <HAL_UART_MspInit+0x214>)
 8006524:	f001 f918 	bl	8007758 <HAL_DMA_Init>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <HAL_UART_MspInit+0x1d6>
      Error_Handler();
 800652e:	f7ff f825 	bl	800557c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a0e      	ldr	r2, [pc, #56]	; (8006570 <HAL_UART_MspInit+0x214>)
 8006536:	66da      	str	r2, [r3, #108]	; 0x6c
 8006538:	4a0d      	ldr	r2, [pc, #52]	; (8006570 <HAL_UART_MspInit+0x214>)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800653e:	2200      	movs	r2, #0
 8006540:	2105      	movs	r1, #5
 8006542:	2027      	movs	r0, #39	; 0x27
 8006544:	f001 f8de 	bl	8007704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006548:	2027      	movs	r0, #39	; 0x27
 800654a:	f001 f8f7 	bl	800773c <HAL_NVIC_EnableIRQ>
}
 800654e:	bf00      	nop
 8006550:	37b8      	adds	r7, #184	; 0xb8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	40004400 	.word	0x40004400
 800655c:	40021000 	.word	0x40021000
 8006560:	20000dd8 	.word	0x20000dd8
 8006564:	40020080 	.word	0x40020080
 8006568:	40004800 	.word	0x40004800
 800656c:	48000800 	.word	0x48000800
 8006570:	20000e20 	.word	0x20000e20
 8006574:	4002001c 	.word	0x4002001c

08006578 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b08c      	sub	sp, #48	; 0x30
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006580:	2300      	movs	r3, #0
 8006582:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006584:	2300      	movs	r3, #0
 8006586:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8006588:	2200      	movs	r2, #0
 800658a:	6879      	ldr	r1, [r7, #4]
 800658c:	2019      	movs	r0, #25
 800658e:	f001 f8b9 	bl	8007704 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006592:	2019      	movs	r0, #25
 8006594:	f001 f8d2 	bl	800773c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8006598:	4b1e      	ldr	r3, [pc, #120]	; (8006614 <HAL_InitTick+0x9c>)
 800659a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800659c:	4a1d      	ldr	r2, [pc, #116]	; (8006614 <HAL_InitTick+0x9c>)
 800659e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80065a2:	6613      	str	r3, [r2, #96]	; 0x60
 80065a4:	4b1b      	ldr	r3, [pc, #108]	; (8006614 <HAL_InitTick+0x9c>)
 80065a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065ac:	60fb      	str	r3, [r7, #12]
 80065ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80065b0:	f107 0210 	add.w	r2, r7, #16
 80065b4:	f107 0314 	add.w	r3, r7, #20
 80065b8:	4611      	mov	r1, r2
 80065ba:	4618      	mov	r0, r3
 80065bc:	f004 f876 	bl	800a6ac <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80065c0:	f004 f85e 	bl	800a680 <HAL_RCC_GetPCLK2Freq>
 80065c4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80065c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c8:	4a13      	ldr	r2, [pc, #76]	; (8006618 <HAL_InitTick+0xa0>)
 80065ca:	fba2 2303 	umull	r2, r3, r2, r3
 80065ce:	0c9b      	lsrs	r3, r3, #18
 80065d0:	3b01      	subs	r3, #1
 80065d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80065d4:	4b11      	ldr	r3, [pc, #68]	; (800661c <HAL_InitTick+0xa4>)
 80065d6:	4a12      	ldr	r2, [pc, #72]	; (8006620 <HAL_InitTick+0xa8>)
 80065d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80065da:	4b10      	ldr	r3, [pc, #64]	; (800661c <HAL_InitTick+0xa4>)
 80065dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80065e0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80065e2:	4a0e      	ldr	r2, [pc, #56]	; (800661c <HAL_InitTick+0xa4>)
 80065e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80065e8:	4b0c      	ldr	r3, [pc, #48]	; (800661c <HAL_InitTick+0xa4>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065ee:	4b0b      	ldr	r3, [pc, #44]	; (800661c <HAL_InitTick+0xa4>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80065f4:	4809      	ldr	r0, [pc, #36]	; (800661c <HAL_InitTick+0xa4>)
 80065f6:	f006 fccb 	bl	800cf90 <HAL_TIM_Base_Init>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d104      	bne.n	800660a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8006600:	4806      	ldr	r0, [pc, #24]	; (800661c <HAL_InitTick+0xa4>)
 8006602:	f006 fd1d 	bl	800d040 <HAL_TIM_Base_Start_IT>
 8006606:	4603      	mov	r3, r0
 8006608:	e000      	b.n	800660c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
}
 800660c:	4618      	mov	r0, r3
 800660e:	3730      	adds	r7, #48	; 0x30
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	40021000 	.word	0x40021000
 8006618:	431bde83 	.word	0x431bde83
 800661c:	20003320 	.word	0x20003320
 8006620:	40012c00 	.word	0x40012c00

08006624 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM1 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8006624:	b480      	push	{r7}
 8006626:	af00      	add	r7, sp, #0
  /* Disable TIM1 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);
 8006628:	4b06      	ldr	r3, [pc, #24]	; (8006644 <HAL_SuspendTick+0x20>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	4b05      	ldr	r3, [pc, #20]	; (8006644 <HAL_SuspendTick+0x20>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0201 	bic.w	r2, r2, #1
 8006636:	60da      	str	r2, [r3, #12]
}
 8006638:	bf00      	nop
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	20003320 	.word	0x20003320

08006648 <HAL_ResumeTick>:
  * @note   Enable the tick increment by Enabling TIM1 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_ResumeTick(void)
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
  /* Enable TIM1 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 800664c:	4b06      	ldr	r3, [pc, #24]	; (8006668 <HAL_ResumeTick+0x20>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	4b05      	ldr	r3, [pc, #20]	; (8006668 <HAL_ResumeTick+0x20>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	60da      	str	r2, [r3, #12]
}
 800665c:	bf00      	nop
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	20003320 	.word	0x20003320

0800666c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006670:	e7fe      	b.n	8006670 <NMI_Handler+0x4>

08006672 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006672:	b480      	push	{r7}
 8006674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006676:	e7fe      	b.n	8006676 <HardFault_Handler+0x4>

08006678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006678:	b480      	push	{r7}
 800667a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800667c:	e7fe      	b.n	800667c <MemManage_Handler+0x4>

0800667e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800667e:	b480      	push	{r7}
 8006680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006682:	e7fe      	b.n	8006682 <BusFault_Handler+0x4>

08006684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006684:	b480      	push	{r7}
 8006686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006688:	e7fe      	b.n	8006688 <UsageFault_Handler+0x4>

0800668a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800668a:	b480      	push	{r7}
 800668c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800668e:	bf00      	nop
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 800669c:	2002      	movs	r0, #2
 800669e:	f001 fcd3 	bl	8008048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80066a2:	bf00      	nop
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 80066aa:	2004      	movs	r0, #4
 80066ac:	f001 fccc 	bl	8008048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80066b0:	bf00      	nop
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80066b8:	4802      	ldr	r0, [pc, #8]	; (80066c4 <DMA1_Channel2_IRQHandler+0x10>)
 80066ba:	f001 f9e4 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80066be:	bf00      	nop
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	20000e20 	.word	0x20000e20

080066c8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80066cc:	4802      	ldr	r0, [pc, #8]	; (80066d8 <DMA1_Channel4_IRQHandler+0x10>)
 80066ce:	f001 f9da 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80066d2:	bf00      	nop
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	20000ba8 	.word	0x20000ba8

080066dc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80066e0:	4802      	ldr	r0, [pc, #8]	; (80066ec <DMA1_Channel5_IRQHandler+0x10>)
 80066e2:	f001 f9d0 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80066e6:	bf00      	nop
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	20000bf0 	.word	0x20000bf0

080066f0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80066f4:	4802      	ldr	r0, [pc, #8]	; (8006700 <DMA1_Channel6_IRQHandler+0x10>)
 80066f6:	f001 f9c6 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80066fa:	bf00      	nop
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	20000a2c 	.word	0x20000a2c

08006704 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8006708:	4802      	ldr	r0, [pc, #8]	; (8006714 <DMA1_Channel7_IRQHandler+0x10>)
 800670a:	f001 f9bc 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800670e:	bf00      	nop
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20000dd8 	.word	0x20000dd8

08006718 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800671c:	4802      	ldr	r0, [pc, #8]	; (8006728 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800671e:	f006 fcff 	bl	800d120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8006722:	bf00      	nop
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	20003320 	.word	0x20003320

0800672c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006730:	4802      	ldr	r0, [pc, #8]	; (800673c <TIM4_IRQHandler+0x10>)
 8006732:	f006 fcf5 	bl	800d120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006736:	bf00      	nop
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	20000c38 	.word	0x20000c38

08006740 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006744:	4802      	ldr	r0, [pc, #8]	; (8006750 <I2C1_EV_IRQHandler+0x10>)
 8006746:	f002 f849 	bl	80087dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800674a:	bf00      	nop
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	20000990 	.word	0x20000990

08006754 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8006758:	4802      	ldr	r0, [pc, #8]	; (8006764 <I2C1_ER_IRQHandler+0x10>)
 800675a:	f002 f859 	bl	8008810 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800675e:	bf00      	nop
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000990 	.word	0x20000990

08006768 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800676c:	4802      	ldr	r0, [pc, #8]	; (8006778 <SPI1_IRQHandler+0x10>)
 800676e:	f005 ffd9 	bl	800c724 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8006772:	bf00      	nop
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	20000a98 	.word	0x20000a98

0800677c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006780:	4802      	ldr	r0, [pc, #8]	; (800678c <SPI2_IRQHandler+0x10>)
 8006782:	f005 ffcf 	bl	800c724 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006786:	bf00      	nop
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	20000afc 	.word	0x20000afc

08006790 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006794:	4802      	ldr	r0, [pc, #8]	; (80067a0 <USART2_IRQHandler+0x10>)
 8006796:	f007 f9e1 	bl	800db5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800679a:	bf00      	nop
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	20000cd0 	.word	0x20000cd0

080067a4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80067a8:	4802      	ldr	r0, [pc, #8]	; (80067b4 <USART3_IRQHandler+0x10>)
 80067aa:	f007 f9d7 	bl	800db5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80067ae:	bf00      	nop
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	20000d54 	.word	0x20000d54

080067b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80067bc:	4802      	ldr	r0, [pc, #8]	; (80067c8 <TIM6_DAC_IRQHandler+0x10>)
 80067be:	f006 fcaf 	bl	800d120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80067c2:	bf00      	nop
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	20000c84 	.word	0x20000c84

080067cc <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80067d0:	4802      	ldr	r0, [pc, #8]	; (80067dc <DMA2_Channel4_IRQHandler+0x10>)
 80067d2:	f001 f958 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 80067d6:	bf00      	nop
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000b60 	.word	0x20000b60

080067e0 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80067e4:	4802      	ldr	r0, [pc, #8]	; (80067f0 <DMA2_Channel6_IRQHandler+0x10>)
 80067e6:	f001 f94e 	bl	8007a86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 80067ea:	bf00      	nop
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	200009e4 	.word	0x200009e4

080067f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
	return 1;
 80067f8:	2301      	movs	r3, #1
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <_kill>:

int _kill(int pid, int sig)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800680e:	f00c f9a1 	bl	8012b54 <__errno>
 8006812:	4603      	mov	r3, r0
 8006814:	2216      	movs	r2, #22
 8006816:	601a      	str	r2, [r3, #0]
	return -1;
 8006818:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800681c:	4618      	mov	r0, r3
 800681e:	3708      	adds	r7, #8
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <_exit>:

void _exit (int status)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800682c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f7ff ffe7 	bl	8006804 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006836:	e7fe      	b.n	8006836 <_exit+0x12>

08006838 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006844:	2300      	movs	r3, #0
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	e00a      	b.n	8006860 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800684a:	f3af 8000 	nop.w
 800684e:	4601      	mov	r1, r0
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	1c5a      	adds	r2, r3, #1
 8006854:	60ba      	str	r2, [r7, #8]
 8006856:	b2ca      	uxtb	r2, r1
 8006858:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	3301      	adds	r3, #1
 800685e:	617b      	str	r3, [r7, #20]
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	429a      	cmp	r2, r3
 8006866:	dbf0      	blt.n	800684a <_read+0x12>
	}

return len;
 8006868:	687b      	ldr	r3, [r7, #4]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3718      	adds	r7, #24
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b086      	sub	sp, #24
 8006876:	af00      	add	r7, sp, #0
 8006878:	60f8      	str	r0, [r7, #12]
 800687a:	60b9      	str	r1, [r7, #8]
 800687c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800687e:	2300      	movs	r3, #0
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	e009      	b.n	8006898 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	60ba      	str	r2, [r7, #8]
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	3301      	adds	r3, #1
 8006896:	617b      	str	r3, [r7, #20]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	429a      	cmp	r2, r3
 800689e:	dbf1      	blt.n	8006884 <_write+0x12>
	}
	return len;
 80068a0:	687b      	ldr	r3, [r7, #4]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3718      	adds	r7, #24
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <_close>:

int _close(int file)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
	return -1;
 80068b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr

080068c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80068c2:	b480      	push	{r7}
 80068c4:	b083      	sub	sp, #12
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
 80068ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80068d2:	605a      	str	r2, [r3, #4]
	return 0;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <_isatty>:

int _isatty(int file)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b083      	sub	sp, #12
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
	return 1;
 80068ea:	2301      	movs	r3, #1
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]
	return 0;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
	...

08006914 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800691c:	4a14      	ldr	r2, [pc, #80]	; (8006970 <_sbrk+0x5c>)
 800691e:	4b15      	ldr	r3, [pc, #84]	; (8006974 <_sbrk+0x60>)
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006928:	4b13      	ldr	r3, [pc, #76]	; (8006978 <_sbrk+0x64>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d102      	bne.n	8006936 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006930:	4b11      	ldr	r3, [pc, #68]	; (8006978 <_sbrk+0x64>)
 8006932:	4a12      	ldr	r2, [pc, #72]	; (800697c <_sbrk+0x68>)
 8006934:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006936:	4b10      	ldr	r3, [pc, #64]	; (8006978 <_sbrk+0x64>)
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4413      	add	r3, r2
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	429a      	cmp	r2, r3
 8006942:	d207      	bcs.n	8006954 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006944:	f00c f906 	bl	8012b54 <__errno>
 8006948:	4603      	mov	r3, r0
 800694a:	220c      	movs	r2, #12
 800694c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800694e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006952:	e009      	b.n	8006968 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006954:	4b08      	ldr	r3, [pc, #32]	; (8006978 <_sbrk+0x64>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800695a:	4b07      	ldr	r3, [pc, #28]	; (8006978 <_sbrk+0x64>)
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4413      	add	r3, r2
 8006962:	4a05      	ldr	r2, [pc, #20]	; (8006978 <_sbrk+0x64>)
 8006964:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006966:	68fb      	ldr	r3, [r7, #12]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3718      	adds	r7, #24
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	20018000 	.word	0x20018000
 8006974:	00000c00 	.word	0x00000c00
 8006978:	2000336c 	.word	0x2000336c
 800697c:	200082c8 	.word	0x200082c8

08006980 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8006980:	b480      	push	{r7}
 8006982:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006984:	4b06      	ldr	r3, [pc, #24]	; (80069a0 <SystemInit+0x20>)
 8006986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800698a:	4a05      	ldr	r2, [pc, #20]	; (80069a0 <SystemInit+0x20>)
 800698c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8006994:	bf00      	nop
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	e000ed00 	.word	0xe000ed00

080069a4 <W25_SELECT>:

extern void Report(const uint8_t addTime, const char *fmt, ...);

//------------------------------------------------------------------------------------------

void W25_SELECT()   { W25_SEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET);//set to 0
 80069a4:	b580      	push	{r7, lr}
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	2200      	movs	r2, #0
 80069aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069ae:	4802      	ldr	r0, [pc, #8]	; (80069b8 <W25_SELECT+0x14>)
 80069b0:	f001 fb18 	bl	8007fe4 <HAL_GPIO_WritePin>
 80069b4:	bf00      	nop
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	48000400 	.word	0x48000400

080069bc <W25_UNSELECT>:
void W25_UNSELECT() { W25_UNSEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET);//set to 1
 80069bc:	b580      	push	{r7, lr}
 80069be:	af00      	add	r7, sp, #0
 80069c0:	2201      	movs	r2, #1
 80069c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069c6:	4802      	ldr	r0, [pc, #8]	; (80069d0 <W25_UNSELECT+0x14>)
 80069c8:	f001 fb0c 	bl	8007fe4 <HAL_GPIO_WritePin>
 80069cc:	bf00      	nop
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	48000400 	.word	0x48000400

080069d4 <W25qxx_Spi>:
//void W25_SELECT()   { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET); }//set to 0
//void W25_UNSELECT() { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET); }//set to 1

//------------------------------------------------------------------------------------------
uint8_t W25qxx_Spi(uint8_t Data)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af02      	add	r7, sp, #8
 80069da:	4603      	mov	r3, r0
 80069dc:	71fb      	strb	r3, [r7, #7]
uint8_t ret;

    if (HAL_SPI_TransmitReceive(portFLASH, &Data, &ret, 1, min_wait_ms) != HAL_OK) devError |= devSPI;
 80069de:	4b0c      	ldr	r3, [pc, #48]	; (8006a10 <W25qxx_Spi+0x3c>)
 80069e0:	6818      	ldr	r0, [r3, #0]
 80069e2:	23fa      	movs	r3, #250	; 0xfa
 80069e4:	f107 020f 	add.w	r2, r7, #15
 80069e8:	1df9      	adds	r1, r7, #7
 80069ea:	9300      	str	r3, [sp, #0]
 80069ec:	2301      	movs	r3, #1
 80069ee:	f005 fa06 	bl	800bdfe <HAL_SPI_TransmitReceive>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d006      	beq.n	8006a06 <W25qxx_Spi+0x32>
 80069f8:	4b06      	ldr	r3, [pc, #24]	; (8006a14 <W25qxx_Spi+0x40>)
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	4b04      	ldr	r3, [pc, #16]	; (8006a14 <W25qxx_Spi+0x40>)
 8006a04:	801a      	strh	r2, [r3, #0]

    return ret;
 8006a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	20000010 	.word	0x20000010
 8006a14:	20001b00 	.word	0x20001b00

08006a18 <W25qxx_Reset>:
//------------------------------------------------------------------------------------------
void W25qxx_Reset(void)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	af00      	add	r7, sp, #0
	W25qxx_Delay(100);
 8006a1c:	2064      	movs	r0, #100	; 0x64
 8006a1e:	f000 fd95 	bl	800754c <HAL_Delay>

	W25_SELECT();
 8006a22:	f7ff ffbf 	bl	80069a4 <W25_SELECT>
		W25qxx_Spi(EN_RESET);
 8006a26:	2066      	movs	r0, #102	; 0x66
 8006a28:	f7ff ffd4 	bl	80069d4 <W25qxx_Spi>
		W25qxx_Spi(CHIP_RESET);
 8006a2c:	2099      	movs	r0, #153	; 0x99
 8006a2e:	f7ff ffd1 	bl	80069d4 <W25qxx_Spi>
	W25_UNSELECT();
 8006a32:	f7ff ffc3 	bl	80069bc <W25_UNSELECT>

	W25qxx_Delay(100);
 8006a36:	2064      	movs	r0, #100	; 0x64
 8006a38:	f000 fd88 	bl	800754c <HAL_Delay>
}
 8006a3c:	bf00      	nop
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <W25qxx_ReadID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_ReadID(void)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
uint32_t Temp[3] = {0};
 8006a46:	1d3b      	adds	r3, r7, #4
 8006a48:	2200      	movs	r2, #0
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	605a      	str	r2, [r3, #4]
 8006a4e:	609a      	str	r2, [r3, #8]

    W25_SELECT();//set to 0
 8006a50:	f7ff ffa8 	bl	80069a4 <W25_SELECT>

    W25qxx_Spi(JEDEC_ID);
 8006a54:	209f      	movs	r0, #159	; 0x9f
 8006a56:	f7ff ffbd 	bl	80069d4 <W25qxx_Spi>
    Temp[0] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006a5a:	20a5      	movs	r0, #165	; 0xa5
 8006a5c:	f7ff ffba 	bl	80069d4 <W25qxx_Spi>
 8006a60:	4603      	mov	r3, r0
 8006a62:	607b      	str	r3, [r7, #4]
    Temp[1] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006a64:	20a5      	movs	r0, #165	; 0xa5
 8006a66:	f7ff ffb5 	bl	80069d4 <W25qxx_Spi>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	60bb      	str	r3, [r7, #8]
    Temp[2] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006a6e:	20a5      	movs	r0, #165	; 0xa5
 8006a70:	f7ff ffb0 	bl	80069d4 <W25qxx_Spi>
 8006a74:	4603      	mov	r3, r0
 8006a76:	60fb      	str	r3, [r7, #12]

    W25_UNSELECT();//set to 1
 8006a78:	f7ff ffa0 	bl	80069bc <W25_UNSELECT>

    return ((Temp[0] << 16) | (Temp[1] << 8) | Temp[2]);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	041a      	lsls	r2, r3, #16
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	431a      	orrs	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	4313      	orrs	r3, r2
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3710      	adds	r7, #16
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
	...

08006a94 <W25qxx_ReadUniqID>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadUniqID(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
	uint8_t dat[] = {READ_UID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};
 8006a9a:	4a18      	ldr	r2, [pc, #96]	; (8006afc <W25qxx_ReadUniqID+0x68>)
 8006a9c:	463b      	mov	r3, r7
 8006a9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006aa2:	6018      	str	r0, [r3, #0]
 8006aa4:	3304      	adds	r3, #4
 8006aa6:	7019      	strb	r1, [r3, #0]
    W25_SELECT();
 8006aa8:	f7ff ff7c 	bl	80069a4 <W25_SELECT>

    //W25qxx_Spi(READ_UID);
    //for (uint8_t i = 0; i < 4; i++) W25qxx_Spi(W25QXX_DUMMY_BYTE);
    //for (uint8_t i = 0; i < 8; i++) w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
    if (HAL_SPI_Transmit(portFLASH, dat, sizeof(dat), min_wait_ms) != HAL_OK) devError |= devSPI;
 8006aac:	4b14      	ldr	r3, [pc, #80]	; (8006b00 <W25qxx_ReadUniqID+0x6c>)
 8006aae:	6818      	ldr	r0, [r3, #0]
 8006ab0:	23fa      	movs	r3, #250	; 0xfa
 8006ab2:	4639      	mov	r1, r7
 8006ab4:	2205      	movs	r2, #5
 8006ab6:	f004 ff04 	bl	800b8c2 <HAL_SPI_Transmit>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d006      	beq.n	8006ace <W25qxx_ReadUniqID+0x3a>
 8006ac0:	4b10      	ldr	r3, [pc, #64]	; (8006b04 <W25qxx_ReadUniqID+0x70>)
 8006ac2:	881b      	ldrh	r3, [r3, #0]
 8006ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	4b0e      	ldr	r3, [pc, #56]	; (8006b04 <W25qxx_ReadUniqID+0x70>)
 8006acc:	801a      	strh	r2, [r3, #0]
    if (HAL_SPI_Receive(portFLASH, w25qxx.UniqID, 8, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006ace:	4b0c      	ldr	r3, [pc, #48]	; (8006b00 <W25qxx_ReadUniqID+0x6c>)
 8006ad0:	6818      	ldr	r0, [r3, #0]
 8006ad2:	23fa      	movs	r3, #250	; 0xfa
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	490c      	ldr	r1, [pc, #48]	; (8006b08 <W25qxx_ReadUniqID+0x74>)
 8006ad8:	f005 f861 	bl	800bb9e <HAL_SPI_Receive>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d006      	beq.n	8006af0 <W25qxx_ReadUniqID+0x5c>
 8006ae2:	4b08      	ldr	r3, [pc, #32]	; (8006b04 <W25qxx_ReadUniqID+0x70>)
 8006ae4:	881b      	ldrh	r3, [r3, #0]
 8006ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	4b05      	ldr	r3, [pc, #20]	; (8006b04 <W25qxx_ReadUniqID+0x70>)
 8006aee:	801a      	strh	r2, [r3, #0]

    W25_UNSELECT();
 8006af0:	f7ff ff64 	bl	80069bc <W25_UNSELECT>
}
 8006af4:	bf00      	nop
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	08017c28 	.word	0x08017c28
 8006b00:	20000010 	.word	0x20000010
 8006b04:	20001b00 	.word	0x20001b00
 8006b08:	20003371 	.word	0x20003371

08006b0c <W25qxx_WriteEnable>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteEnable(void)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	af00      	add	r7, sp, #0
    W25_SELECT();
 8006b10:	f7ff ff48 	bl	80069a4 <W25_SELECT>

    W25qxx_Spi(WRITE_ENABLE);
 8006b14:	2006      	movs	r0, #6
 8006b16:	f7ff ff5d 	bl	80069d4 <W25qxx_Spi>

    W25_UNSELECT();
 8006b1a:	f7ff ff4f 	bl	80069bc <W25_UNSELECT>

    W25qxx_Delay(1);
 8006b1e:	2001      	movs	r0, #1
 8006b20:	f000 fd14 	bl	800754c <HAL_Delay>
}
 8006b24:	bf00      	nop
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <W25qxx_ReadStatusRegister>:

    W25qxx_Delay(1);
}
//------------------------------------------------------------------------------------------
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusReg)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	4603      	mov	r3, r0
 8006b30:	71fb      	strb	r3, [r7, #7]
uint8_t status = 0;
 8006b32:	2300      	movs	r3, #0
 8006b34:	73fb      	strb	r3, [r7, #15]

    W25_SELECT();
 8006b36:	f7ff ff35 	bl	80069a4 <W25_SELECT>

    switch (SelectStatusReg) {
 8006b3a:	79fb      	ldrb	r3, [r7, #7]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d002      	beq.n	8006b46 <W25qxx_ReadStatusRegister+0x1e>
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d00d      	beq.n	8006b60 <W25qxx_ReadStatusRegister+0x38>
 8006b44:	e019      	b.n	8006b7a <W25qxx_ReadStatusRegister+0x52>
        case 1:
            W25qxx_Spi(READ_STAT_REG1);
 8006b46:	2005      	movs	r0, #5
 8006b48:	f7ff ff44 	bl	80069d4 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006b4c:	20a5      	movs	r0, #165	; 0xa5
 8006b4e:	f7ff ff41 	bl	80069d4 <W25qxx_Spi>
 8006b52:	4603      	mov	r3, r0
 8006b54:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister1 = status;
 8006b56:	4a12      	ldr	r2, [pc, #72]	; (8006ba0 <W25qxx_ReadStatusRegister+0x78>)
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
 8006b5a:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
        break;
 8006b5e:	e018      	b.n	8006b92 <W25qxx_ReadStatusRegister+0x6a>
        case 2:
            W25qxx_Spi(READ_STAT_REG2);
 8006b60:	2035      	movs	r0, #53	; 0x35
 8006b62:	f7ff ff37 	bl	80069d4 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006b66:	20a5      	movs	r0, #165	; 0xa5
 8006b68:	f7ff ff34 	bl	80069d4 <W25qxx_Spi>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister2 = status;
 8006b70:	4a0b      	ldr	r2, [pc, #44]	; (8006ba0 <W25qxx_ReadStatusRegister+0x78>)
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
 8006b74:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        break;
 8006b78:	e00b      	b.n	8006b92 <W25qxx_ReadStatusRegister+0x6a>
        default : {
            W25qxx_Spi(READ_STAT_REG3);
 8006b7a:	2015      	movs	r0, #21
 8006b7c:	f7ff ff2a 	bl	80069d4 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006b80:	20a5      	movs	r0, #165	; 0xa5
 8006b82:	f7ff ff27 	bl	80069d4 <W25qxx_Spi>
 8006b86:	4603      	mov	r3, r0
 8006b88:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister3 = status;
 8006b8a:	4a05      	ldr	r2, [pc, #20]	; (8006ba0 <W25qxx_ReadStatusRegister+0x78>)
 8006b8c:	7bfb      	ldrb	r3, [r7, #15]
 8006b8e:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
        }
    }

    W25_UNSELECT();
 8006b92:	f7ff ff13 	bl	80069bc <W25_UNSELECT>

    return status;
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3710      	adds	r7, #16
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	20003370 	.word	0x20003370

08006ba4 <W25qxx_WaitForWriteEnd>:

    W25_UNSELECT();
}
//------------------------------------------------------------------------------------------
void W25qxx_WaitForWriteEnd(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
    W25qxx_Delay(1);
 8006ba8:	2001      	movs	r0, #1
 8006baa:	f000 fccf 	bl	800754c <HAL_Delay>

    W25_SELECT();
 8006bae:	f7ff fef9 	bl	80069a4 <W25_SELECT>

    W25qxx_Spi(READ_STAT_REG1);
 8006bb2:	2005      	movs	r0, #5
 8006bb4:	f7ff ff0e 	bl	80069d4 <W25qxx_Spi>
    do
    {
        w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006bb8:	20a5      	movs	r0, #165	; 0xa5
 8006bba:	f7ff ff0b 	bl	80069d4 <W25qxx_Spi>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	4b08      	ldr	r3, [pc, #32]	; (8006be4 <W25qxx_WaitForWriteEnd+0x40>)
 8006bc4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        W25qxx_Delay(1);
 8006bc8:	2001      	movs	r0, #1
 8006bca:	f000 fcbf 	bl	800754c <HAL_Delay>
    } while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8006bce:	4b05      	ldr	r3, [pc, #20]	; (8006be4 <W25qxx_WaitForWriteEnd+0x40>)
 8006bd0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006bd4:	f003 0301 	and.w	r3, r3, #1
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d1ed      	bne.n	8006bb8 <W25qxx_WaitForWriteEnd+0x14>

    W25_UNSELECT();
 8006bdc:	f7ff feee 	bl	80069bc <W25_UNSELECT>
}
 8006be0:	bf00      	nop
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	20003370 	.word	0x20003370

08006be8 <W25qxx_Init>:
//------------------------------------------------------------------------------------------
bool W25qxx_Init(void)
{
 8006be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bea:	b089      	sub	sp, #36	; 0x24
 8006bec:	af06      	add	r7, sp, #24

	W25qxx_Reset();
 8006bee:	f7ff ff13 	bl	8006a18 <W25qxx_Reset>


    w25qxx.Lock = 1;
 8006bf2:	4b54      	ldr	r3, [pc, #336]	; (8006d44 <W25qxx_Init+0x15c>)
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    bool ret = false;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	71fb      	strb	r3, [r7, #7]

    W25_UNSELECT();
 8006bfe:	f7ff fedd 	bl	80069bc <W25_UNSELECT>

    uint32_t id = W25qxx_ReadID() & 0xffff;
 8006c02:	f7ff ff1d 	bl	8006a40 <W25qxx_ReadID>
 8006c06:	4603      	mov	r3, r0
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	603b      	str	r3, [r7, #0]
//#ifdef W25QXX_DEBUG
    Report(1, "w25qxx Init Begin... Chip ID:0x%X\r\n", id);
 8006c0c:	683a      	ldr	r2, [r7, #0]
 8006c0e:	494e      	ldr	r1, [pc, #312]	; (8006d48 <W25qxx_Init+0x160>)
 8006c10:	2001      	movs	r0, #1
 8006c12:	f7fc fa39 	bl	8003088 <Report>
//#endif
    id &= 0xff;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	603b      	str	r3, [r7, #0]
    id -= 0x10;//0x4010;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	3b10      	subs	r3, #16
 8006c20:	603b      	str	r3, [r7, #0]
    if (id > 0x0a) id = 0;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b0a      	cmp	r3, #10
 8006c26:	d901      	bls.n	8006c2c <W25qxx_Init+0x44>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	603b      	str	r3, [r7, #0]
    w25qxx.ID         = id;              //W25Q10..W25Q512
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	b2da      	uxtb	r2, r3
 8006c30:	4b44      	ldr	r3, [pc, #272]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c32:	701a      	strb	r2, [r3, #0]
    w25qxx.BlockCount = all_chipBLK[id]; //0..1024;
 8006c34:	4a45      	ldr	r2, [pc, #276]	; (8006d4c <W25qxx_Init+0x164>)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c3c:	4a41      	ldr	r2, [pc, #260]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c3e:	f8c2 301b 	str.w	r3, [r2, #27]
//#ifdef W25QXX_DEBUG
    Report(1, "Chip %s\r\n", all_chipID[id]);
 8006c42:	4a43      	ldr	r2, [pc, #268]	; (8006d50 <W25qxx_Init+0x168>)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	4941      	ldr	r1, [pc, #260]	; (8006d54 <W25qxx_Init+0x16c>)
 8006c4e:	2001      	movs	r0, #1
 8006c50:	f7fc fa1a 	bl	8003088 <Report>
//#endif

    if (id) {
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d06b      	beq.n	8006d32 <W25qxx_Init+0x14a>
    	w25qxx.PageSize = 256;
 8006c5a:	4b3a      	ldr	r3, [pc, #232]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	725a      	strb	r2, [r3, #9]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f042 0201 	orr.w	r2, r2, #1
 8006c66:	729a      	strb	r2, [r3, #10]
    	w25qxx.SectorSize = 0x1000;
 8006c68:	4b36      	ldr	r3, [pc, #216]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	73da      	strb	r2, [r3, #15]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f042 0210 	orr.w	r2, r2, #16
 8006c74:	741a      	strb	r2, [r3, #16]
 8006c76:	2200      	movs	r2, #0
 8006c78:	745a      	strb	r2, [r3, #17]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	749a      	strb	r2, [r3, #18]
    	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8006c7e:	4b31      	ldr	r3, [pc, #196]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c80:	f8d3 301b 	ldr.w	r3, [r3, #27]
 8006c84:	011b      	lsls	r3, r3, #4
 8006c86:	4a2f      	ldr	r2, [pc, #188]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c88:	f8c2 3013 	str.w	r3, [r2, #19]
    	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8006c8c:	4b2d      	ldr	r3, [pc, #180]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c8e:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8006c92:	4a2c      	ldr	r2, [pc, #176]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c94:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8006c98:	fb02 f303 	mul.w	r3, r2, r3
 8006c9c:	4a29      	ldr	r2, [pc, #164]	; (8006d44 <W25qxx_Init+0x15c>)
 8006c9e:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006ca2:	b292      	uxth	r2, r2
 8006ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ca8:	4a26      	ldr	r2, [pc, #152]	; (8006d44 <W25qxx_Init+0x15c>)
 8006caa:	f8c2 300b 	str.w	r3, [r2, #11]
    	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8006cae:	4b25      	ldr	r3, [pc, #148]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cb0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006cb4:	011b      	lsls	r3, r3, #4
 8006cb6:	4a23      	ldr	r2, [pc, #140]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cb8:	f8c2 3017 	str.w	r3, [r2, #23]
    	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8006cbc:	4b21      	ldr	r3, [pc, #132]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cbe:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8006cc2:	4a20      	ldr	r2, [pc, #128]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cc4:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8006cc8:	fb02 f303 	mul.w	r3, r2, r3
 8006ccc:	0a9b      	lsrs	r3, r3, #10
 8006cce:	4a1d      	ldr	r2, [pc, #116]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cd0:	f8c2 301f 	str.w	r3, [r2, #31]
    	W25qxx_ReadUniqID();
 8006cd4:	f7ff fede 	bl	8006a94 <W25qxx_ReadUniqID>
    	W25qxx_ReadStatusRegister(1);
 8006cd8:	2001      	movs	r0, #1
 8006cda:	f7ff ff25 	bl	8006b28 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(2);
 8006cde:	2002      	movs	r0, #2
 8006ce0:	f7ff ff22 	bl	8006b28 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(3);
 8006ce4:	2003      	movs	r0, #3
 8006ce6:	f7ff ff1f 	bl	8006b28 <W25qxx_ReadStatusRegister>
    	ret = true;
 8006cea:	2301      	movs	r3, #1
 8006cec:	71fb      	strb	r3, [r7, #7]
                 "\tSector Size:\t%u bytes\r\n"
                 "\tSector Count:\t%u\r\n"
                 "\tBlock Size:\t%u bytes\r\n"
                 "\tBlock Count:\t%u\r\n"
                 "\tCapacity:\t%u KBytes\r\n",
                 w25qxx.PageSize,
 8006cee:	4b15      	ldr	r3, [pc, #84]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cf0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006cf4:	b29b      	uxth	r3, r3
    	Report(0,"\tPage Size:\t%u bytes\r\n"
 8006cf6:	461e      	mov	r6, r3
 8006cf8:	4b12      	ldr	r3, [pc, #72]	; (8006d44 <W25qxx_Init+0x15c>)
 8006cfa:	f8d3 500b 	ldr.w	r5, [r3, #11]
 8006cfe:	4b11      	ldr	r3, [pc, #68]	; (8006d44 <W25qxx_Init+0x15c>)
 8006d00:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006d04:	4a0f      	ldr	r2, [pc, #60]	; (8006d44 <W25qxx_Init+0x15c>)
 8006d06:	f8d2 2013 	ldr.w	r2, [r2, #19]
 8006d0a:	490e      	ldr	r1, [pc, #56]	; (8006d44 <W25qxx_Init+0x15c>)
 8006d0c:	f8d1 1017 	ldr.w	r1, [r1, #23]
 8006d10:	480c      	ldr	r0, [pc, #48]	; (8006d44 <W25qxx_Init+0x15c>)
 8006d12:	f8d0 001b 	ldr.w	r0, [r0, #27]
 8006d16:	4c0b      	ldr	r4, [pc, #44]	; (8006d44 <W25qxx_Init+0x15c>)
 8006d18:	f8d4 401f 	ldr.w	r4, [r4, #31]
 8006d1c:	9404      	str	r4, [sp, #16]
 8006d1e:	9003      	str	r0, [sp, #12]
 8006d20:	9102      	str	r1, [sp, #8]
 8006d22:	9201      	str	r2, [sp, #4]
 8006d24:	9300      	str	r3, [sp, #0]
 8006d26:	462b      	mov	r3, r5
 8006d28:	4632      	mov	r2, r6
 8006d2a:	490b      	ldr	r1, [pc, #44]	; (8006d58 <W25qxx_Init+0x170>)
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	f7fc f9ab 	bl	8003088 <Report>
                 w25qxx.BlockCount,
                 w25qxx.CapacityInKiloByte);
//#endif
    }

    w25qxx.Lock = 0;
 8006d32:	4b04      	ldr	r3, [pc, #16]	; (8006d44 <W25qxx_Init+0x15c>)
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return ret;
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d44:	20003370 	.word	0x20003370
 8006d48:	08017c30 	.word	0x08017c30
 8006d4c:	08018d10 	.word	0x08018d10
 8006d50:	20000138 	.word	0x20000138
 8006d54:	08017c54 	.word	0x08017c54
 8006d58:	08017c60 	.word	0x08017c60

08006d5c <W25qxx_getChipID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_getChipID()
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	af00      	add	r7, sp, #0
	return (uint32_t)w25qxx.ID;
 8006d60:	4b03      	ldr	r3, [pc, #12]	; (8006d70 <W25qxx_getChipID+0x14>)
 8006d62:	781b      	ldrb	r3, [r3, #0]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	20003370 	.word	0x20003370

08006d74 <W25qxx_getSectorCount>:
uint32_t W25qxx_getSectorCount()
{
 8006d74:	b480      	push	{r7}
 8006d76:	af00      	add	r7, sp, #0
	return w25qxx.SectorCount;
 8006d78:	4b03      	ldr	r3, [pc, #12]	; (8006d88 <W25qxx_getSectorCount+0x14>)
 8006d7a:	f8d3 3013 	ldr.w	r3, [r3, #19]
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	20003370 	.word	0x20003370

08006d8c <W25qxx_getSectorSize>:
uint32_t W25qxx_getSectorSize()
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
	return w25qxx.SectorSize;
 8006d90:	4b03      	ldr	r3, [pc, #12]	; (8006da0 <W25qxx_getSectorSize+0x14>)
 8006d92:	f8d3 300f 	ldr.w	r3, [r3, #15]
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	20003370 	.word	0x20003370

08006da4 <W25qxx_getPageSize>:
uint32_t W25qxx_getPageCount()
{
	return w25qxx.PageCount;
}
uint32_t W25qxx_getPageSize()
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
	return w25qxx.PageSize;
 8006da8:	4b04      	ldr	r3, [pc, #16]	; (8006dbc <W25qxx_getPageSize+0x18>)
 8006daa:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006dae:	b29b      	uxth	r3, r3
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	20003370 	.word	0x20003370

08006dc0 <W25qxx_EraseSector>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8006dc8:	e002      	b.n	8006dd0 <W25qxx_EraseSector+0x10>
 8006dca:	2001      	movs	r0, #1
 8006dcc:	f000 fbbe 	bl	800754c <HAL_Delay>
 8006dd0:	4b1c      	ldr	r3, [pc, #112]	; (8006e44 <W25qxx_EraseSector+0x84>)
 8006dd2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1f7      	bne.n	8006dca <W25qxx_EraseSector+0xa>

    w25qxx.Lock = 1;
 8006dda:	4b1a      	ldr	r3, [pc, #104]	; (8006e44 <W25qxx_EraseSector+0x84>)
 8006ddc:	2201      	movs	r2, #1
 8006dde:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#ifdef W25QXX_DEBUG
    uint32_t StartTime = HAL_GetTick();
    Report(1, "%u Begin...", SectorAddr);
#endif

    W25qxx_WaitForWriteEnd();
 8006de2:	f7ff fedf 	bl	8006ba4 <W25qxx_WaitForWriteEnd>
    SectorAddr = SectorAddr * w25qxx.SectorSize;
 8006de6:	4b17      	ldr	r3, [pc, #92]	; (8006e44 <W25qxx_EraseSector+0x84>)
 8006de8:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	fb02 f303 	mul.w	r3, r2, r3
 8006df2:	607b      	str	r3, [r7, #4]
    W25qxx_WriteEnable();
 8006df4:	f7ff fe8a 	bl	8006b0c <W25qxx_WriteEnable>

    W25_SELECT();
 8006df8:	f7ff fdd4 	bl	80069a4 <W25_SELECT>
    W25qxx_Spi(SECTOR_ERASE);
 8006dfc:	2020      	movs	r0, #32
 8006dfe:	f7ff fde9 	bl	80069d4 <W25qxx_Spi>
    //if (w25qxx.ID >= W25Q256) W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
    W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	0c1b      	lsrs	r3, r3, #16
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fde3 	bl	80069d4 <W25qxx_Spi>
    W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	0a1b      	lsrs	r3, r3, #8
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	4618      	mov	r0, r3
 8006e16:	f7ff fddd 	bl	80069d4 <W25qxx_Spi>
    W25qxx_Spi(SectorAddr & 0xFF);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7ff fdd8 	bl	80069d4 <W25qxx_Spi>
    W25_UNSELECT();
 8006e24:	f7ff fdca 	bl	80069bc <W25_UNSELECT>

    W25qxx_WaitForWriteEnd();
 8006e28:	f7ff febc 	bl	8006ba4 <W25qxx_WaitForWriteEnd>

#ifdef W25QXX_DEBUG
    uint32_t dur = HAL_GetTick() - StartTime;
    Report(0, " done after %u ms (%u sec)!\r\n", dur, dur / 1000);
#endif
    W25qxx_Delay(1);
 8006e2c:	2001      	movs	r0, #1
 8006e2e:	f000 fb8d 	bl	800754c <HAL_Delay>

    w25qxx.Lock = 0;
 8006e32:	4b04      	ldr	r3, [pc, #16]	; (8006e44 <W25qxx_EraseSector+0x84>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8006e3a:	bf00      	nop
 8006e3c:	3708      	adds	r7, #8
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	20003370 	.word	0x20003370

08006e48 <W25qxx_SectorToPage>:
{
    return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//------------------------------------------------------------------------------------------
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
    return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8006e50:	4b08      	ldr	r3, [pc, #32]	; (8006e74 <W25qxx_SectorToPage+0x2c>)
 8006e52:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	fb02 f303 	mul.w	r3, r2, r3
 8006e5c:	4a05      	ldr	r2, [pc, #20]	; (8006e74 <W25qxx_SectorToPage+0x2c>)
 8006e5e:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006e62:	b292      	uxth	r2, r2
 8006e64:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	20003370 	.word	0x20003370

08006e78 <W25qxx_IsEmptySector>:

    return false;
}
//------------------------------------------------------------------------------------------
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b090      	sub	sp, #64	; 0x40
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8006e84:	e002      	b.n	8006e8c <W25qxx_IsEmptySector+0x14>
 8006e86:	2001      	movs	r0, #1
 8006e88:	f000 fb60 	bl	800754c <HAL_Delay>
 8006e8c:	4b59      	ldr	r3, [pc, #356]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006e8e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1f7      	bne.n	8006e86 <W25qxx_IsEmptySector+0xe>

    w25qxx.Lock = 1;
 8006e96:	4b57      	ldr	r3, [pc, #348]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006e98:	2201      	movs	r2, #1
 8006e9a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( (NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (!NumByteToCheck_up_to_SectorSize) )
 8006e9e:	4b55      	ldr	r3, [pc, #340]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006ea0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d802      	bhi.n	8006eb0 <W25qxx_IsEmptySector+0x38>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d103      	bne.n	8006eb8 <W25qxx_IsEmptySector+0x40>
                NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 8006eb0:	4b50      	ldr	r3, [pc, #320]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006eb2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006eb6:	607b      	str	r3, [r7, #4]
    uint32_t StartTime = HAL_GetTick();
#endif

    uint8_t pBuffer[32];
    uint32_t i, WorkAddress;
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ebc:	e040      	b.n	8006f40 <W25qxx_IsEmptySector+0xc8>

    	W25_SELECT();
 8006ebe:	f7ff fd71 	bl	80069a4 <W25_SELECT>
        WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8006ec2:	4b4c      	ldr	r3, [pc, #304]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006ec4:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	fb02 f303 	mul.w	r3, r2, r3
 8006ece:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006ed0:	4413      	add	r3, r2
 8006ed2:	637b      	str	r3, [r7, #52]	; 0x34
        W25qxx_Spi(DATA_READ);//FAST_READ);
 8006ed4:	2003      	movs	r0, #3
 8006ed6:	f7ff fd7d 	bl	80069d4 <W25qxx_Spi>
        //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
        W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8006eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006edc:	0c1b      	lsrs	r3, r3, #16
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7ff fd77 	bl	80069d4 <W25qxx_Spi>
        W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8006ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ee8:	0a1b      	lsrs	r3, r3, #8
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7ff fd71 	bl	80069d4 <W25qxx_Spi>
        W25qxx_Spi(WorkAddress & 0xFF);
 8006ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f7ff fd6c 	bl	80069d4 <W25qxx_Spi>
        //W25qxx_Spi(0);
        HAL_SPI_Receive(portFLASH, pBuffer, sizeof(pBuffer), min_wait_ms);
 8006efc:	4b3e      	ldr	r3, [pc, #248]	; (8006ff8 <W25qxx_IsEmptySector+0x180>)
 8006efe:	6818      	ldr	r0, [r3, #0]
 8006f00:	23fa      	movs	r3, #250	; 0xfa
 8006f02:	f107 0114 	add.w	r1, r7, #20
 8006f06:	2220      	movs	r2, #32
 8006f08:	f004 fe49 	bl	800bb9e <HAL_SPI_Receive>
        W25_UNSELECT();
 8006f0c:	f7ff fd56 	bl	80069bc <W25_UNSELECT>

        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8006f10:	2300      	movs	r3, #0
 8006f12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f16:	e00c      	b.n	8006f32 <W25qxx_IsEmptySector+0xba>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8006f18:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006f1c:	3340      	adds	r3, #64	; 0x40
 8006f1e:	443b      	add	r3, r7
 8006f20:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8006f24:	2bff      	cmp	r3, #255	; 0xff
 8006f26:	d159      	bne.n	8006fdc <W25qxx_IsEmptySector+0x164>
        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8006f28:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006f32:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006f36:	2b1f      	cmp	r3, #31
 8006f38:	d9ee      	bls.n	8006f18 <W25qxx_IsEmptySector+0xa0>
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 8006f3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f3c:	3320      	adds	r3, #32
 8006f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f40:	4b2c      	ldr	r3, [pc, #176]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006f42:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006f46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d3b8      	bcc.n	8006ebe <W25qxx_IsEmptySector+0x46>
        }
    }
    if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0) {
 8006f4c:	4b29      	ldr	r3, [pc, #164]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006f4e:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	4413      	add	r3, r2
 8006f56:	f003 031f 	and.w	r3, r3, #31
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d038      	beq.n	8006fd0 <W25qxx_IsEmptySector+0x158>
        i -= sizeof(pBuffer);
 8006f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f60:	3b20      	subs	r3, #32
 8006f62:	63fb      	str	r3, [r7, #60]	; 0x3c
        for( ; i < w25qxx.SectorSize; i++) {
 8006f64:	e02e      	b.n	8006fc4 <W25qxx_IsEmptySector+0x14c>

            W25_SELECT();
 8006f66:	f7ff fd1d 	bl	80069a4 <W25_SELECT>
            WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8006f6a:	4b22      	ldr	r3, [pc, #136]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006f6c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	fb02 f303 	mul.w	r3, r2, r3
 8006f76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006f78:	4413      	add	r3, r2
 8006f7a:	637b      	str	r3, [r7, #52]	; 0x34
            W25qxx_Spi(DATA_READ);//FAST_READ);
 8006f7c:	2003      	movs	r0, #3
 8006f7e:	f7ff fd29 	bl	80069d4 <W25qxx_Spi>
            //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
            W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8006f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f84:	0c1b      	lsrs	r3, r3, #16
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff fd23 	bl	80069d4 <W25qxx_Spi>
            W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8006f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f90:	0a1b      	lsrs	r3, r3, #8
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7ff fd1d 	bl	80069d4 <W25qxx_Spi>
            W25qxx_Spi(WorkAddress & 0xFF);
 8006f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7ff fd18 	bl	80069d4 <W25qxx_Spi>
            //W25qxx_Spi(0);
            HAL_SPI_Receive(portFLASH, pBuffer, 1, min_wait_ms);
 8006fa4:	4b14      	ldr	r3, [pc, #80]	; (8006ff8 <W25qxx_IsEmptySector+0x180>)
 8006fa6:	6818      	ldr	r0, [r3, #0]
 8006fa8:	23fa      	movs	r3, #250	; 0xfa
 8006faa:	f107 0114 	add.w	r1, r7, #20
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f004 fdf5 	bl	800bb9e <HAL_SPI_Receive>
            W25_UNSELECT();
 8006fb4:	f7ff fd02 	bl	80069bc <W25_UNSELECT>

            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8006fb8:	7d3b      	ldrb	r3, [r7, #20]
 8006fba:	2bff      	cmp	r3, #255	; 0xff
 8006fbc:	d110      	bne.n	8006fe0 <W25qxx_IsEmptySector+0x168>
        for( ; i < w25qxx.SectorSize; i++) {
 8006fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fc4:	4b0b      	ldr	r3, [pc, #44]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006fc6:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006fca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d3ca      	bcc.n	8006f66 <W25qxx_IsEmptySector+0xee>
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8006fd0:	4b08      	ldr	r3, [pc, #32]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return true;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e007      	b.n	8006fec <W25qxx_IsEmptySector+0x174>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8006fdc:	bf00      	nop
 8006fde:	e000      	b.n	8006fe2 <W25qxx_IsEmptySector+0x16a>
            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8006fe0:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Not Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8006fe2:	4b04      	ldr	r3, [pc, #16]	; (8006ff4 <W25qxx_IsEmptySector+0x17c>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return false;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3740      	adds	r7, #64	; 0x40
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20003370 	.word	0x20003370
 8006ff8:	20000010 	.word	0x20000010

08006ffc <W25qxx_WritePage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
 8007008:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 800700a:	e002      	b.n	8007012 <W25qxx_WritePage+0x16>
 800700c:	2001      	movs	r0, #1
 800700e:	f000 fa9d 	bl	800754c <HAL_Delay>
 8007012:	4b4d      	ldr	r3, [pc, #308]	; (8007148 <W25qxx_WritePage+0x14c>)
 8007014:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1f7      	bne.n	800700c <W25qxx_WritePage+0x10>

    w25qxx.Lock = 1;
 800701c:	4b4a      	ldr	r3, [pc, #296]	; (8007148 <W25qxx_WritePage+0x14c>)
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( ((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || !NumByteToWrite_up_to_PageSize )
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4413      	add	r3, r2
 800702a:	4a47      	ldr	r2, [pc, #284]	; (8007148 <W25qxx_WritePage+0x14c>)
 800702c:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8007030:	b292      	uxth	r2, r2
 8007032:	4293      	cmp	r3, r2
 8007034:	d802      	bhi.n	800703c <W25qxx_WritePage+0x40>
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d107      	bne.n	800704c <W25qxx_WritePage+0x50>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800703c:	4b42      	ldr	r3, [pc, #264]	; (8007148 <W25qxx_WritePage+0x14c>)
 800703e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007042:	b29b      	uxth	r3, r3
 8007044:	461a      	mov	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	603b      	str	r3, [r7, #0]
    if ( (OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize )
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	4413      	add	r3, r2
 8007052:	4a3d      	ldr	r2, [pc, #244]	; (8007148 <W25qxx_WritePage+0x14c>)
 8007054:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8007058:	b292      	uxth	r2, r2
 800705a:	4293      	cmp	r3, r2
 800705c:	d907      	bls.n	800706e <W25qxx_WritePage+0x72>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800705e:	4b3a      	ldr	r3, [pc, #232]	; (8007148 <W25qxx_WritePage+0x14c>)
 8007060:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007064:	b29b      	uxth	r3, r3
 8007066:	461a      	mov	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	603b      	str	r3, [r7, #0]
    Report(1, "%s WritePage:0x%X(%u), Offset:%u ,Writes %u Bytes, begin...\r\n",
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
    uint32_t StartTime = HAL_GetTick();
#endif

    W25qxx_WaitForWriteEnd();
 800706e:	f7ff fd99 	bl	8006ba4 <W25qxx_WaitForWriteEnd>
    W25qxx_WriteEnable();
 8007072:	f7ff fd4b 	bl	8006b0c <W25qxx_WriteEnable>

    Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8007076:	4b34      	ldr	r3, [pc, #208]	; (8007148 <W25qxx_WritePage+0x14c>)
 8007078:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800707c:	b29b      	uxth	r3, r3
 800707e:	461a      	mov	r2, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	fb02 f303 	mul.w	r3, r2, r3
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	4413      	add	r3, r2
 800708a:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi((Page_Address & 0xFF00) >> 8);
    W25qxx_Spi(Page_Address&0xFF);
    HAL_SPI_Transmit(portFLASH, pBuffer, NumByteToWrite_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();*/

    uint16_t lens = NumByteToWrite_up_to_PageSize + PAGE_HDR_BYTES;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	b29b      	uxth	r3, r3
 8007090:	3304      	adds	r3, #4
 8007092:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 8007094:	2300      	movs	r3, #0
 8007096:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = PAGE_PROG;
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	1c5a      	adds	r2, r3, #1
 800709c:	613a      	str	r2, [r7, #16]
 800709e:	4a2b      	ldr	r2, [pc, #172]	; (800714c <W25qxx_WritePage+0x150>)
 80070a0:	2102      	movs	r1, #2
 80070a2:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	0c19      	lsrs	r1, r3, #16
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	613a      	str	r2, [r7, #16]
 80070ae:	b2c9      	uxtb	r1, r1
 80070b0:	4a26      	ldr	r2, [pc, #152]	; (800714c <W25qxx_WritePage+0x150>)
 80070b2:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	0a19      	lsrs	r1, r3, #8
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	613a      	str	r2, [r7, #16]
 80070be:	b2c9      	uxtb	r1, r1
 80070c0:	4a22      	ldr	r2, [pc, #136]	; (800714c <W25qxx_WritePage+0x150>)
 80070c2:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	613a      	str	r2, [r7, #16]
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	b2d1      	uxtb	r1, r2
 80070ce:	4a1f      	ldr	r2, [pc, #124]	; (800714c <W25qxx_WritePage+0x150>)
 80070d0:	54d1      	strb	r1, [r2, r3]
    memcpy(&pageTmp[PAGE_HDR_BYTES], pBuffer, NumByteToWrite_up_to_PageSize);//w25qxx.PageSize);
 80070d2:	683a      	ldr	r2, [r7, #0]
 80070d4:	68f9      	ldr	r1, [r7, #12]
 80070d6:	481e      	ldr	r0, [pc, #120]	; (8007150 <W25qxx_WritePage+0x154>)
 80070d8:	f00b ff0b 	bl	8012ef2 <memcpy>

    spiRdy = 0;
 80070dc:	4b1d      	ldr	r3, [pc, #116]	; (8007154 <W25qxx_WritePage+0x158>)
 80070de:	2200      	movs	r2, #0
 80070e0:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 80070e2:	4b1d      	ldr	r3, [pc, #116]	; (8007158 <W25qxx_WritePage+0x15c>)
 80070e4:	2201      	movs	r2, #1
 80070e6:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 80070e8:	f7ff fc5c 	bl	80069a4 <W25_SELECT>
    if (w25_withDMA) {
 80070ec:	4b1a      	ldr	r3, [pc, #104]	; (8007158 <W25qxx_WritePage+0x15c>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d013      	beq.n	800711c <W25qxx_WritePage+0x120>
    	HAL_SPI_Transmit_DMA(portFLASH, pageTmp, lens);
 80070f4:	4b19      	ldr	r3, [pc, #100]	; (800715c <W25qxx_WritePage+0x160>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	8afa      	ldrh	r2, [r7, #22]
 80070fa:	4914      	ldr	r1, [pc, #80]	; (800714c <W25qxx_WritePage+0x150>)
 80070fc:	4618      	mov	r0, r3
 80070fe:	f005 f891 	bl	800c224 <HAL_SPI_Transmit_DMA>
    	while (!spiRdy) {
 8007102:	e002      	b.n	800710a <W25qxx_WritePage+0x10e>
    		W25qxx_Delay(1);
 8007104:	2001      	movs	r0, #1
 8007106:	f000 fa21 	bl	800754c <HAL_Delay>
    	while (!spiRdy) {
 800710a:	4b12      	ldr	r3, [pc, #72]	; (8007154 <W25qxx_WritePage+0x158>)
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	b2db      	uxtb	r3, r3
 8007110:	2b00      	cmp	r3, #0
 8007112:	d0f7      	beq.n	8007104 <W25qxx_WritePage+0x108>
    	}
w25_withDMA = 0;
 8007114:	4b10      	ldr	r3, [pc, #64]	; (8007158 <W25qxx_WritePage+0x15c>)
 8007116:	2200      	movs	r2, #0
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	e00d      	b.n	8007138 <W25qxx_WritePage+0x13c>
    } else {
    	HAL_SPI_Transmit(portFLASH, pageTmp, lens, min_wait_ms);
 800711c:	4b0f      	ldr	r3, [pc, #60]	; (800715c <W25qxx_WritePage+0x160>)
 800711e:	6818      	ldr	r0, [r3, #0]
 8007120:	23fa      	movs	r3, #250	; 0xfa
 8007122:	8afa      	ldrh	r2, [r7, #22]
 8007124:	4909      	ldr	r1, [pc, #36]	; (800714c <W25qxx_WritePage+0x150>)
 8007126:	f004 fbcc 	bl	800b8c2 <HAL_SPI_Transmit>

    	W25_UNSELECT();
 800712a:	f7ff fc47 	bl	80069bc <W25_UNSELECT>

    	W25qxx_WaitForWriteEnd();
 800712e:	f7ff fd39 	bl	8006ba4 <W25qxx_WaitForWriteEnd>

    	spiRdy = 1;
 8007132:	4b08      	ldr	r3, [pc, #32]	; (8007154 <W25qxx_WritePage+0x158>)
 8007134:	2201      	movs	r2, #1
 8007136:	701a      	strb	r2, [r3, #0]
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif
    }

    w25qxx.Lock = 0;
 8007138:	4b03      	ldr	r3, [pc, #12]	; (8007148 <W25qxx_WritePage+0x14c>)
 800713a:	2200      	movs	r2, #0
 800713c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8007140:	bf00      	nop
 8007142:	3718      	adds	r7, #24
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	20003370 	.word	0x20003370
 800714c:	20003398 	.word	0x20003398
 8007150:	2000339c 	.word	0x2000339c
 8007154:	200000f4 	.word	0x200000f4
 8007158:	2000349d 	.word	0x2000349d
 800715c:	20000010 	.word	0x20000010

08007160 <W25qxx_WriteSector>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b088      	sub	sp, #32
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
 800716c:	603b      	str	r3, [r7, #0]
    if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToWrite_up_to_SectorSize)
 800716e:	4b31      	ldr	r3, [pc, #196]	; (8007234 <W25qxx_WriteSector+0xd4>)
 8007170:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007174:	683a      	ldr	r2, [r7, #0]
 8007176:	429a      	cmp	r2, r3
 8007178:	d802      	bhi.n	8007180 <W25qxx_WriteSector+0x20>
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d103      	bne.n	8007188 <W25qxx_WriteSector+0x28>
                NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8007180:	4b2c      	ldr	r3, [pc, #176]	; (8007234 <W25qxx_WriteSector+0xd4>)
 8007182:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8007186:	603b      	str	r3, [r7, #0]
    Report(1, "%s WriteSector:0x%X(%u), Offset:%u ,Write %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8007188:	4b2a      	ldr	r3, [pc, #168]	; (8007234 <W25qxx_WriteSector+0xd4>)
 800718a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	429a      	cmp	r2, r3
 8007192:	d24b      	bcs.n	800722c <W25qxx_WriteSector+0xcc>
        return;
    }

    int32_t BytesToWrite;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	441a      	add	r2, r3
 800719a:	4b26      	ldr	r3, [pc, #152]	; (8007234 <W25qxx_WriteSector+0xd4>)
 800719c:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d906      	bls.n	80071b2 <W25qxx_WriteSector+0x52>
        BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80071a4:	4b23      	ldr	r3, [pc, #140]	; (8007234 <W25qxx_WriteSector+0xd4>)
 80071a6:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	61fb      	str	r3, [r7, #28]
 80071b0:	e001      	b.n	80071b6 <W25qxx_WriteSector+0x56>
    else
        BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80071b6:	68b8      	ldr	r0, [r7, #8]
 80071b8:	f7ff fe46 	bl	8006e48 <W25qxx_SectorToPage>
 80071bc:	4602      	mov	r2, r0
 80071be:	4b1d      	ldr	r3, [pc, #116]	; (8007234 <W25qxx_WriteSector+0xd4>)
 80071c0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	4619      	mov	r1, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80071ce:	4413      	add	r3, r2
 80071d0:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 80071d2:	4b18      	ldr	r3, [pc, #96]	; (8007234 <W25qxx_WriteSector+0xd4>)
 80071d4:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80071d8:	b29b      	uxth	r3, r3
 80071da:	461a      	mov	r2, r3
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	fbb3 f1f2 	udiv	r1, r3, r2
 80071e2:	fb01 f202 	mul.w	r2, r1, r2
 80071e6:	1a9b      	subs	r3, r3, r2
 80071e8:	61bb      	str	r3, [r7, #24]

    do
    {
        W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	6979      	ldr	r1, [r7, #20]
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f7ff ff03 	bl	8006ffc <W25qxx_WritePage>
        StartPage++;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	3301      	adds	r3, #1
 80071fa:	617b      	str	r3, [r7, #20]
        BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80071fc:	4b0d      	ldr	r3, [pc, #52]	; (8007234 <W25qxx_WriteSector+0xd4>)
 80071fe:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007202:	b29b      	uxth	r3, r3
 8007204:	461a      	mov	r2, r3
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	1a9a      	subs	r2, r3, r2
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	4413      	add	r3, r2
 800720e:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8007210:	4b08      	ldr	r3, [pc, #32]	; (8007234 <W25qxx_WriteSector+0xd4>)
 8007212:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007216:	b29b      	uxth	r3, r3
 8007218:	461a      	mov	r2, r3
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	4413      	add	r3, r2
 800721e:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8007220:	2300      	movs	r3, #0
 8007222:	61bb      	str	r3, [r7, #24]
    } while(BytesToWrite > 0);
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	2b00      	cmp	r3, #0
 8007228:	dcdf      	bgt.n	80071ea <W25qxx_WriteSector+0x8a>
 800722a:	e000      	b.n	800722e <W25qxx_WriteSector+0xce>
        return;
 800722c:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s Done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 800722e:	3720      	adds	r7, #32
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	20003370 	.word	0x20003370

08007238 <W25qxx_ReadPage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b088      	sub	sp, #32
 800723c:	af02      	add	r7, sp, #8
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
 8007244:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8007246:	e002      	b.n	800724e <W25qxx_ReadPage+0x16>
 8007248:	2001      	movs	r0, #1
 800724a:	f000 f97f 	bl	800754c <HAL_Delay>
 800724e:	4b51      	ldr	r3, [pc, #324]	; (8007394 <W25qxx_ReadPage+0x15c>)
 8007250:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1f7      	bne.n	8007248 <W25qxx_ReadPage+0x10>

    w25qxx.Lock = 1;
 8007258:	4b4e      	ldr	r3, [pc, #312]	; (8007394 <W25qxx_ReadPage+0x15c>)
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || !NumByteToRead_up_to_PageSize)
 8007260:	4b4c      	ldr	r3, [pc, #304]	; (8007394 <W25qxx_ReadPage+0x15c>)
 8007262:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007266:	b29b      	uxth	r3, r3
 8007268:	461a      	mov	r2, r3
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	4293      	cmp	r3, r2
 800726e:	d802      	bhi.n	8007276 <W25qxx_ReadPage+0x3e>
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d104      	bne.n	8007280 <W25qxx_ReadPage+0x48>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8007276:	4b47      	ldr	r3, [pc, #284]	; (8007394 <W25qxx_ReadPage+0x15c>)
 8007278:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800727c:	b29b      	uxth	r3, r3
 800727e:	603b      	str	r3, [r7, #0]
    if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	4413      	add	r3, r2
 8007286:	4a43      	ldr	r2, [pc, #268]	; (8007394 <W25qxx_ReadPage+0x15c>)
 8007288:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800728c:	b292      	uxth	r2, r2
 800728e:	4293      	cmp	r3, r2
 8007290:	d907      	bls.n	80072a2 <W25qxx_ReadPage+0x6a>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8007292:	4b40      	ldr	r3, [pc, #256]	; (8007394 <W25qxx_ReadPage+0x15c>)
 8007294:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007298:	b29b      	uxth	r3, r3
 800729a:	461a      	mov	r2, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	603b      	str	r3, [r7, #0]
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
    //W25qxx_Delay(100);
    uint32_t StartTime = HAL_GetTick();
#endif

    Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80072a2:	4b3c      	ldr	r3, [pc, #240]	; (8007394 <W25qxx_ReadPage+0x15c>)
 80072a4:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	461a      	mov	r2, r3
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	fb02 f303 	mul.w	r3, r2, r3
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	4413      	add	r3, r2
 80072b6:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi(Page_Address & 0xFF);
    //W25qxx_Spi(0);
    HAL_SPI_Receive(portFLASH, pBuffer, NumByteToRead_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();
    */
    memset(pageTmp, 0, sizeof(pageTmp));
 80072b8:	f240 1205 	movw	r2, #261	; 0x105
 80072bc:	2100      	movs	r1, #0
 80072be:	4836      	ldr	r0, [pc, #216]	; (8007398 <W25qxx_ReadPage+0x160>)
 80072c0:	f00b fe25 	bl	8012f0e <memset>
    uint16_t lens = NumByteToRead_up_to_PageSize + PAGE_HDR_BYTES;// + 1;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	3304      	adds	r3, #4
 80072ca:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 80072cc:	2300      	movs	r3, #0
 80072ce:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = DATA_READ;//FAST_READ;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	613a      	str	r2, [r7, #16]
 80072d6:	4a30      	ldr	r2, [pc, #192]	; (8007398 <W25qxx_ReadPage+0x160>)
 80072d8:	2103      	movs	r1, #3
 80072da:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	0c19      	lsrs	r1, r3, #16
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	1c5a      	adds	r2, r3, #1
 80072e4:	613a      	str	r2, [r7, #16]
 80072e6:	b2c9      	uxtb	r1, r1
 80072e8:	4a2b      	ldr	r2, [pc, #172]	; (8007398 <W25qxx_ReadPage+0x160>)
 80072ea:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	0a19      	lsrs	r1, r3, #8
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	1c5a      	adds	r2, r3, #1
 80072f4:	613a      	str	r2, [r7, #16]
 80072f6:	b2c9      	uxtb	r1, r1
 80072f8:	4a27      	ldr	r2, [pc, #156]	; (8007398 <W25qxx_ReadPage+0x160>)
 80072fa:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	1c5a      	adds	r2, r3, #1
 8007300:	613a      	str	r2, [r7, #16]
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	b2d1      	uxtb	r1, r2
 8007306:	4a24      	ldr	r2, [pc, #144]	; (8007398 <W25qxx_ReadPage+0x160>)
 8007308:	54d1      	strb	r1, [r2, r3]
    //pageTmp[idx++] = 0;
    spiRdy = 0;
 800730a:	4b24      	ldr	r3, [pc, #144]	; (800739c <W25qxx_ReadPage+0x164>)
 800730c:	2200      	movs	r2, #0
 800730e:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8007310:	4b23      	ldr	r3, [pc, #140]	; (80073a0 <W25qxx_ReadPage+0x168>)
 8007312:	2201      	movs	r2, #1
 8007314:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8007316:	f7ff fb45 	bl	80069a4 <W25_SELECT>
    if (w25_withDMA) {
 800731a:	4b21      	ldr	r3, [pc, #132]	; (80073a0 <W25qxx_ReadPage+0x168>)
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d013      	beq.n	800734a <W25qxx_ReadPage+0x112>
    	HAL_SPI_TransmitReceive_DMA(portFLASH, pageTmp, pageTmp, lens);
 8007322:	4b20      	ldr	r3, [pc, #128]	; (80073a4 <W25qxx_ReadPage+0x16c>)
 8007324:	6818      	ldr	r0, [r3, #0]
 8007326:	8afb      	ldrh	r3, [r7, #22]
 8007328:	4a1b      	ldr	r2, [pc, #108]	; (8007398 <W25qxx_ReadPage+0x160>)
 800732a:	491b      	ldr	r1, [pc, #108]	; (8007398 <W25qxx_ReadPage+0x160>)
 800732c:	f005 f86e 	bl	800c40c <HAL_SPI_TransmitReceive_DMA>
    	while (!spiRdy) {
 8007330:	e002      	b.n	8007338 <W25qxx_ReadPage+0x100>
    		W25qxx_Delay(1);
 8007332:	2001      	movs	r0, #1
 8007334:	f000 f90a 	bl	800754c <HAL_Delay>
    	while (!spiRdy) {
 8007338:	4b18      	ldr	r3, [pc, #96]	; (800739c <W25qxx_ReadPage+0x164>)
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	b2db      	uxtb	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0f7      	beq.n	8007332 <W25qxx_ReadPage+0xfa>
    	}
w25_withDMA = 0;
 8007342:	4b17      	ldr	r3, [pc, #92]	; (80073a0 <W25qxx_ReadPage+0x168>)
 8007344:	2200      	movs	r2, #0
 8007346:	701a      	strb	r2, [r3, #0]
 8007348:	e017      	b.n	800737a <W25qxx_ReadPage+0x142>
    } else {
    	if (HAL_SPI_TransmitReceive(portFLASH, pageTmp, pageTmp, lens, min_wait_ms) != HAL_OK) devError |= devSPI;
 800734a:	4b16      	ldr	r3, [pc, #88]	; (80073a4 <W25qxx_ReadPage+0x16c>)
 800734c:	6818      	ldr	r0, [r3, #0]
 800734e:	22fa      	movs	r2, #250	; 0xfa
 8007350:	8afb      	ldrh	r3, [r7, #22]
 8007352:	9200      	str	r2, [sp, #0]
 8007354:	4a10      	ldr	r2, [pc, #64]	; (8007398 <W25qxx_ReadPage+0x160>)
 8007356:	4910      	ldr	r1, [pc, #64]	; (8007398 <W25qxx_ReadPage+0x160>)
 8007358:	f004 fd51 	bl	800bdfe <HAL_SPI_TransmitReceive>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d006      	beq.n	8007370 <W25qxx_ReadPage+0x138>
 8007362:	4b11      	ldr	r3, [pc, #68]	; (80073a8 <W25qxx_ReadPage+0x170>)
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800736a:	b29a      	uxth	r2, r3
 800736c:	4b0e      	ldr	r3, [pc, #56]	; (80073a8 <W25qxx_ReadPage+0x170>)
 800736e:	801a      	strh	r2, [r3, #0]
    	W25_UNSELECT();
 8007370:	f7ff fb24 	bl	80069bc <W25_UNSELECT>

    	spiRdy = 1;
 8007374:	4b09      	ldr	r3, [pc, #36]	; (800739c <W25qxx_ReadPage+0x164>)
 8007376:	2201      	movs	r2, #1
 8007378:	701a      	strb	r2, [r3, #0]
    }
	memcpy(pBuffer, &pageTmp[PAGE_HDR_BYTES], NumByteToRead_up_to_PageSize);//w25qxx.PageSize);
 800737a:	683a      	ldr	r2, [r7, #0]
 800737c:	490b      	ldr	r1, [pc, #44]	; (80073ac <W25qxx_ReadPage+0x174>)
 800737e:	68f8      	ldr	r0, [r7, #12]
 8007380:	f00b fdb7 	bl	8012ef2 <memcpy>
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif


    w25qxx.Lock = 0;
 8007384:	4b03      	ldr	r3, [pc, #12]	; (8007394 <W25qxx_ReadPage+0x15c>)
 8007386:	2200      	movs	r2, #0
 8007388:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800738c:	bf00      	nop
 800738e:	3718      	adds	r7, #24
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	20003370 	.word	0x20003370
 8007398:	20003398 	.word	0x20003398
 800739c:	200000f4 	.word	0x200000f4
 80073a0:	2000349d 	.word	0x2000349d
 80073a4:	20000010 	.word	0x20000010
 80073a8:	20001b00 	.word	0x20001b00
 80073ac:	2000339c 	.word	0x2000339c

080073b0 <W25qxx_ReadSector>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b088      	sub	sp, #32
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	603b      	str	r3, [r7, #0]
    if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToRead_up_to_SectorSize)
 80073be:	4b31      	ldr	r3, [pc, #196]	; (8007484 <W25qxx_ReadSector+0xd4>)
 80073c0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80073c4:	683a      	ldr	r2, [r7, #0]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d802      	bhi.n	80073d0 <W25qxx_ReadSector+0x20>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d103      	bne.n	80073d8 <W25qxx_ReadSector+0x28>
                NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80073d0:	4b2c      	ldr	r3, [pc, #176]	; (8007484 <W25qxx_ReadSector+0xd4>)
 80073d2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80073d6:	603b      	str	r3, [r7, #0]
    Report(1, "%s:0x%X(%u), Offset:%u ,Read %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 80073d8:	4b2a      	ldr	r3, [pc, #168]	; (8007484 <W25qxx_ReadSector+0xd4>)
 80073da:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d24b      	bcs.n	800747c <W25qxx_ReadSector+0xcc>
        return;
    }

    int32_t BytesToRead;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	441a      	add	r2, r3
 80073ea:	4b26      	ldr	r3, [pc, #152]	; (8007484 <W25qxx_ReadSector+0xd4>)
 80073ec:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d906      	bls.n	8007402 <W25qxx_ReadSector+0x52>
        BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80073f4:	4b23      	ldr	r3, [pc, #140]	; (8007484 <W25qxx_ReadSector+0xd4>)
 80073f6:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	61fb      	str	r3, [r7, #28]
 8007400:	e001      	b.n	8007406 <W25qxx_ReadSector+0x56>
    else
        BytesToRead = NumByteToRead_up_to_SectorSize;
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8007406:	68b8      	ldr	r0, [r7, #8]
 8007408:	f7ff fd1e 	bl	8006e48 <W25qxx_SectorToPage>
 800740c:	4602      	mov	r2, r0
 800740e:	4b1d      	ldr	r3, [pc, #116]	; (8007484 <W25qxx_ReadSector+0xd4>)
 8007410:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007414:	b29b      	uxth	r3, r3
 8007416:	4619      	mov	r1, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	fbb3 f3f1 	udiv	r3, r3, r1
 800741e:	4413      	add	r3, r2
 8007420:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8007422:	4b18      	ldr	r3, [pc, #96]	; (8007484 <W25qxx_ReadSector+0xd4>)
 8007424:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007428:	b29b      	uxth	r3, r3
 800742a:	461a      	mov	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007432:	fb01 f202 	mul.w	r2, r1, r2
 8007436:	1a9b      	subs	r3, r3, r2
 8007438:	61bb      	str	r3, [r7, #24]
    do {
        W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	69ba      	ldr	r2, [r7, #24]
 800743e:	6979      	ldr	r1, [r7, #20]
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f7ff fef9 	bl	8007238 <W25qxx_ReadPage>
        StartPage++;
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	3301      	adds	r3, #1
 800744a:	617b      	str	r3, [r7, #20]
        BytesToRead -= w25qxx.PageSize - LocalOffset;
 800744c:	4b0d      	ldr	r3, [pc, #52]	; (8007484 <W25qxx_ReadSector+0xd4>)
 800744e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007452:	b29b      	uxth	r3, r3
 8007454:	461a      	mov	r2, r3
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	1a9a      	subs	r2, r3, r2
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	4413      	add	r3, r2
 800745e:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8007460:	4b08      	ldr	r3, [pc, #32]	; (8007484 <W25qxx_ReadSector+0xd4>)
 8007462:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8007466:	b29b      	uxth	r3, r3
 8007468:	461a      	mov	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	4413      	add	r3, r2
 800746e:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8007470:	2300      	movs	r3, #0
 8007472:	61bb      	str	r3, [r7, #24]
    } while(BytesToRead > 0);
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	2b00      	cmp	r3, #0
 8007478:	dcdf      	bgt.n	800743a <W25qxx_ReadSector+0x8a>
 800747a:	e000      	b.n	800747e <W25qxx_ReadSector+0xce>
        return;
 800747c:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 800747e:	3720      	adds	r7, #32
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	20003370 	.word	0x20003370

08007488 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007488:	f8df d034 	ldr.w	sp, [pc, #52]	; 80074c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800748c:	f7ff fa78 	bl	8006980 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007490:	480c      	ldr	r0, [pc, #48]	; (80074c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8007492:	490d      	ldr	r1, [pc, #52]	; (80074c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007494:	4a0d      	ldr	r2, [pc, #52]	; (80074cc <LoopForever+0xe>)
  movs r3, #0
 8007496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007498:	e002      	b.n	80074a0 <LoopCopyDataInit>

0800749a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800749a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800749c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800749e:	3304      	adds	r3, #4

080074a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80074a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80074a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80074a4:	d3f9      	bcc.n	800749a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80074a6:	4a0a      	ldr	r2, [pc, #40]	; (80074d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80074a8:	4c0a      	ldr	r4, [pc, #40]	; (80074d4 <LoopForever+0x16>)
  movs r3, #0
 80074aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80074ac:	e001      	b.n	80074b2 <LoopFillZerobss>

080074ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80074ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80074b0:	3204      	adds	r2, #4

080074b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80074b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80074b4:	d3fb      	bcc.n	80074ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80074b6:	f00b fcf5 	bl	8012ea4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80074ba:	f7fa fe03 	bl	80020c4 <main>

080074be <LoopForever>:

LoopForever:
    b LoopForever
 80074be:	e7fe      	b.n	80074be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80074c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80074c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80074c8:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 80074cc:	080191ec 	.word	0x080191ec
  ldr r2, =_sbss
 80074d0:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 80074d4:	200082c4 	.word	0x200082c4

080074d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80074d8:	e7fe      	b.n	80074d8 <ADC1_2_IRQHandler>

080074da <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b082      	sub	sp, #8
 80074de:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80074e4:	2003      	movs	r0, #3
 80074e6:	f000 f902 	bl	80076ee <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80074ea:	200f      	movs	r0, #15
 80074ec:	f7ff f844 	bl	8006578 <HAL_InitTick>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d002      	beq.n	80074fc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	71fb      	strb	r3, [r7, #7]
 80074fa:	e001      	b.n	8007500 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80074fc:	f7fe fcb0 	bl	8005e60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007500:	79fb      	ldrb	r3, [r7, #7]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3708      	adds	r7, #8
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
	...

0800750c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800750c:	b480      	push	{r7}
 800750e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007510:	4b06      	ldr	r3, [pc, #24]	; (800752c <HAL_IncTick+0x20>)
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	461a      	mov	r2, r3
 8007516:	4b06      	ldr	r3, [pc, #24]	; (8007530 <HAL_IncTick+0x24>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4413      	add	r3, r2
 800751c:	4a04      	ldr	r2, [pc, #16]	; (8007530 <HAL_IncTick+0x24>)
 800751e:	6013      	str	r3, [r2, #0]
}
 8007520:	bf00      	nop
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	20000168 	.word	0x20000168
 8007530:	200034a0 	.word	0x200034a0

08007534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007534:	b480      	push	{r7}
 8007536:	af00      	add	r7, sp, #0
  return uwTick;
 8007538:	4b03      	ldr	r3, [pc, #12]	; (8007548 <HAL_GetTick+0x14>)
 800753a:	681b      	ldr	r3, [r3, #0]
}
 800753c:	4618      	mov	r0, r3
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	200034a0 	.word	0x200034a0

0800754c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007554:	f7ff ffee 	bl	8007534 <HAL_GetTick>
 8007558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007564:	d005      	beq.n	8007572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8007566:	4b0a      	ldr	r3, [pc, #40]	; (8007590 <HAL_Delay+0x44>)
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	461a      	mov	r2, r3
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4413      	add	r3, r2
 8007570:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007572:	bf00      	nop
 8007574:	f7ff ffde 	bl	8007534 <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	68fa      	ldr	r2, [r7, #12]
 8007580:	429a      	cmp	r2, r3
 8007582:	d8f7      	bhi.n	8007574 <HAL_Delay+0x28>
  {
  }
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	20000168 	.word	0x20000168

08007594 <__NVIC_SetPriorityGrouping>:
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f003 0307 	and.w	r3, r3, #7
 80075a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075a4:	4b0c      	ldr	r3, [pc, #48]	; (80075d8 <__NVIC_SetPriorityGrouping+0x44>)
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80075b0:	4013      	ands	r3, r2
 80075b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80075bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80075c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80075c6:	4a04      	ldr	r2, [pc, #16]	; (80075d8 <__NVIC_SetPriorityGrouping+0x44>)
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	60d3      	str	r3, [r2, #12]
}
 80075cc:	bf00      	nop
 80075ce:	3714      	adds	r7, #20
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	e000ed00 	.word	0xe000ed00

080075dc <__NVIC_GetPriorityGrouping>:
{
 80075dc:	b480      	push	{r7}
 80075de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80075e0:	4b04      	ldr	r3, [pc, #16]	; (80075f4 <__NVIC_GetPriorityGrouping+0x18>)
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	0a1b      	lsrs	r3, r3, #8
 80075e6:	f003 0307 	and.w	r3, r3, #7
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr
 80075f4:	e000ed00 	.word	0xe000ed00

080075f8 <__NVIC_EnableIRQ>:
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	4603      	mov	r3, r0
 8007600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007606:	2b00      	cmp	r3, #0
 8007608:	db0b      	blt.n	8007622 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800760a:	79fb      	ldrb	r3, [r7, #7]
 800760c:	f003 021f 	and.w	r2, r3, #31
 8007610:	4907      	ldr	r1, [pc, #28]	; (8007630 <__NVIC_EnableIRQ+0x38>)
 8007612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007616:	095b      	lsrs	r3, r3, #5
 8007618:	2001      	movs	r0, #1
 800761a:	fa00 f202 	lsl.w	r2, r0, r2
 800761e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007622:	bf00      	nop
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	e000e100 	.word	0xe000e100

08007634 <__NVIC_SetPriority>:
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	4603      	mov	r3, r0
 800763c:	6039      	str	r1, [r7, #0]
 800763e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007644:	2b00      	cmp	r3, #0
 8007646:	db0a      	blt.n	800765e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	b2da      	uxtb	r2, r3
 800764c:	490c      	ldr	r1, [pc, #48]	; (8007680 <__NVIC_SetPriority+0x4c>)
 800764e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007652:	0112      	lsls	r2, r2, #4
 8007654:	b2d2      	uxtb	r2, r2
 8007656:	440b      	add	r3, r1
 8007658:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800765c:	e00a      	b.n	8007674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	b2da      	uxtb	r2, r3
 8007662:	4908      	ldr	r1, [pc, #32]	; (8007684 <__NVIC_SetPriority+0x50>)
 8007664:	79fb      	ldrb	r3, [r7, #7]
 8007666:	f003 030f 	and.w	r3, r3, #15
 800766a:	3b04      	subs	r3, #4
 800766c:	0112      	lsls	r2, r2, #4
 800766e:	b2d2      	uxtb	r2, r2
 8007670:	440b      	add	r3, r1
 8007672:	761a      	strb	r2, [r3, #24]
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr
 8007680:	e000e100 	.word	0xe000e100
 8007684:	e000ed00 	.word	0xe000ed00

08007688 <NVIC_EncodePriority>:
{
 8007688:	b480      	push	{r7}
 800768a:	b089      	sub	sp, #36	; 0x24
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f003 0307 	and.w	r3, r3, #7
 800769a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	f1c3 0307 	rsb	r3, r3, #7
 80076a2:	2b04      	cmp	r3, #4
 80076a4:	bf28      	it	cs
 80076a6:	2304      	movcs	r3, #4
 80076a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	3304      	adds	r3, #4
 80076ae:	2b06      	cmp	r3, #6
 80076b0:	d902      	bls.n	80076b8 <NVIC_EncodePriority+0x30>
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	3b03      	subs	r3, #3
 80076b6:	e000      	b.n	80076ba <NVIC_EncodePriority+0x32>
 80076b8:	2300      	movs	r3, #0
 80076ba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	fa02 f303 	lsl.w	r3, r2, r3
 80076c6:	43da      	mvns	r2, r3
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	401a      	ands	r2, r3
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80076d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	fa01 f303 	lsl.w	r3, r1, r3
 80076da:	43d9      	mvns	r1, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076e0:	4313      	orrs	r3, r2
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3724      	adds	r7, #36	; 0x24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b082      	sub	sp, #8
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7ff ff4c 	bl	8007594 <__NVIC_SetPriorityGrouping>
}
 80076fc:	bf00      	nop
 80076fe:	3708      	adds	r7, #8
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b086      	sub	sp, #24
 8007708:	af00      	add	r7, sp, #0
 800770a:	4603      	mov	r3, r0
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
 8007710:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007716:	f7ff ff61 	bl	80075dc <__NVIC_GetPriorityGrouping>
 800771a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	68b9      	ldr	r1, [r7, #8]
 8007720:	6978      	ldr	r0, [r7, #20]
 8007722:	f7ff ffb1 	bl	8007688 <NVIC_EncodePriority>
 8007726:	4602      	mov	r2, r0
 8007728:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800772c:	4611      	mov	r1, r2
 800772e:	4618      	mov	r0, r3
 8007730:	f7ff ff80 	bl	8007634 <__NVIC_SetPriority>
}
 8007734:	bf00      	nop
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	4603      	mov	r3, r0
 8007744:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff ff54 	bl	80075f8 <__NVIC_EnableIRQ>
}
 8007750:	bf00      	nop
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007758:	b480      	push	{r7}
 800775a:	b085      	sub	sp, #20
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e098      	b.n	800789c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	4b4d      	ldr	r3, [pc, #308]	; (80078a8 <HAL_DMA_Init+0x150>)
 8007772:	429a      	cmp	r2, r3
 8007774:	d80f      	bhi.n	8007796 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	4b4b      	ldr	r3, [pc, #300]	; (80078ac <HAL_DMA_Init+0x154>)
 800777e:	4413      	add	r3, r2
 8007780:	4a4b      	ldr	r2, [pc, #300]	; (80078b0 <HAL_DMA_Init+0x158>)
 8007782:	fba2 2303 	umull	r2, r3, r2, r3
 8007786:	091b      	lsrs	r3, r3, #4
 8007788:	009a      	lsls	r2, r3, #2
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a48      	ldr	r2, [pc, #288]	; (80078b4 <HAL_DMA_Init+0x15c>)
 8007792:	641a      	str	r2, [r3, #64]	; 0x40
 8007794:	e00e      	b.n	80077b4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	461a      	mov	r2, r3
 800779c:	4b46      	ldr	r3, [pc, #280]	; (80078b8 <HAL_DMA_Init+0x160>)
 800779e:	4413      	add	r3, r2
 80077a0:	4a43      	ldr	r2, [pc, #268]	; (80078b0 <HAL_DMA_Init+0x158>)
 80077a2:	fba2 2303 	umull	r2, r3, r2, r3
 80077a6:	091b      	lsrs	r3, r3, #4
 80077a8:	009a      	lsls	r2, r3, #2
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a42      	ldr	r2, [pc, #264]	; (80078bc <HAL_DMA_Init+0x164>)
 80077b2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80077ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80077d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a1b      	ldr	r3, [r3, #32]
 80077f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800780e:	d039      	beq.n	8007884 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007814:	4a27      	ldr	r2, [pc, #156]	; (80078b4 <HAL_DMA_Init+0x15c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d11a      	bne.n	8007850 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800781a:	4b29      	ldr	r3, [pc, #164]	; (80078c0 <HAL_DMA_Init+0x168>)
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007822:	f003 031c 	and.w	r3, r3, #28
 8007826:	210f      	movs	r1, #15
 8007828:	fa01 f303 	lsl.w	r3, r1, r3
 800782c:	43db      	mvns	r3, r3
 800782e:	4924      	ldr	r1, [pc, #144]	; (80078c0 <HAL_DMA_Init+0x168>)
 8007830:	4013      	ands	r3, r2
 8007832:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007834:	4b22      	ldr	r3, [pc, #136]	; (80078c0 <HAL_DMA_Init+0x168>)
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6859      	ldr	r1, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007840:	f003 031c 	and.w	r3, r3, #28
 8007844:	fa01 f303 	lsl.w	r3, r1, r3
 8007848:	491d      	ldr	r1, [pc, #116]	; (80078c0 <HAL_DMA_Init+0x168>)
 800784a:	4313      	orrs	r3, r2
 800784c:	600b      	str	r3, [r1, #0]
 800784e:	e019      	b.n	8007884 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007850:	4b1c      	ldr	r3, [pc, #112]	; (80078c4 <HAL_DMA_Init+0x16c>)
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007858:	f003 031c 	and.w	r3, r3, #28
 800785c:	210f      	movs	r1, #15
 800785e:	fa01 f303 	lsl.w	r3, r1, r3
 8007862:	43db      	mvns	r3, r3
 8007864:	4917      	ldr	r1, [pc, #92]	; (80078c4 <HAL_DMA_Init+0x16c>)
 8007866:	4013      	ands	r3, r2
 8007868:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800786a:	4b16      	ldr	r3, [pc, #88]	; (80078c4 <HAL_DMA_Init+0x16c>)
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6859      	ldr	r1, [r3, #4]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007876:	f003 031c 	and.w	r3, r3, #28
 800787a:	fa01 f303 	lsl.w	r3, r1, r3
 800787e:	4911      	ldr	r1, [pc, #68]	; (80078c4 <HAL_DMA_Init+0x16c>)
 8007880:	4313      	orrs	r3, r2
 8007882:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2201      	movs	r2, #1
 800788e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr
 80078a8:	40020407 	.word	0x40020407
 80078ac:	bffdfff8 	.word	0xbffdfff8
 80078b0:	cccccccd 	.word	0xcccccccd
 80078b4:	40020000 	.word	0x40020000
 80078b8:	bffdfbf8 	.word	0xbffdfbf8
 80078bc:	40020400 	.word	0x40020400
 80078c0:	400200a8 	.word	0x400200a8
 80078c4:	400204a8 	.word	0x400204a8

080078c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b086      	sub	sp, #24
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	60b9      	str	r1, [r7, #8]
 80078d2:	607a      	str	r2, [r7, #4]
 80078d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078d6:	2300      	movs	r3, #0
 80078d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d101      	bne.n	80078e8 <HAL_DMA_Start_IT+0x20>
 80078e4:	2302      	movs	r3, #2
 80078e6:	e04b      	b.n	8007980 <HAL_DMA_Start_IT+0xb8>
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d13a      	bne.n	8007972 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2202      	movs	r2, #2
 8007900:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f022 0201 	bic.w	r2, r2, #1
 8007918:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	68b9      	ldr	r1, [r7, #8]
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 f96d 	bl	8007c00 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800792a:	2b00      	cmp	r3, #0
 800792c:	d008      	beq.n	8007940 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 020e 	orr.w	r2, r2, #14
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	e00f      	b.n	8007960 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f022 0204 	bic.w	r2, r2, #4
 800794e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f042 020a 	orr.w	r2, r2, #10
 800795e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f042 0201 	orr.w	r2, r2, #1
 800796e:	601a      	str	r2, [r3, #0]
 8007970:	e005      	b.n	800797e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800797a:	2302      	movs	r3, #2
 800797c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800797e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007980:	4618      	mov	r0, r3
 8007982:	3718      	adds	r7, #24
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007990:	2300      	movs	r3, #0
 8007992:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800799a:	b2db      	uxtb	r3, r3
 800799c:	2b02      	cmp	r3, #2
 800799e:	d008      	beq.n	80079b2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2204      	movs	r2, #4
 80079a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e022      	b.n	80079f8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 020e 	bic.w	r2, r2, #14
 80079c0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0201 	bic.w	r2, r2, #1
 80079d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079d6:	f003 021c 	and.w	r2, r3, #28
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079de:	2101      	movs	r1, #1
 80079e0:	fa01 f202 	lsl.w	r2, r1, r2
 80079e4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3714      	adds	r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d005      	beq.n	8007a28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2204      	movs	r2, #4
 8007a20:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	73fb      	strb	r3, [r7, #15]
 8007a26:	e029      	b.n	8007a7c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f022 020e 	bic.w	r2, r2, #14
 8007a36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f022 0201 	bic.w	r2, r2, #1
 8007a46:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a4c:	f003 021c 	and.w	r2, r3, #28
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a54:	2101      	movs	r1, #1
 8007a56:	fa01 f202 	lsl.w	r2, r1, r2
 8007a5a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d003      	beq.n	8007a7c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	4798      	blx	r3
    }
  }
  return status;
 8007a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3710      	adds	r7, #16
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b084      	sub	sp, #16
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aa2:	f003 031c 	and.w	r3, r3, #28
 8007aa6:	2204      	movs	r2, #4
 8007aa8:	409a      	lsls	r2, r3
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	4013      	ands	r3, r2
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d026      	beq.n	8007b00 <HAL_DMA_IRQHandler+0x7a>
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f003 0304 	and.w	r3, r3, #4
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d021      	beq.n	8007b00 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0320 	and.w	r3, r3, #32
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d107      	bne.n	8007ada <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0204 	bic.w	r2, r2, #4
 8007ad8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ade:	f003 021c 	and.w	r2, r3, #28
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae6:	2104      	movs	r1, #4
 8007ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8007aec:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d071      	beq.n	8007bda <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007afe:	e06c      	b.n	8007bda <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b04:	f003 031c 	and.w	r3, r3, #28
 8007b08:	2202      	movs	r2, #2
 8007b0a:	409a      	lsls	r2, r3
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	4013      	ands	r3, r2
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d02e      	beq.n	8007b72 <HAL_DMA_IRQHandler+0xec>
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	f003 0302 	and.w	r3, r3, #2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d029      	beq.n	8007b72 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0320 	and.w	r3, r3, #32
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d10b      	bne.n	8007b44 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f022 020a 	bic.w	r2, r2, #10
 8007b3a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b48:	f003 021c 	and.w	r2, r3, #28
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b50:	2102      	movs	r1, #2
 8007b52:	fa01 f202 	lsl.w	r2, r1, r2
 8007b56:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d038      	beq.n	8007bda <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007b70:	e033      	b.n	8007bda <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b76:	f003 031c 	and.w	r3, r3, #28
 8007b7a:	2208      	movs	r2, #8
 8007b7c:	409a      	lsls	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	4013      	ands	r3, r2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d02a      	beq.n	8007bdc <HAL_DMA_IRQHandler+0x156>
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	f003 0308 	and.w	r3, r3, #8
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d025      	beq.n	8007bdc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f022 020e 	bic.w	r2, r2, #14
 8007b9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ba4:	f003 021c 	and.w	r2, r3, #28
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bac:	2101      	movs	r1, #1
 8007bae:	fa01 f202 	lsl.w	r2, r1, r2
 8007bb2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d004      	beq.n	8007bdc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007bda:	bf00      	nop
 8007bdc:	bf00      	nop
}
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007bf2:	b2db      	uxtb	r3, r3
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
 8007c0c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c12:	f003 021c 	and.w	r2, r3, #28
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1a:	2101      	movs	r1, #1
 8007c1c:	fa01 f202 	lsl.w	r2, r1, r2
 8007c20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	2b10      	cmp	r3, #16
 8007c30:	d108      	bne.n	8007c44 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007c42:	e007      	b.n	8007c54 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	60da      	str	r2, [r3, #12]
}
 8007c54:	bf00      	nop
 8007c56:	3714      	adds	r7, #20
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c6e:	e17f      	b.n	8007f70 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	2101      	movs	r1, #1
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	fa01 f303 	lsl.w	r3, r1, r3
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f000 8171 	beq.w	8007f6a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	f003 0303 	and.w	r3, r3, #3
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d005      	beq.n	8007ca0 <HAL_GPIO_Init+0x40>
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	f003 0303 	and.w	r3, r3, #3
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d130      	bne.n	8007d02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	2203      	movs	r2, #3
 8007cac:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb0:	43db      	mvns	r3, r3
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	68da      	ldr	r2, [r3, #12]
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	005b      	lsls	r3, r3, #1
 8007cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	693a      	ldr	r2, [r7, #16]
 8007cce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	fa02 f303 	lsl.w	r3, r2, r3
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	091b      	lsrs	r3, r3, #4
 8007cec:	f003 0201 	and.w	r2, r3, #1
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf6:	693a      	ldr	r2, [r7, #16]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f003 0303 	and.w	r3, r3, #3
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d118      	bne.n	8007d40 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8007d14:	2201      	movs	r2, #1
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1c:	43db      	mvns	r3, r3
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	4013      	ands	r3, r2
 8007d22:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	08db      	lsrs	r3, r3, #3
 8007d2a:	f003 0201 	and.w	r2, r3, #1
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	fa02 f303 	lsl.w	r3, r2, r3
 8007d34:	693a      	ldr	r2, [r7, #16]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	693a      	ldr	r2, [r7, #16]
 8007d3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	f003 0303 	and.w	r3, r3, #3
 8007d48:	2b03      	cmp	r3, #3
 8007d4a:	d017      	beq.n	8007d7c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	005b      	lsls	r3, r3, #1
 8007d56:	2203      	movs	r2, #3
 8007d58:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5c:	43db      	mvns	r3, r3
 8007d5e:	693a      	ldr	r2, [r7, #16]
 8007d60:	4013      	ands	r3, r2
 8007d62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	689a      	ldr	r2, [r3, #8]
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	005b      	lsls	r3, r3, #1
 8007d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	f003 0303 	and.w	r3, r3, #3
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d123      	bne.n	8007dd0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	08da      	lsrs	r2, r3, #3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	3208      	adds	r2, #8
 8007d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d94:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f003 0307 	and.w	r3, r3, #7
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	220f      	movs	r2, #15
 8007da0:	fa02 f303 	lsl.w	r3, r2, r3
 8007da4:	43db      	mvns	r3, r3
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	4013      	ands	r3, r2
 8007daa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	691a      	ldr	r2, [r3, #16]
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f003 0307 	and.w	r3, r3, #7
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbc:	693a      	ldr	r2, [r7, #16]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	08da      	lsrs	r2, r3, #3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	3208      	adds	r2, #8
 8007dca:	6939      	ldr	r1, [r7, #16]
 8007dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	2203      	movs	r2, #3
 8007ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8007de0:	43db      	mvns	r3, r3
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4013      	ands	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f003 0203 	and.w	r2, r3, #3
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	005b      	lsls	r3, r3, #1
 8007df4:	fa02 f303 	lsl.w	r3, r2, r3
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	693a      	ldr	r2, [r7, #16]
 8007e02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f000 80ac 	beq.w	8007f6a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e12:	4b5f      	ldr	r3, [pc, #380]	; (8007f90 <HAL_GPIO_Init+0x330>)
 8007e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e16:	4a5e      	ldr	r2, [pc, #376]	; (8007f90 <HAL_GPIO_Init+0x330>)
 8007e18:	f043 0301 	orr.w	r3, r3, #1
 8007e1c:	6613      	str	r3, [r2, #96]	; 0x60
 8007e1e:	4b5c      	ldr	r3, [pc, #368]	; (8007f90 <HAL_GPIO_Init+0x330>)
 8007e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e22:	f003 0301 	and.w	r3, r3, #1
 8007e26:	60bb      	str	r3, [r7, #8]
 8007e28:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007e2a:	4a5a      	ldr	r2, [pc, #360]	; (8007f94 <HAL_GPIO_Init+0x334>)
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	089b      	lsrs	r3, r3, #2
 8007e30:	3302      	adds	r3, #2
 8007e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e36:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	f003 0303 	and.w	r3, r3, #3
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	220f      	movs	r2, #15
 8007e42:	fa02 f303 	lsl.w	r3, r2, r3
 8007e46:	43db      	mvns	r3, r3
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007e54:	d025      	beq.n	8007ea2 <HAL_GPIO_Init+0x242>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a4f      	ldr	r2, [pc, #316]	; (8007f98 <HAL_GPIO_Init+0x338>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d01f      	beq.n	8007e9e <HAL_GPIO_Init+0x23e>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a4e      	ldr	r2, [pc, #312]	; (8007f9c <HAL_GPIO_Init+0x33c>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d019      	beq.n	8007e9a <HAL_GPIO_Init+0x23a>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	4a4d      	ldr	r2, [pc, #308]	; (8007fa0 <HAL_GPIO_Init+0x340>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d013      	beq.n	8007e96 <HAL_GPIO_Init+0x236>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	4a4c      	ldr	r2, [pc, #304]	; (8007fa4 <HAL_GPIO_Init+0x344>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d00d      	beq.n	8007e92 <HAL_GPIO_Init+0x232>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	4a4b      	ldr	r2, [pc, #300]	; (8007fa8 <HAL_GPIO_Init+0x348>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d007      	beq.n	8007e8e <HAL_GPIO_Init+0x22e>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	4a4a      	ldr	r2, [pc, #296]	; (8007fac <HAL_GPIO_Init+0x34c>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d101      	bne.n	8007e8a <HAL_GPIO_Init+0x22a>
 8007e86:	2306      	movs	r3, #6
 8007e88:	e00c      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007e8a:	2307      	movs	r3, #7
 8007e8c:	e00a      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007e8e:	2305      	movs	r3, #5
 8007e90:	e008      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007e92:	2304      	movs	r3, #4
 8007e94:	e006      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007e96:	2303      	movs	r3, #3
 8007e98:	e004      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007e9a:	2302      	movs	r3, #2
 8007e9c:	e002      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e000      	b.n	8007ea4 <HAL_GPIO_Init+0x244>
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	f002 0203 	and.w	r2, r2, #3
 8007eaa:	0092      	lsls	r2, r2, #2
 8007eac:	4093      	lsls	r3, r2
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007eb4:	4937      	ldr	r1, [pc, #220]	; (8007f94 <HAL_GPIO_Init+0x334>)
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	089b      	lsrs	r3, r3, #2
 8007eba:	3302      	adds	r3, #2
 8007ebc:	693a      	ldr	r2, [r7, #16]
 8007ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007ec2:	4b3b      	ldr	r3, [pc, #236]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	43db      	mvns	r3, r3
 8007ecc:	693a      	ldr	r2, [r7, #16]
 8007ece:	4013      	ands	r3, r2
 8007ed0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d003      	beq.n	8007ee6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007ede:	693a      	ldr	r2, [r7, #16]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007ee6:	4a32      	ldr	r2, [pc, #200]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007eec:	4b30      	ldr	r3, [pc, #192]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	43db      	mvns	r3, r3
 8007ef6:	693a      	ldr	r2, [r7, #16]
 8007ef8:	4013      	ands	r3, r2
 8007efa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d003      	beq.n	8007f10 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007f10:	4a27      	ldr	r2, [pc, #156]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007f16:	4b26      	ldr	r3, [pc, #152]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	43db      	mvns	r3, r3
 8007f20:	693a      	ldr	r2, [r7, #16]
 8007f22:	4013      	ands	r3, r2
 8007f24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d003      	beq.n	8007f3a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8007f32:	693a      	ldr	r2, [r7, #16]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007f3a:	4a1d      	ldr	r2, [pc, #116]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007f40:	4b1b      	ldr	r3, [pc, #108]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	43db      	mvns	r3, r3
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007f64:	4a12      	ldr	r2, [pc, #72]	; (8007fb0 <HAL_GPIO_Init+0x350>)
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	fa22 f303 	lsr.w	r3, r2, r3
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f47f ae78 	bne.w	8007c70 <HAL_GPIO_Init+0x10>
  }
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	371c      	adds	r7, #28
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	40021000 	.word	0x40021000
 8007f94:	40010000 	.word	0x40010000
 8007f98:	48000400 	.word	0x48000400
 8007f9c:	48000800 	.word	0x48000800
 8007fa0:	48000c00 	.word	0x48000c00
 8007fa4:	48001000 	.word	0x48001000
 8007fa8:	48001400 	.word	0x48001400
 8007fac:	48001800 	.word	0x48001800
 8007fb0:	40010400 	.word	0x40010400

08007fb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	691a      	ldr	r2, [r3, #16]
 8007fc4:	887b      	ldrh	r3, [r7, #2]
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d002      	beq.n	8007fd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	73fb      	strb	r3, [r7, #15]
 8007fd0:	e001      	b.n	8007fd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3714      	adds	r7, #20
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	460b      	mov	r3, r1
 8007fee:	807b      	strh	r3, [r7, #2]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007ff4:	787b      	ldrb	r3, [r7, #1]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d003      	beq.n	8008002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007ffa:	887a      	ldrh	r2, [r7, #2]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008000:	e002      	b.n	8008008 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008002:	887a      	ldrh	r2, [r7, #2]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008008:	bf00      	nop
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008014:	b480      	push	{r7}
 8008016:	b085      	sub	sp, #20
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	460b      	mov	r3, r1
 800801e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	695b      	ldr	r3, [r3, #20]
 8008024:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008026:	887a      	ldrh	r2, [r7, #2]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	4013      	ands	r3, r2
 800802c:	041a      	lsls	r2, r3, #16
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	43d9      	mvns	r1, r3
 8008032:	887b      	ldrh	r3, [r7, #2]
 8008034:	400b      	ands	r3, r1
 8008036:	431a      	orrs	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	619a      	str	r2, [r3, #24]
}
 800803c:	bf00      	nop
 800803e:	3714      	adds	r7, #20
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	4603      	mov	r3, r0
 8008050:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008052:	4b08      	ldr	r3, [pc, #32]	; (8008074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008054:	695a      	ldr	r2, [r3, #20]
 8008056:	88fb      	ldrh	r3, [r7, #6]
 8008058:	4013      	ands	r3, r2
 800805a:	2b00      	cmp	r3, #0
 800805c:	d006      	beq.n	800806c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800805e:	4a05      	ldr	r2, [pc, #20]	; (8008074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008060:	88fb      	ldrh	r3, [r7, #6]
 8008062:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008064:	88fb      	ldrh	r3, [r7, #6]
 8008066:	4618      	mov	r0, r3
 8008068:	f7fb fbae 	bl	80037c8 <HAL_GPIO_EXTI_Callback>
  }
}
 800806c:	bf00      	nop
 800806e:	3708      	adds	r7, #8
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	40010400 	.word	0x40010400

08008078 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e081      	b.n	800818e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b00      	cmp	r3, #0
 8008094:	d106      	bne.n	80080a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f7fd ff06 	bl	8005eb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2224      	movs	r2, #36	; 0x24
 80080a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f022 0201 	bic.w	r2, r2, #1
 80080ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685a      	ldr	r2, [r3, #4]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80080c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	689a      	ldr	r2, [r3, #8]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d107      	bne.n	80080f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	689a      	ldr	r2, [r3, #8]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080ee:	609a      	str	r2, [r3, #8]
 80080f0:	e006      	b.n	8008100 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	689a      	ldr	r2, [r3, #8]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80080fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	2b02      	cmp	r3, #2
 8008106:	d104      	bne.n	8008112 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008110:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	687a      	ldr	r2, [r7, #4]
 800811a:	6812      	ldr	r2, [r2, #0]
 800811c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008120:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008124:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68da      	ldr	r2, [r3, #12]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008134:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	691a      	ldr	r2, [r3, #16]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	699b      	ldr	r3, [r3, #24]
 8008146:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	430a      	orrs	r2, r1
 800814e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	69d9      	ldr	r1, [r3, #28]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6a1a      	ldr	r2, [r3, #32]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	430a      	orrs	r2, r1
 800815e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f042 0201 	orr.w	r2, r2, #1
 800816e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2220      	movs	r2, #32
 800817a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3708      	adds	r7, #8
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
	...

08008198 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b088      	sub	sp, #32
 800819c:	af02      	add	r7, sp, #8
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	607a      	str	r2, [r7, #4]
 80081a2:	461a      	mov	r2, r3
 80081a4:	460b      	mov	r3, r1
 80081a6:	817b      	strh	r3, [r7, #10]
 80081a8:	4613      	mov	r3, r2
 80081aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	2b20      	cmp	r3, #32
 80081b6:	f040 80da 	bne.w	800836e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d101      	bne.n	80081c8 <HAL_I2C_Master_Transmit+0x30>
 80081c4:	2302      	movs	r3, #2
 80081c6:	e0d3      	b.n	8008370 <HAL_I2C_Master_Transmit+0x1d8>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80081d0:	f7ff f9b0 	bl	8007534 <HAL_GetTick>
 80081d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	2319      	movs	r3, #25
 80081dc:	2201      	movs	r2, #1
 80081de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f001 f8d1 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	e0be      	b.n	8008370 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2221      	movs	r2, #33	; 0x21
 80081f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2210      	movs	r2, #16
 80081fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	893a      	ldrh	r2, [r7, #8]
 8008212:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2200      	movs	r2, #0
 8008218:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800821e:	b29b      	uxth	r3, r3
 8008220:	2bff      	cmp	r3, #255	; 0xff
 8008222:	d90e      	bls.n	8008242 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	22ff      	movs	r2, #255	; 0xff
 8008228:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800822e:	b2da      	uxtb	r2, r3
 8008230:	8979      	ldrh	r1, [r7, #10]
 8008232:	4b51      	ldr	r3, [pc, #324]	; (8008378 <HAL_I2C_Master_Transmit+0x1e0>)
 8008234:	9300      	str	r3, [sp, #0]
 8008236:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f001 fa4e 	bl	80096dc <I2C_TransferConfig>
 8008240:	e06c      	b.n	800831c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008246:	b29a      	uxth	r2, r3
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008250:	b2da      	uxtb	r2, r3
 8008252:	8979      	ldrh	r1, [r7, #10]
 8008254:	4b48      	ldr	r3, [pc, #288]	; (8008378 <HAL_I2C_Master_Transmit+0x1e0>)
 8008256:	9300      	str	r3, [sp, #0]
 8008258:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800825c:	68f8      	ldr	r0, [r7, #12]
 800825e:	f001 fa3d 	bl	80096dc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008262:	e05b      	b.n	800831c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	6a39      	ldr	r1, [r7, #32]
 8008268:	68f8      	ldr	r0, [r7, #12]
 800826a:	f001 f8ce 	bl	800940a <I2C_WaitOnTXISFlagUntilTimeout>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d001      	beq.n	8008278 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e07b      	b.n	8008370 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827c:	781a      	ldrb	r2, [r3, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008288:	1c5a      	adds	r2, r3, #1
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008292:	b29b      	uxth	r3, r3
 8008294:	3b01      	subs	r3, #1
 8008296:	b29a      	uxth	r2, r3
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082a0:	3b01      	subs	r3, #1
 80082a2:	b29a      	uxth	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d034      	beq.n	800831c <HAL_I2C_Master_Transmit+0x184>
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d130      	bne.n	800831c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	6a3b      	ldr	r3, [r7, #32]
 80082c0:	2200      	movs	r2, #0
 80082c2:	2180      	movs	r1, #128	; 0x80
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f001 f860 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d001      	beq.n	80082d4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e04d      	b.n	8008370 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2bff      	cmp	r3, #255	; 0xff
 80082dc:	d90e      	bls.n	80082fc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	22ff      	movs	r2, #255	; 0xff
 80082e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082e8:	b2da      	uxtb	r2, r3
 80082ea:	8979      	ldrh	r1, [r7, #10]
 80082ec:	2300      	movs	r3, #0
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f001 f9f1 	bl	80096dc <I2C_TransferConfig>
 80082fa:	e00f      	b.n	800831c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008300:	b29a      	uxth	r2, r3
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800830a:	b2da      	uxtb	r2, r3
 800830c:	8979      	ldrh	r1, [r7, #10]
 800830e:	2300      	movs	r3, #0
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008316:	68f8      	ldr	r0, [r7, #12]
 8008318:	f001 f9e0 	bl	80096dc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008320:	b29b      	uxth	r3, r3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d19e      	bne.n	8008264 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	6a39      	ldr	r1, [r7, #32]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f001 f8ad 	bl	800948a <I2C_WaitOnSTOPFlagUntilTimeout>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e01a      	b.n	8008370 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2220      	movs	r2, #32
 8008340:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	6859      	ldr	r1, [r3, #4]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	4b0b      	ldr	r3, [pc, #44]	; (800837c <HAL_I2C_Master_Transmit+0x1e4>)
 800834e:	400b      	ands	r3, r1
 8008350:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2220      	movs	r2, #32
 8008356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2200      	movs	r2, #0
 8008366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800836a:	2300      	movs	r3, #0
 800836c:	e000      	b.n	8008370 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800836e:	2302      	movs	r3, #2
  }
}
 8008370:	4618      	mov	r0, r3
 8008372:	3718      	adds	r7, #24
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	80002000 	.word	0x80002000
 800837c:	fe00e800 	.word	0xfe00e800

08008380 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b088      	sub	sp, #32
 8008384:	af02      	add	r7, sp, #8
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	4608      	mov	r0, r1
 800838a:	4611      	mov	r1, r2
 800838c:	461a      	mov	r2, r3
 800838e:	4603      	mov	r3, r0
 8008390:	817b      	strh	r3, [r7, #10]
 8008392:	460b      	mov	r3, r1
 8008394:	813b      	strh	r3, [r7, #8]
 8008396:	4613      	mov	r3, r2
 8008398:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	2b20      	cmp	r3, #32
 80083a4:	f040 80f9 	bne.w	800859a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80083a8:	6a3b      	ldr	r3, [r7, #32]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d002      	beq.n	80083b4 <HAL_I2C_Mem_Write+0x34>
 80083ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d105      	bne.n	80083c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e0ed      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d101      	bne.n	80083ce <HAL_I2C_Mem_Write+0x4e>
 80083ca:	2302      	movs	r3, #2
 80083cc:	e0e6      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80083d6:	f7ff f8ad 	bl	8007534 <HAL_GetTick>
 80083da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	9300      	str	r3, [sp, #0]
 80083e0:	2319      	movs	r3, #25
 80083e2:	2201      	movs	r2, #1
 80083e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f000 ffce 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d001      	beq.n	80083f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e0d1      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2221      	movs	r2, #33	; 0x21
 80083fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2240      	movs	r2, #64	; 0x40
 8008404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2200      	movs	r2, #0
 800840c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6a3a      	ldr	r2, [r7, #32]
 8008412:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008418:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008420:	88f8      	ldrh	r0, [r7, #6]
 8008422:	893a      	ldrh	r2, [r7, #8]
 8008424:	8979      	ldrh	r1, [r7, #10]
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	9301      	str	r3, [sp, #4]
 800842a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	4603      	mov	r3, r0
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f000 fb87 	bl	8008b44 <I2C_RequestMemoryWrite>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d005      	beq.n	8008448 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e0a9      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800844c:	b29b      	uxth	r3, r3
 800844e:	2bff      	cmp	r3, #255	; 0xff
 8008450:	d90e      	bls.n	8008470 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	22ff      	movs	r2, #255	; 0xff
 8008456:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800845c:	b2da      	uxtb	r2, r3
 800845e:	8979      	ldrh	r1, [r7, #10]
 8008460:	2300      	movs	r3, #0
 8008462:	9300      	str	r3, [sp, #0]
 8008464:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f001 f937 	bl	80096dc <I2C_TransferConfig>
 800846e:	e00f      	b.n	8008490 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008474:	b29a      	uxth	r2, r3
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800847e:	b2da      	uxtb	r2, r3
 8008480:	8979      	ldrh	r1, [r7, #10]
 8008482:	2300      	movs	r3, #0
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f001 f926 	bl	80096dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f000 ffb8 	bl	800940a <I2C_WaitOnTXISFlagUntilTimeout>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e07b      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a8:	781a      	ldrb	r2, [r3, #0]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b4:	1c5a      	adds	r2, r3, #1
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084be:	b29b      	uxth	r3, r3
 80084c0:	3b01      	subs	r3, #1
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084cc:	3b01      	subs	r3, #1
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084d8:	b29b      	uxth	r3, r3
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d034      	beq.n	8008548 <HAL_I2C_Mem_Write+0x1c8>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d130      	bne.n	8008548 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ec:	2200      	movs	r2, #0
 80084ee:	2180      	movs	r1, #128	; 0x80
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f000 ff4a 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d001      	beq.n	8008500 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e04d      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008504:	b29b      	uxth	r3, r3
 8008506:	2bff      	cmp	r3, #255	; 0xff
 8008508:	d90e      	bls.n	8008528 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	22ff      	movs	r2, #255	; 0xff
 800850e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008514:	b2da      	uxtb	r2, r3
 8008516:	8979      	ldrh	r1, [r7, #10]
 8008518:	2300      	movs	r3, #0
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f001 f8db 	bl	80096dc <I2C_TransferConfig>
 8008526:	e00f      	b.n	8008548 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008536:	b2da      	uxtb	r2, r3
 8008538:	8979      	ldrh	r1, [r7, #10]
 800853a:	2300      	movs	r3, #0
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f001 f8ca 	bl	80096dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d19e      	bne.n	8008490 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f000 ff97 	bl	800948a <I2C_WaitOnSTOPFlagUntilTimeout>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d001      	beq.n	8008566 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e01a      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2220      	movs	r2, #32
 800856c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6859      	ldr	r1, [r3, #4]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	4b0a      	ldr	r3, [pc, #40]	; (80085a4 <HAL_I2C_Mem_Write+0x224>)
 800857a:	400b      	ands	r3, r1
 800857c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2220      	movs	r2, #32
 8008582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008596:	2300      	movs	r3, #0
 8008598:	e000      	b.n	800859c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800859a:	2302      	movs	r3, #2
  }
}
 800859c:	4618      	mov	r0, r3
 800859e:	3718      	adds	r7, #24
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	fe00e800 	.word	0xfe00e800

080085a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b088      	sub	sp, #32
 80085ac:	af02      	add	r7, sp, #8
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	4608      	mov	r0, r1
 80085b2:	4611      	mov	r1, r2
 80085b4:	461a      	mov	r2, r3
 80085b6:	4603      	mov	r3, r0
 80085b8:	817b      	strh	r3, [r7, #10]
 80085ba:	460b      	mov	r3, r1
 80085bc:	813b      	strh	r3, [r7, #8]
 80085be:	4613      	mov	r3, r2
 80085c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b20      	cmp	r3, #32
 80085cc:	f040 80fd 	bne.w	80087ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80085d0:	6a3b      	ldr	r3, [r7, #32]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d002      	beq.n	80085dc <HAL_I2C_Mem_Read+0x34>
 80085d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d105      	bne.n	80085e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80085e2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e0f1      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d101      	bne.n	80085f6 <HAL_I2C_Mem_Read+0x4e>
 80085f2:	2302      	movs	r3, #2
 80085f4:	e0ea      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80085fe:	f7fe ff99 	bl	8007534 <HAL_GetTick>
 8008602:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	2319      	movs	r3, #25
 800860a:	2201      	movs	r2, #1
 800860c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008610:	68f8      	ldr	r0, [r7, #12]
 8008612:	f000 feba 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	d001      	beq.n	8008620 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e0d5      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2222      	movs	r2, #34	; 0x22
 8008624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2240      	movs	r2, #64	; 0x40
 800862c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6a3a      	ldr	r2, [r7, #32]
 800863a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008640:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2200      	movs	r2, #0
 8008646:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008648:	88f8      	ldrh	r0, [r7, #6]
 800864a:	893a      	ldrh	r2, [r7, #8]
 800864c:	8979      	ldrh	r1, [r7, #10]
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	9301      	str	r3, [sp, #4]
 8008652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	4603      	mov	r3, r0
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f000 fac7 	bl	8008bec <I2C_RequestMemoryRead>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d005      	beq.n	8008670 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	e0ad      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008674:	b29b      	uxth	r3, r3
 8008676:	2bff      	cmp	r3, #255	; 0xff
 8008678:	d90e      	bls.n	8008698 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	22ff      	movs	r2, #255	; 0xff
 800867e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008684:	b2da      	uxtb	r2, r3
 8008686:	8979      	ldrh	r1, [r7, #10]
 8008688:	4b52      	ldr	r3, [pc, #328]	; (80087d4 <HAL_I2C_Mem_Read+0x22c>)
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f001 f823 	bl	80096dc <I2C_TransferConfig>
 8008696:	e00f      	b.n	80086b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800869c:	b29a      	uxth	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086a6:	b2da      	uxtb	r2, r3
 80086a8:	8979      	ldrh	r1, [r7, #10]
 80086aa:	4b4a      	ldr	r3, [pc, #296]	; (80087d4 <HAL_I2C_Mem_Read+0x22c>)
 80086ac:	9300      	str	r3, [sp, #0]
 80086ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80086b2:	68f8      	ldr	r0, [r7, #12]
 80086b4:	f001 f812 	bl	80096dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086be:	2200      	movs	r2, #0
 80086c0:	2104      	movs	r1, #4
 80086c2:	68f8      	ldr	r0, [r7, #12]
 80086c4:	f000 fe61 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e07c      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086dc:	b2d2      	uxtb	r2, r2
 80086de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e4:	1c5a      	adds	r2, r3, #1
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086ee:	3b01      	subs	r3, #1
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	3b01      	subs	r3, #1
 80086fe:	b29a      	uxth	r2, r3
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008708:	b29b      	uxth	r3, r3
 800870a:	2b00      	cmp	r3, #0
 800870c:	d034      	beq.n	8008778 <HAL_I2C_Mem_Read+0x1d0>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008712:	2b00      	cmp	r3, #0
 8008714:	d130      	bne.n	8008778 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800871c:	2200      	movs	r2, #0
 800871e:	2180      	movs	r1, #128	; 0x80
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f000 fe32 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800872c:	2301      	movs	r3, #1
 800872e:	e04d      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008734:	b29b      	uxth	r3, r3
 8008736:	2bff      	cmp	r3, #255	; 0xff
 8008738:	d90e      	bls.n	8008758 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	22ff      	movs	r2, #255	; 0xff
 800873e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008744:	b2da      	uxtb	r2, r3
 8008746:	8979      	ldrh	r1, [r7, #10]
 8008748:	2300      	movs	r3, #0
 800874a:	9300      	str	r3, [sp, #0]
 800874c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 ffc3 	bl	80096dc <I2C_TransferConfig>
 8008756:	e00f      	b.n	8008778 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800875c:	b29a      	uxth	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008766:	b2da      	uxtb	r2, r3
 8008768:	8979      	ldrh	r1, [r7, #10]
 800876a:	2300      	movs	r3, #0
 800876c:	9300      	str	r3, [sp, #0]
 800876e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f000 ffb2 	bl	80096dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800877c:	b29b      	uxth	r3, r3
 800877e:	2b00      	cmp	r3, #0
 8008780:	d19a      	bne.n	80086b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008782:	697a      	ldr	r2, [r7, #20]
 8008784:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f000 fe7f 	bl	800948a <I2C_WaitOnSTOPFlagUntilTimeout>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d001      	beq.n	8008796 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e01a      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2220      	movs	r2, #32
 800879c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	6859      	ldr	r1, [r3, #4]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	4b0b      	ldr	r3, [pc, #44]	; (80087d8 <HAL_I2C_Mem_Read+0x230>)
 80087aa:	400b      	ands	r3, r1
 80087ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2220      	movs	r2, #32
 80087b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80087c6:	2300      	movs	r3, #0
 80087c8:	e000      	b.n	80087cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80087ca:	2302      	movs	r3, #2
  }
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3718      	adds	r7, #24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	80002400 	.word	0x80002400
 80087d8:	fe00e800 	.word	0xfe00e800

080087dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b084      	sub	sp, #16
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d005      	beq.n	8008808 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	68f9      	ldr	r1, [r7, #12]
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	4798      	blx	r3
  }
}
 8008808:	bf00      	nop
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b086      	sub	sp, #24
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	0a1b      	lsrs	r3, r3, #8
 800882c:	f003 0301 	and.w	r3, r3, #1
 8008830:	2b00      	cmp	r3, #0
 8008832:	d010      	beq.n	8008856 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	09db      	lsrs	r3, r3, #7
 8008838:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800883c:	2b00      	cmp	r3, #0
 800883e:	d00a      	beq.n	8008856 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008844:	f043 0201 	orr.w	r2, r3, #1
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008854:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	0a9b      	lsrs	r3, r3, #10
 800885a:	f003 0301 	and.w	r3, r3, #1
 800885e:	2b00      	cmp	r3, #0
 8008860:	d010      	beq.n	8008884 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	09db      	lsrs	r3, r3, #7
 8008866:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00a      	beq.n	8008884 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008872:	f043 0208 	orr.w	r2, r3, #8
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008882:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	0a5b      	lsrs	r3, r3, #9
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b00      	cmp	r3, #0
 800888e:	d010      	beq.n	80088b2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	09db      	lsrs	r3, r3, #7
 8008894:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00a      	beq.n	80088b2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a0:	f043 0202 	orr.w	r2, r3, #2
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088b0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f003 030b 	and.w	r3, r3, #11
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d003      	beq.n	80088ca <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80088c2:	68f9      	ldr	r1, [r7, #12]
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f000 fc27 	bl	8009118 <I2C_ITError>
  }
}
 80088ca:	bf00      	nop
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088d2:	b480      	push	{r7}
 80088d4:	b083      	sub	sp, #12
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80088da:	bf00      	nop
 80088dc:	370c      	adds	r7, #12
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr

080088e6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80088e6:	b480      	push	{r7}
 80088e8:	b083      	sub	sp, #12
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80088ee:	bf00      	nop
 80088f0:	370c      	adds	r7, #12
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr

080088fa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80088fa:	b480      	push	{r7}
 80088fc:	b083      	sub	sp, #12
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	460b      	mov	r3, r1
 8008904:	70fb      	strb	r3, [r7, #3]
 8008906:	4613      	mov	r3, r2
 8008908:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800890a:	bf00      	nop
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008916:	b480      	push	{r7}
 8008918:	b083      	sub	sp, #12
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800891e:	bf00      	nop
 8008920:	370c      	adds	r7, #12
 8008922:	46bd      	mov	sp, r7
 8008924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008928:	4770      	bx	lr

0800892a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800892a:	b480      	push	{r7}
 800892c:	b083      	sub	sp, #12
 800892e:	af00      	add	r7, sp, #0
 8008930:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008932:	bf00      	nop
 8008934:	370c      	adds	r7, #12
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b086      	sub	sp, #24
 8008942:	af00      	add	r7, sp, #0
 8008944:	60f8      	str	r0, [r7, #12]
 8008946:	60b9      	str	r1, [r7, #8]
 8008948:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800894e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800895a:	2b01      	cmp	r3, #1
 800895c:	d101      	bne.n	8008962 <I2C_Slave_ISR_IT+0x24>
 800895e:	2302      	movs	r3, #2
 8008960:	e0ec      	b.n	8008b3c <I2C_Slave_ISR_IT+0x1fe>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	095b      	lsrs	r3, r3, #5
 800896e:	f003 0301 	and.w	r3, r3, #1
 8008972:	2b00      	cmp	r3, #0
 8008974:	d009      	beq.n	800898a <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	095b      	lsrs	r3, r3, #5
 800897a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800897e:	2b00      	cmp	r3, #0
 8008980:	d003      	beq.n	800898a <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008982:	6939      	ldr	r1, [r7, #16]
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 fa67 	bl	8008e58 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	091b      	lsrs	r3, r3, #4
 800898e:	f003 0301 	and.w	r3, r3, #1
 8008992:	2b00      	cmp	r3, #0
 8008994:	d04d      	beq.n	8008a32 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	091b      	lsrs	r3, r3, #4
 800899a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d047      	beq.n	8008a32 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d128      	bne.n	80089fe <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	2b28      	cmp	r3, #40	; 0x28
 80089b6:	d108      	bne.n	80089ca <I2C_Slave_ISR_IT+0x8c>
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80089be:	d104      	bne.n	80089ca <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80089c0:	6939      	ldr	r1, [r7, #16]
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f000 fb52 	bl	800906c <I2C_ITListenCplt>
 80089c8:	e032      	b.n	8008a30 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b29      	cmp	r3, #41	; 0x29
 80089d4:	d10e      	bne.n	80089f4 <I2C_Slave_ISR_IT+0xb6>
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80089dc:	d00a      	beq.n	80089f4 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2210      	movs	r2, #16
 80089e4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f000 fc8d 	bl	8009306 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 f9d5 	bl	8008d9c <I2C_ITSlaveSeqCplt>
 80089f2:	e01d      	b.n	8008a30 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2210      	movs	r2, #16
 80089fa:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80089fc:	e096      	b.n	8008b2c <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2210      	movs	r2, #16
 8008a04:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a0a:	f043 0204 	orr.w	r2, r3, #4
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d004      	beq.n	8008a22 <I2C_Slave_ISR_IT+0xe4>
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008a1e:	f040 8085 	bne.w	8008b2c <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a26:	4619      	mov	r1, r3
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f000 fb75 	bl	8009118 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008a2e:	e07d      	b.n	8008b2c <I2C_Slave_ISR_IT+0x1ee>
 8008a30:	e07c      	b.n	8008b2c <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	089b      	lsrs	r3, r3, #2
 8008a36:	f003 0301 	and.w	r3, r3, #1
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d030      	beq.n	8008aa0 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	089b      	lsrs	r3, r3, #2
 8008a42:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d02a      	beq.n	8008aa0 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a4e:	b29b      	uxth	r3, r3
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d018      	beq.n	8008a86 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5e:	b2d2      	uxtb	r2, r2
 8008a60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a66:	1c5a      	adds	r2, r3, #1
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a70:	3b01      	subs	r3, #1
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	b29a      	uxth	r2, r3
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d14f      	bne.n	8008b30 <I2C_Slave_ISR_IT+0x1f2>
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008a96:	d04b      	beq.n	8008b30 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f000 f97f 	bl	8008d9c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008a9e:	e047      	b.n	8008b30 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	08db      	lsrs	r3, r3, #3
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00a      	beq.n	8008ac2 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	08db      	lsrs	r3, r3, #3
 8008ab0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d004      	beq.n	8008ac2 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008ab8:	6939      	ldr	r1, [r7, #16]
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f000 f8ea 	bl	8008c94 <I2C_ITAddrCplt>
 8008ac0:	e037      	b.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	085b      	lsrs	r3, r3, #1
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d031      	beq.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	085b      	lsrs	r3, r3, #1
 8008ad2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d02b      	beq.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d018      	beq.n	8008b16 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae8:	781a      	ldrb	r2, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af4:	1c5a      	adds	r2, r3, #1
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	3b01      	subs	r3, #1
 8008b02:	b29a      	uxth	r2, r3
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	851a      	strh	r2, [r3, #40]	; 0x28
 8008b14:	e00d      	b.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008b1c:	d002      	beq.n	8008b24 <I2C_Slave_ISR_IT+0x1e6>
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d106      	bne.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f000 f939 	bl	8008d9c <I2C_ITSlaveSeqCplt>
 8008b2a:	e002      	b.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008b2c:	bf00      	nop
 8008b2e:	e000      	b.n	8008b32 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008b30:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b086      	sub	sp, #24
 8008b48:	af02      	add	r7, sp, #8
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	4608      	mov	r0, r1
 8008b4e:	4611      	mov	r1, r2
 8008b50:	461a      	mov	r2, r3
 8008b52:	4603      	mov	r3, r0
 8008b54:	817b      	strh	r3, [r7, #10]
 8008b56:	460b      	mov	r3, r1
 8008b58:	813b      	strh	r3, [r7, #8]
 8008b5a:	4613      	mov	r3, r2
 8008b5c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008b5e:	88fb      	ldrh	r3, [r7, #6]
 8008b60:	b2da      	uxtb	r2, r3
 8008b62:	8979      	ldrh	r1, [r7, #10]
 8008b64:	4b20      	ldr	r3, [pc, #128]	; (8008be8 <I2C_RequestMemoryWrite+0xa4>)
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	f000 fdb5 	bl	80096dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b72:	69fa      	ldr	r2, [r7, #28]
 8008b74:	69b9      	ldr	r1, [r7, #24]
 8008b76:	68f8      	ldr	r0, [r7, #12]
 8008b78:	f000 fc47 	bl	800940a <I2C_WaitOnTXISFlagUntilTimeout>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d001      	beq.n	8008b86 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	e02c      	b.n	8008be0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b86:	88fb      	ldrh	r3, [r7, #6]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d105      	bne.n	8008b98 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008b8c:	893b      	ldrh	r3, [r7, #8]
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	629a      	str	r2, [r3, #40]	; 0x28
 8008b96:	e015      	b.n	8008bc4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008b98:	893b      	ldrh	r3, [r7, #8]
 8008b9a:	0a1b      	lsrs	r3, r3, #8
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ba6:	69fa      	ldr	r2, [r7, #28]
 8008ba8:	69b9      	ldr	r1, [r7, #24]
 8008baa:	68f8      	ldr	r0, [r7, #12]
 8008bac:	f000 fc2d 	bl	800940a <I2C_WaitOnTXISFlagUntilTimeout>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d001      	beq.n	8008bba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e012      	b.n	8008be0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008bba:	893b      	ldrh	r3, [r7, #8]
 8008bbc:	b2da      	uxtb	r2, r3
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	2180      	movs	r1, #128	; 0x80
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f000 fbdb 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d001      	beq.n	8008bde <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e000      	b.n	8008be0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	80002000 	.word	0x80002000

08008bec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b086      	sub	sp, #24
 8008bf0:	af02      	add	r7, sp, #8
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	4608      	mov	r0, r1
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	817b      	strh	r3, [r7, #10]
 8008bfe:	460b      	mov	r3, r1
 8008c00:	813b      	strh	r3, [r7, #8]
 8008c02:	4613      	mov	r3, r2
 8008c04:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008c06:	88fb      	ldrh	r3, [r7, #6]
 8008c08:	b2da      	uxtb	r2, r3
 8008c0a:	8979      	ldrh	r1, [r7, #10]
 8008c0c:	4b20      	ldr	r3, [pc, #128]	; (8008c90 <I2C_RequestMemoryRead+0xa4>)
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	2300      	movs	r3, #0
 8008c12:	68f8      	ldr	r0, [r7, #12]
 8008c14:	f000 fd62 	bl	80096dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c18:	69fa      	ldr	r2, [r7, #28]
 8008c1a:	69b9      	ldr	r1, [r7, #24]
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 fbf4 	bl	800940a <I2C_WaitOnTXISFlagUntilTimeout>
 8008c22:	4603      	mov	r3, r0
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d001      	beq.n	8008c2c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	e02c      	b.n	8008c86 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c2c:	88fb      	ldrh	r3, [r7, #6]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d105      	bne.n	8008c3e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c32:	893b      	ldrh	r3, [r7, #8]
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	629a      	str	r2, [r3, #40]	; 0x28
 8008c3c:	e015      	b.n	8008c6a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008c3e:	893b      	ldrh	r3, [r7, #8]
 8008c40:	0a1b      	lsrs	r3, r3, #8
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	b2da      	uxtb	r2, r3
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c4c:	69fa      	ldr	r2, [r7, #28]
 8008c4e:	69b9      	ldr	r1, [r7, #24]
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f000 fbda 	bl	800940a <I2C_WaitOnTXISFlagUntilTimeout>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e012      	b.n	8008c86 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c60:	893b      	ldrh	r3, [r7, #8]
 8008c62:	b2da      	uxtb	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	69bb      	ldr	r3, [r7, #24]
 8008c70:	2200      	movs	r2, #0
 8008c72:	2140      	movs	r1, #64	; 0x40
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f000 fb88 	bl	800938a <I2C_WaitOnFlagUntilTimeout>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d001      	beq.n	8008c84 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	e000      	b.n	8008c86 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008c84:	2300      	movs	r3, #0
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3710      	adds	r7, #16
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	bf00      	nop
 8008c90:	80002000 	.word	0x80002000

08008c94 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008caa:	2b28      	cmp	r3, #40	; 0x28
 8008cac:	d16a      	bne.n	8008d84 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	699b      	ldr	r3, [r3, #24]
 8008cb4:	0c1b      	lsrs	r3, r3, #16
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	f003 0301 	and.w	r3, r3, #1
 8008cbc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	699b      	ldr	r3, [r3, #24]
 8008cc4:	0c1b      	lsrs	r3, r3, #16
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008ccc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cda:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008ce8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d138      	bne.n	8008d64 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008cf2:	897b      	ldrh	r3, [r7, #10]
 8008cf4:	09db      	lsrs	r3, r3, #7
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	89bb      	ldrh	r3, [r7, #12]
 8008cfa:	4053      	eors	r3, r2
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	f003 0306 	and.w	r3, r3, #6
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d11c      	bne.n	8008d40 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008d06:	897b      	ldrh	r3, [r7, #10]
 8008d08:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d0e:	1c5a      	adds	r2, r3, #1
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d13b      	bne.n	8008d94 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2208      	movs	r2, #8
 8008d28:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008d32:	89ba      	ldrh	r2, [r7, #12]
 8008d34:	7bfb      	ldrb	r3, [r7, #15]
 8008d36:	4619      	mov	r1, r3
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f7ff fdde 	bl	80088fa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008d3e:	e029      	b.n	8008d94 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008d40:	893b      	ldrh	r3, [r7, #8]
 8008d42:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008d44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 fcf9 	bl	8009740 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008d56:	89ba      	ldrh	r2, [r7, #12]
 8008d58:	7bfb      	ldrb	r3, [r7, #15]
 8008d5a:	4619      	mov	r1, r3
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f7ff fdcc 	bl	80088fa <HAL_I2C_AddrCallback>
}
 8008d62:	e017      	b.n	8008d94 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008d64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fce9 	bl	8009740 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008d76:	89ba      	ldrh	r2, [r7, #12]
 8008d78:	7bfb      	ldrb	r3, [r7, #15]
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f7ff fdbc 	bl	80088fa <HAL_I2C_AddrCallback>
}
 8008d82:	e007      	b.n	8008d94 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2208      	movs	r2, #8
 8008d8a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8008d94:	bf00      	nop
 8008d96:	3710      	adds	r7, #16
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	0b9b      	lsrs	r3, r3, #14
 8008db8:	f003 0301 	and.w	r3, r3, #1
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d008      	beq.n	8008dd2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008dce:	601a      	str	r2, [r3, #0]
 8008dd0:	e00d      	b.n	8008dee <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	0bdb      	lsrs	r3, r3, #15
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d007      	beq.n	8008dee <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008dec:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b29      	cmp	r3, #41	; 0x29
 8008df8:	d112      	bne.n	8008e20 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2228      	movs	r2, #40	; 0x28
 8008dfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2221      	movs	r2, #33	; 0x21
 8008e06:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008e08:	2101      	movs	r1, #1
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fc98 	bl	8009740 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f7ff fd5a 	bl	80088d2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008e1e:	e017      	b.n	8008e50 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b2a      	cmp	r3, #42	; 0x2a
 8008e2a:	d111      	bne.n	8008e50 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2228      	movs	r2, #40	; 0x28
 8008e30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2222      	movs	r2, #34	; 0x22
 8008e38:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008e3a:	2102      	movs	r1, #2
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fc7f 	bl	8009740 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f7ff fd4b 	bl	80088e6 <HAL_I2C_SlaveRxCpltCallback>
}
 8008e50:	bf00      	nop
 8008e52:	3710      	adds	r7, #16
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b086      	sub	sp, #24
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e74:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008e7e:	7bfb      	ldrb	r3, [r7, #15]
 8008e80:	2b21      	cmp	r3, #33	; 0x21
 8008e82:	d002      	beq.n	8008e8a <I2C_ITSlaveCplt+0x32>
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
 8008e86:	2b29      	cmp	r3, #41	; 0x29
 8008e88:	d108      	bne.n	8008e9c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008e8a:	f248 0101 	movw	r1, #32769	; 0x8001
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fc56 	bl	8009740 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2221      	movs	r2, #33	; 0x21
 8008e98:	631a      	str	r2, [r3, #48]	; 0x30
 8008e9a:	e00d      	b.n	8008eb8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
 8008e9e:	2b22      	cmp	r3, #34	; 0x22
 8008ea0:	d002      	beq.n	8008ea8 <I2C_ITSlaveCplt+0x50>
 8008ea2:	7bfb      	ldrb	r3, [r7, #15]
 8008ea4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ea6:	d107      	bne.n	8008eb8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008ea8:	f248 0102 	movw	r1, #32770	; 0x8002
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 fc47 	bl	8009740 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2222      	movs	r2, #34	; 0x22
 8008eb6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	685a      	ldr	r2, [r3, #4]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ec6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	6859      	ldr	r1, [r3, #4]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	4b64      	ldr	r3, [pc, #400]	; (8009064 <I2C_ITSlaveCplt+0x20c>)
 8008ed4:	400b      	ands	r3, r1
 8008ed6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 fa14 	bl	8009306 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	0b9b      	lsrs	r3, r3, #14
 8008ee2:	f003 0301 	and.w	r3, r3, #1
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d013      	beq.n	8008f12 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008ef8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d020      	beq.n	8008f44 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008f10:	e018      	b.n	8008f44 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	0bdb      	lsrs	r3, r3, #15
 8008f16:	f003 0301 	and.w	r3, r3, #1
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d012      	beq.n	8008f44 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f2c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d006      	beq.n	8008f44 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	b29a      	uxth	r2, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	089b      	lsrs	r3, r3, #2
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d020      	beq.n	8008f92 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	f023 0304 	bic.w	r3, r3, #4
 8008f56:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f62:	b2d2      	uxtb	r2, r2
 8008f64:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f6a:	1c5a      	adds	r2, r3, #1
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00c      	beq.n	8008f92 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	3b01      	subs	r3, #1
 8008f8c:	b29a      	uxth	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d005      	beq.n	8008fa8 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fa0:	f043 0204 	orr.w	r2, r3, #4
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2200      	movs	r2, #0
 8008fac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d010      	beq.n	8008fe0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 f8a7 	bl	8009118 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fd0:	b2db      	uxtb	r3, r3
 8008fd2:	2b28      	cmp	r3, #40	; 0x28
 8008fd4:	d141      	bne.n	800905a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008fd6:	6979      	ldr	r1, [r7, #20]
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f847 	bl	800906c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008fde:	e03c      	b.n	800905a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008fe8:	d014      	beq.n	8009014 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f7ff fed6 	bl	8008d9c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4a1d      	ldr	r2, [pc, #116]	; (8009068 <I2C_ITSlaveCplt+0x210>)
 8008ff4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2220      	movs	r2, #32
 8008ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f7ff fc82 	bl	8008916 <HAL_I2C_ListenCpltCallback>
}
 8009012:	e022      	b.n	800905a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800901a:	b2db      	uxtb	r3, r3
 800901c:	2b22      	cmp	r3, #34	; 0x22
 800901e:	d10e      	bne.n	800903e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2220      	movs	r2, #32
 8009024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f7ff fc55 	bl	80088e6 <HAL_I2C_SlaveRxCpltCallback>
}
 800903c:	e00d      	b.n	800905a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2220      	movs	r2, #32
 8009042:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f7ff fc3c 	bl	80088d2 <HAL_I2C_SlaveTxCpltCallback>
}
 800905a:	bf00      	nop
 800905c:	3718      	adds	r7, #24
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}
 8009062:	bf00      	nop
 8009064:	fe00e800 	.word	0xfe00e800
 8009068:	ffff0000 	.word	0xffff0000

0800906c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a26      	ldr	r2, [pc, #152]	; (8009114 <I2C_ITListenCplt+0xa8>)
 800907a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2220      	movs	r2, #32
 8009086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	089b      	lsrs	r3, r3, #2
 800909c:	f003 0301 	and.w	r3, r3, #1
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d022      	beq.n	80090ea <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ae:	b2d2      	uxtb	r2, r2
 80090b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b6:	1c5a      	adds	r2, r3, #1
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d012      	beq.n	80090ea <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090c8:	3b01      	subs	r3, #1
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	3b01      	subs	r3, #1
 80090d8:	b29a      	uxth	r2, r3
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090e2:	f043 0204 	orr.w	r2, r3, #4
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80090ea:	f248 0103 	movw	r1, #32771	; 0x8003
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fb26 	bl	8009740 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2210      	movs	r2, #16
 80090fa:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f7ff fc06 	bl	8008916 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800910a:	bf00      	nop
 800910c:	3708      	adds	r7, #8
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop
 8009114:	ffff0000 	.word	0xffff0000

08009118 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b084      	sub	sp, #16
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009128:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a5d      	ldr	r2, [pc, #372]	; (80092ac <I2C_ITError+0x194>)
 8009136:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	431a      	orrs	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800914a:	7bfb      	ldrb	r3, [r7, #15]
 800914c:	2b28      	cmp	r3, #40	; 0x28
 800914e:	d005      	beq.n	800915c <I2C_ITError+0x44>
 8009150:	7bfb      	ldrb	r3, [r7, #15]
 8009152:	2b29      	cmp	r3, #41	; 0x29
 8009154:	d002      	beq.n	800915c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009156:	7bfb      	ldrb	r3, [r7, #15]
 8009158:	2b2a      	cmp	r3, #42	; 0x2a
 800915a:	d10b      	bne.n	8009174 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800915c:	2103      	movs	r1, #3
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 faee 	bl	8009740 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2228      	movs	r2, #40	; 0x28
 8009168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4a50      	ldr	r2, [pc, #320]	; (80092b0 <I2C_ITError+0x198>)
 8009170:	635a      	str	r2, [r3, #52]	; 0x34
 8009172:	e011      	b.n	8009198 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009174:	f248 0103 	movw	r1, #32771	; 0x8003
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 fae1 	bl	8009740 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009184:	b2db      	uxtb	r3, r3
 8009186:	2b60      	cmp	r3, #96	; 0x60
 8009188:	d003      	beq.n	8009192 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2220      	movs	r2, #32
 800918e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800919c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d039      	beq.n	800921a <I2C_ITError+0x102>
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	2b11      	cmp	r3, #17
 80091aa:	d002      	beq.n	80091b2 <I2C_ITError+0x9a>
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	2b21      	cmp	r3, #33	; 0x21
 80091b0:	d133      	bne.n	800921a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80091c0:	d107      	bne.n	80091d2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80091d0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7fe fd04 	bl	8007be4 <HAL_DMA_GetState>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d017      	beq.n	8009212 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e6:	4a33      	ldr	r2, [pc, #204]	; (80092b4 <I2C_ITError+0x19c>)
 80091e8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7fe fc04 	bl	8007a04 <HAL_DMA_Abort_IT>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d04d      	beq.n	800929e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800920c:	4610      	mov	r0, r2
 800920e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009210:	e045      	b.n	800929e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f000 f850 	bl	80092b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009218:	e041      	b.n	800929e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800921e:	2b00      	cmp	r3, #0
 8009220:	d039      	beq.n	8009296 <I2C_ITError+0x17e>
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	2b12      	cmp	r3, #18
 8009226:	d002      	beq.n	800922e <I2C_ITError+0x116>
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	2b22      	cmp	r3, #34	; 0x22
 800922c:	d133      	bne.n	8009296 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009238:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800923c:	d107      	bne.n	800924e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800924c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009252:	4618      	mov	r0, r3
 8009254:	f7fe fcc6 	bl	8007be4 <HAL_DMA_GetState>
 8009258:	4603      	mov	r3, r0
 800925a:	2b01      	cmp	r3, #1
 800925c:	d017      	beq.n	800928e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009262:	4a14      	ldr	r2, [pc, #80]	; (80092b4 <I2C_ITError+0x19c>)
 8009264:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009272:	4618      	mov	r0, r3
 8009274:	f7fe fbc6 	bl	8007a04 <HAL_DMA_Abort_IT>
 8009278:	4603      	mov	r3, r0
 800927a:	2b00      	cmp	r3, #0
 800927c:	d011      	beq.n	80092a2 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009288:	4610      	mov	r0, r2
 800928a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800928c:	e009      	b.n	80092a2 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 f812 	bl	80092b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009294:	e005      	b.n	80092a2 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 f80e 	bl	80092b8 <I2C_TreatErrorCallback>
  }
}
 800929c:	e002      	b.n	80092a4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800929e:	bf00      	nop
 80092a0:	e000      	b.n	80092a4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80092a2:	bf00      	nop
}
 80092a4:	bf00      	nop
 80092a6:	3710      	adds	r7, #16
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}
 80092ac:	ffff0000 	.word	0xffff0000
 80092b0:	0800893f 	.word	0x0800893f
 80092b4:	0800934f 	.word	0x0800934f

080092b8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	2b60      	cmp	r3, #96	; 0x60
 80092ca:	d10e      	bne.n	80092ea <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2220      	movs	r2, #32
 80092d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7ff fb21 	bl	800892a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80092e8:	e009      	b.n	80092fe <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f7fa fa4b 	bl	8003794 <HAL_I2C_ErrorCallback>
}
 80092fe:	bf00      	nop
 8009300:	3708      	adds	r7, #8
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009306:	b480      	push	{r7}
 8009308:	b083      	sub	sp, #12
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	f003 0302 	and.w	r3, r3, #2
 8009318:	2b02      	cmp	r3, #2
 800931a:	d103      	bne.n	8009324 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2200      	movs	r2, #0
 8009322:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	699b      	ldr	r3, [r3, #24]
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b01      	cmp	r3, #1
 8009330:	d007      	beq.n	8009342 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	699a      	ldr	r2, [r3, #24]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f042 0201 	orr.w	r2, r2, #1
 8009340:	619a      	str	r2, [r3, #24]
  }
}
 8009342:	bf00      	nop
 8009344:	370c      	adds	r7, #12
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr

0800934e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b084      	sub	sp, #16
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800935a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009360:	2b00      	cmp	r3, #0
 8009362:	d003      	beq.n	800936c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009368:	2200      	movs	r2, #0
 800936a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009370:	2b00      	cmp	r3, #0
 8009372:	d003      	beq.n	800937c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009378:	2200      	movs	r2, #0
 800937a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f7ff ff9b 	bl	80092b8 <I2C_TreatErrorCallback>
}
 8009382:	bf00      	nop
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	60f8      	str	r0, [r7, #12]
 8009392:	60b9      	str	r1, [r7, #8]
 8009394:	603b      	str	r3, [r7, #0]
 8009396:	4613      	mov	r3, r2
 8009398:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800939a:	e022      	b.n	80093e2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093a2:	d01e      	beq.n	80093e2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093a4:	f7fe f8c6 	bl	8007534 <HAL_GetTick>
 80093a8:	4602      	mov	r2, r0
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	1ad3      	subs	r3, r2, r3
 80093ae:	683a      	ldr	r2, [r7, #0]
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d302      	bcc.n	80093ba <I2C_WaitOnFlagUntilTimeout+0x30>
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d113      	bne.n	80093e2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093be:	f043 0220 	orr.w	r2, r3, #32
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2220      	movs	r2, #32
 80093ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2200      	movs	r2, #0
 80093d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	e00f      	b.n	8009402 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	699a      	ldr	r2, [r3, #24]
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	4013      	ands	r3, r2
 80093ec:	68ba      	ldr	r2, [r7, #8]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	bf0c      	ite	eq
 80093f2:	2301      	moveq	r3, #1
 80093f4:	2300      	movne	r3, #0
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	79fb      	ldrb	r3, [r7, #7]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d0cd      	beq.n	800939c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3710      	adds	r7, #16
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800940a:	b580      	push	{r7, lr}
 800940c:	b084      	sub	sp, #16
 800940e:	af00      	add	r7, sp, #0
 8009410:	60f8      	str	r0, [r7, #12]
 8009412:	60b9      	str	r1, [r7, #8]
 8009414:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009416:	e02c      	b.n	8009472 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	68b9      	ldr	r1, [r7, #8]
 800941c:	68f8      	ldr	r0, [r7, #12]
 800941e:	f000 f871 	bl	8009504 <I2C_IsErrorOccurred>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d001      	beq.n	800942c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e02a      	b.n	8009482 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009432:	d01e      	beq.n	8009472 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009434:	f7fe f87e 	bl	8007534 <HAL_GetTick>
 8009438:	4602      	mov	r2, r0
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	1ad3      	subs	r3, r2, r3
 800943e:	68ba      	ldr	r2, [r7, #8]
 8009440:	429a      	cmp	r2, r3
 8009442:	d302      	bcc.n	800944a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d113      	bne.n	8009472 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800944e:	f043 0220 	orr.w	r2, r3, #32
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2220      	movs	r2, #32
 800945a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2200      	movs	r2, #0
 8009462:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800946e:	2301      	movs	r3, #1
 8009470:	e007      	b.n	8009482 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	f003 0302 	and.w	r3, r3, #2
 800947c:	2b02      	cmp	r3, #2
 800947e:	d1cb      	bne.n	8009418 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009480:	2300      	movs	r3, #0
}
 8009482:	4618      	mov	r0, r3
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b084      	sub	sp, #16
 800948e:	af00      	add	r7, sp, #0
 8009490:	60f8      	str	r0, [r7, #12]
 8009492:	60b9      	str	r1, [r7, #8]
 8009494:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009496:	e028      	b.n	80094ea <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	68b9      	ldr	r1, [r7, #8]
 800949c:	68f8      	ldr	r0, [r7, #12]
 800949e:	f000 f831 	bl	8009504 <I2C_IsErrorOccurred>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d001      	beq.n	80094ac <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e026      	b.n	80094fa <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094ac:	f7fe f842 	bl	8007534 <HAL_GetTick>
 80094b0:	4602      	mov	r2, r0
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	68ba      	ldr	r2, [r7, #8]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d302      	bcc.n	80094c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d113      	bne.n	80094ea <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094c6:	f043 0220 	orr.w	r2, r3, #32
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2220      	movs	r2, #32
 80094d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e007      	b.n	80094fa <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	699b      	ldr	r3, [r3, #24]
 80094f0:	f003 0320 	and.w	r3, r3, #32
 80094f4:	2b20      	cmp	r3, #32
 80094f6:	d1cf      	bne.n	8009498 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3710      	adds	r7, #16
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
	...

08009504 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b08a      	sub	sp, #40	; 0x28
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009510:	2300      	movs	r3, #0
 8009512:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	699b      	ldr	r3, [r3, #24]
 800951c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800951e:	2300      	movs	r3, #0
 8009520:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	f003 0310 	and.w	r3, r3, #16
 800952c:	2b00      	cmp	r3, #0
 800952e:	d075      	beq.n	800961c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2210      	movs	r2, #16
 8009536:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009538:	e056      	b.n	80095e8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009540:	d052      	beq.n	80095e8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009542:	f7fd fff7 	bl	8007534 <HAL_GetTick>
 8009546:	4602      	mov	r2, r0
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	429a      	cmp	r2, r3
 8009550:	d302      	bcc.n	8009558 <I2C_IsErrorOccurred+0x54>
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d147      	bne.n	80095e8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009562:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800956a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	699b      	ldr	r3, [r3, #24]
 8009572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009576:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800957a:	d12e      	bne.n	80095da <I2C_IsErrorOccurred+0xd6>
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009582:	d02a      	beq.n	80095da <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009584:	7cfb      	ldrb	r3, [r7, #19]
 8009586:	2b20      	cmp	r3, #32
 8009588:	d027      	beq.n	80095da <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	685a      	ldr	r2, [r3, #4]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009598:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800959a:	f7fd ffcb 	bl	8007534 <HAL_GetTick>
 800959e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095a0:	e01b      	b.n	80095da <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80095a2:	f7fd ffc7 	bl	8007534 <HAL_GetTick>
 80095a6:	4602      	mov	r2, r0
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	1ad3      	subs	r3, r2, r3
 80095ac:	2b19      	cmp	r3, #25
 80095ae:	d914      	bls.n	80095da <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095b4:	f043 0220 	orr.w	r2, r3, #32
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2220      	movs	r2, #32
 80095c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2200      	movs	r2, #0
 80095c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	699b      	ldr	r3, [r3, #24]
 80095e0:	f003 0320 	and.w	r3, r3, #32
 80095e4:	2b20      	cmp	r3, #32
 80095e6:	d1dc      	bne.n	80095a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	699b      	ldr	r3, [r3, #24]
 80095ee:	f003 0320 	and.w	r3, r3, #32
 80095f2:	2b20      	cmp	r3, #32
 80095f4:	d003      	beq.n	80095fe <I2C_IsErrorOccurred+0xfa>
 80095f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d09d      	beq.n	800953a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80095fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009602:	2b00      	cmp	r3, #0
 8009604:	d103      	bne.n	800960e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2220      	movs	r2, #32
 800960c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800960e:	6a3b      	ldr	r3, [r7, #32]
 8009610:	f043 0304 	orr.w	r3, r3, #4
 8009614:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800962e:	6a3b      	ldr	r3, [r7, #32]
 8009630:	f043 0301 	orr.w	r3, r3, #1
 8009634:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800963e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800964c:	2b00      	cmp	r3, #0
 800964e:	d00b      	beq.n	8009668 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009650:	6a3b      	ldr	r3, [r7, #32]
 8009652:	f043 0308 	orr.w	r3, r3, #8
 8009656:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009660:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800966e:	2b00      	cmp	r3, #0
 8009670:	d00b      	beq.n	800968a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009672:	6a3b      	ldr	r3, [r7, #32]
 8009674:	f043 0302 	orr.w	r3, r3, #2
 8009678:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009682:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009684:	2301      	movs	r3, #1
 8009686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800968a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800968e:	2b00      	cmp	r3, #0
 8009690:	d01c      	beq.n	80096cc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f7ff fe37 	bl	8009306 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	6859      	ldr	r1, [r3, #4]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681a      	ldr	r2, [r3, #0]
 80096a2:	4b0d      	ldr	r3, [pc, #52]	; (80096d8 <I2C_IsErrorOccurred+0x1d4>)
 80096a4:	400b      	ands	r3, r1
 80096a6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	431a      	orrs	r2, r3
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2220      	movs	r2, #32
 80096b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2200      	movs	r2, #0
 80096c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2200      	movs	r2, #0
 80096c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80096cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3728      	adds	r7, #40	; 0x28
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	fe00e800 	.word	0xfe00e800

080096dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80096dc:	b480      	push	{r7}
 80096de:	b087      	sub	sp, #28
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	607b      	str	r3, [r7, #4]
 80096e6:	460b      	mov	r3, r1
 80096e8:	817b      	strh	r3, [r7, #10]
 80096ea:	4613      	mov	r3, r2
 80096ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096ee:	897b      	ldrh	r3, [r7, #10]
 80096f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096f4:	7a7b      	ldrb	r3, [r7, #9]
 80096f6:	041b      	lsls	r3, r3, #16
 80096f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	4313      	orrs	r3, r2
 8009706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800970a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	685a      	ldr	r2, [r3, #4]
 8009712:	6a3b      	ldr	r3, [r7, #32]
 8009714:	0d5b      	lsrs	r3, r3, #21
 8009716:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800971a:	4b08      	ldr	r3, [pc, #32]	; (800973c <I2C_TransferConfig+0x60>)
 800971c:	430b      	orrs	r3, r1
 800971e:	43db      	mvns	r3, r3
 8009720:	ea02 0103 	and.w	r1, r2, r3
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	430a      	orrs	r2, r1
 800972c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800972e:	bf00      	nop
 8009730:	371c      	adds	r7, #28
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	03ff63ff 	.word	0x03ff63ff

08009740 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	460b      	mov	r3, r1
 800974a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800974c:	2300      	movs	r3, #0
 800974e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009750:	887b      	ldrh	r3, [r7, #2]
 8009752:	f003 0301 	and.w	r3, r3, #1
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00f      	beq.n	800977a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009760:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009768:	b2db      	uxtb	r3, r3
 800976a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800976e:	2b28      	cmp	r3, #40	; 0x28
 8009770:	d003      	beq.n	800977a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009778:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800977a:	887b      	ldrh	r3, [r7, #2]
 800977c:	f003 0302 	and.w	r3, r3, #2
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00f      	beq.n	80097a4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800978a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009792:	b2db      	uxtb	r3, r3
 8009794:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009798:	2b28      	cmp	r3, #40	; 0x28
 800979a:	d003      	beq.n	80097a4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80097a2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80097a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	da03      	bge.n	80097b4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80097b2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80097b4:	887b      	ldrh	r3, [r7, #2]
 80097b6:	2b10      	cmp	r3, #16
 80097b8:	d103      	bne.n	80097c2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80097c0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80097c2:	887b      	ldrh	r3, [r7, #2]
 80097c4:	2b20      	cmp	r3, #32
 80097c6:	d103      	bne.n	80097d0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f043 0320 	orr.w	r3, r3, #32
 80097ce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80097d0:	887b      	ldrh	r3, [r7, #2]
 80097d2:	2b40      	cmp	r3, #64	; 0x40
 80097d4:	d103      	bne.n	80097de <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097dc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	6819      	ldr	r1, [r3, #0]
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	43da      	mvns	r2, r3
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	400a      	ands	r2, r1
 80097ee:	601a      	str	r2, [r3, #0]
}
 80097f0:	bf00      	nop
 80097f2:	3714      	adds	r7, #20
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800980c:	b2db      	uxtb	r3, r3
 800980e:	2b20      	cmp	r3, #32
 8009810:	d138      	bne.n	8009884 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009818:	2b01      	cmp	r3, #1
 800981a:	d101      	bne.n	8009820 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800981c:	2302      	movs	r3, #2
 800981e:	e032      	b.n	8009886 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2201      	movs	r2, #1
 8009824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2224      	movs	r2, #36	; 0x24
 800982c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f022 0201 	bic.w	r2, r2, #1
 800983e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800984e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6819      	ldr	r1, [r3, #0]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	683a      	ldr	r2, [r7, #0]
 800985c:	430a      	orrs	r2, r1
 800985e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f042 0201 	orr.w	r2, r2, #1
 800986e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2220      	movs	r2, #32
 8009874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009880:	2300      	movs	r3, #0
 8009882:	e000      	b.n	8009886 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009884:	2302      	movs	r3, #2
  }
}
 8009886:	4618      	mov	r0, r3
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009892:	b480      	push	{r7}
 8009894:	b085      	sub	sp, #20
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
 800989a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	2b20      	cmp	r3, #32
 80098a6:	d139      	bne.n	800991c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d101      	bne.n	80098b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80098b2:	2302      	movs	r3, #2
 80098b4:	e033      	b.n	800991e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2201      	movs	r2, #1
 80098ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2224      	movs	r2, #36	; 0x24
 80098c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f022 0201 	bic.w	r2, r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80098e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	021b      	lsls	r3, r3, #8
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68fa      	ldr	r2, [r7, #12]
 80098f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f042 0201 	orr.w	r2, r2, #1
 8009906:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2220      	movs	r2, #32
 800990c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009918:	2300      	movs	r3, #0
 800991a:	e000      	b.n	800991e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800991c:	2302      	movs	r3, #2
  }
}
 800991e:	4618      	mov	r0, r3
 8009920:	3714      	adds	r7, #20
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr
	...

0800992c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800992c:	b480      	push	{r7}
 800992e:	b085      	sub	sp, #20
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009934:	4b0b      	ldr	r3, [pc, #44]	; (8009964 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009936:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009938:	4a0a      	ldr	r2, [pc, #40]	; (8009964 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800993a:	f043 0301 	orr.w	r3, r3, #1
 800993e:	6613      	str	r3, [r2, #96]	; 0x60
 8009940:	4b08      	ldr	r3, [pc, #32]	; (8009964 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009942:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009944:	f003 0301 	and.w	r3, r3, #1
 8009948:	60fb      	str	r3, [r7, #12]
 800994a:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 800994c:	4b06      	ldr	r3, [pc, #24]	; (8009968 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800994e:	685a      	ldr	r2, [r3, #4]
 8009950:	4905      	ldr	r1, [pc, #20]	; (8009968 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4313      	orrs	r3, r2
 8009956:	604b      	str	r3, [r1, #4]
}
 8009958:	bf00      	nop
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr
 8009964:	40021000 	.word	0x40021000
 8009968:	40010000 	.word	0x40010000

0800996c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	460b      	mov	r3, r1
 8009976:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d10c      	bne.n	8009998 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800997e:	4b13      	ldr	r3, [pc, #76]	; (80099cc <HAL_PWR_EnterSLEEPMode+0x60>)
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009986:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800998a:	d10e      	bne.n	80099aa <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800998c:	f000 f8b6 	bl	8009afc <HAL_PWREx_DisableLowPowerRunMode>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d009      	beq.n	80099aa <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8009996:	e016      	b.n	80099c6 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8009998:	4b0c      	ldr	r3, [pc, #48]	; (80099cc <HAL_PWR_EnterSLEEPMode+0x60>)
 800999a:	695b      	ldr	r3, [r3, #20]
 800999c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80099a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099a4:	d001      	beq.n	80099aa <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80099a6:	f000 f899 	bl	8009adc <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80099aa:	4b09      	ldr	r3, [pc, #36]	; (80099d0 <HAL_PWR_EnterSLEEPMode+0x64>)
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	4a08      	ldr	r2, [pc, #32]	; (80099d0 <HAL_PWR_EnterSLEEPMode+0x64>)
 80099b0:	f023 0304 	bic.w	r3, r3, #4
 80099b4:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80099b6:	78fb      	ldrb	r3, [r7, #3]
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d101      	bne.n	80099c0 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80099bc:	bf30      	wfi
 80099be:	e002      	b.n	80099c6 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80099c0:	bf40      	sev
    __WFE();
 80099c2:	bf20      	wfe
    __WFE();
 80099c4:	bf20      	wfe
  }

}
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	40007000 	.word	0x40007000
 80099d0:	e000ed00 	.word	0xe000ed00

080099d4 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80099d8:	4b05      	ldr	r3, [pc, #20]	; (80099f0 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80099da:	691b      	ldr	r3, [r3, #16]
 80099dc:	4a04      	ldr	r2, [pc, #16]	; (80099f0 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80099de:	f043 0302 	orr.w	r3, r3, #2
 80099e2:	6113      	str	r3, [r2, #16]
}
 80099e4:	bf00      	nop
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	e000ed00 	.word	0xe000ed00

080099f4 <HAL_PWR_DisableSleepOnExit>:
  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor
  *       re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 80099f4:	b480      	push	{r7}
 80099f6:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80099f8:	4b05      	ldr	r3, [pc, #20]	; (8009a10 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80099fa:	691b      	ldr	r3, [r3, #16]
 80099fc:	4a04      	ldr	r2, [pc, #16]	; (8009a10 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80099fe:	f023 0302 	bic.w	r3, r3, #2
 8009a02:	6113      	str	r3, [r2, #16]
}
 8009a04:	bf00      	nop
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	e000ed00 	.word	0xe000ed00

08009a14 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009a14:	b480      	push	{r7}
 8009a16:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009a18:	4b04      	ldr	r3, [pc, #16]	; (8009a2c <HAL_PWREx_GetVoltageRange+0x18>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr
 8009a2a:	bf00      	nop
 8009a2c:	40007000 	.word	0x40007000

08009a30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b085      	sub	sp, #20
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a3e:	d130      	bne.n	8009aa2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009a40:	4b23      	ldr	r3, [pc, #140]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a4c:	d038      	beq.n	8009ac0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009a4e:	4b20      	ldr	r3, [pc, #128]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009a56:	4a1e      	ldr	r2, [pc, #120]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a5c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009a5e:	4b1d      	ldr	r3, [pc, #116]	; (8009ad4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	2232      	movs	r2, #50	; 0x32
 8009a64:	fb02 f303 	mul.w	r3, r2, r3
 8009a68:	4a1b      	ldr	r2, [pc, #108]	; (8009ad8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8009a6e:	0c9b      	lsrs	r3, r3, #18
 8009a70:	3301      	adds	r3, #1
 8009a72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009a74:	e002      	b.n	8009a7c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	3b01      	subs	r3, #1
 8009a7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009a7c:	4b14      	ldr	r3, [pc, #80]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a7e:	695b      	ldr	r3, [r3, #20]
 8009a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a88:	d102      	bne.n	8009a90 <HAL_PWREx_ControlVoltageScaling+0x60>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d1f2      	bne.n	8009a76 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009a90:	4b0f      	ldr	r3, [pc, #60]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a92:	695b      	ldr	r3, [r3, #20]
 8009a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a9c:	d110      	bne.n	8009ac0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e00f      	b.n	8009ac2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009aa2:	4b0b      	ldr	r3, [pc, #44]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009aae:	d007      	beq.n	8009ac0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009ab0:	4b07      	ldr	r3, [pc, #28]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009ab8:	4a05      	ldr	r2, [pc, #20]	; (8009ad0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009aba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009abe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3714      	adds	r7, #20
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	40007000 	.word	0x40007000
 8009ad4:	20000134 	.word	0x20000134
 8009ad8:	431bde83 	.word	0x431bde83

08009adc <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8009adc:	b480      	push	{r7}
 8009ade:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8009ae0:	4b05      	ldr	r3, [pc, #20]	; (8009af8 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a04      	ldr	r2, [pc, #16]	; (8009af8 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8009ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009aea:	6013      	str	r3, [r2, #0]
}
 8009aec:	bf00      	nop
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop
 8009af8:	40007000 	.word	0x40007000

08009afc <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8009b02:	4b17      	ldr	r3, [pc, #92]	; (8009b60 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a16      	ldr	r2, [pc, #88]	; (8009b60 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009b08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b0c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009b0e:	4b15      	ldr	r3, [pc, #84]	; (8009b64 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2232      	movs	r2, #50	; 0x32
 8009b14:	fb02 f303 	mul.w	r3, r2, r3
 8009b18:	4a13      	ldr	r2, [pc, #76]	; (8009b68 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8009b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b1e:	0c9b      	lsrs	r3, r3, #18
 8009b20:	3301      	adds	r3, #1
 8009b22:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009b24:	e002      	b.n	8009b2c <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009b2c:	4b0c      	ldr	r3, [pc, #48]	; (8009b60 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009b2e:	695b      	ldr	r3, [r3, #20]
 8009b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b38:	d102      	bne.n	8009b40 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d1f2      	bne.n	8009b26 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8009b40:	4b07      	ldr	r3, [pc, #28]	; (8009b60 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009b42:	695b      	ldr	r3, [r3, #20]
 8009b44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b4c:	d101      	bne.n	8009b52 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8009b4e:	2303      	movs	r3, #3
 8009b50:	e000      	b.n	8009b54 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8009b52:	2300      	movs	r3, #0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	370c      	adds	r7, #12
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr
 8009b60:	40007000 	.word	0x40007000
 8009b64:	20000134 	.word	0x20000134
 8009b68:	431bde83 	.word	0x431bde83

08009b6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b088      	sub	sp, #32
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d101      	bne.n	8009b7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e3ca      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b7e:	4b97      	ldr	r3, [pc, #604]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009b80:	689b      	ldr	r3, [r3, #8]
 8009b82:	f003 030c 	and.w	r3, r3, #12
 8009b86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009b88:	4b94      	ldr	r3, [pc, #592]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009b8a:	68db      	ldr	r3, [r3, #12]
 8009b8c:	f003 0303 	and.w	r3, r3, #3
 8009b90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0310 	and.w	r3, r3, #16
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f000 80e4 	beq.w	8009d68 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d007      	beq.n	8009bb6 <HAL_RCC_OscConfig+0x4a>
 8009ba6:	69bb      	ldr	r3, [r7, #24]
 8009ba8:	2b0c      	cmp	r3, #12
 8009baa:	f040 808b 	bne.w	8009cc4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	f040 8087 	bne.w	8009cc4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009bb6:	4b89      	ldr	r3, [pc, #548]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d005      	beq.n	8009bce <HAL_RCC_OscConfig+0x62>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	699b      	ldr	r3, [r3, #24]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e3a2      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6a1a      	ldr	r2, [r3, #32]
 8009bd2:	4b82      	ldr	r3, [pc, #520]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 0308 	and.w	r3, r3, #8
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d004      	beq.n	8009be8 <HAL_RCC_OscConfig+0x7c>
 8009bde:	4b7f      	ldr	r3, [pc, #508]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009be6:	e005      	b.n	8009bf4 <HAL_RCC_OscConfig+0x88>
 8009be8:	4b7c      	ldr	r3, [pc, #496]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bee:	091b      	lsrs	r3, r3, #4
 8009bf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d223      	bcs.n	8009c40 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6a1b      	ldr	r3, [r3, #32]
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f000 fd87 	bl	800a710 <RCC_SetFlashLatencyFromMSIRange>
 8009c02:	4603      	mov	r3, r0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d001      	beq.n	8009c0c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e383      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009c0c:	4b73      	ldr	r3, [pc, #460]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a72      	ldr	r2, [pc, #456]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c12:	f043 0308 	orr.w	r3, r3, #8
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	4b70      	ldr	r3, [pc, #448]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a1b      	ldr	r3, [r3, #32]
 8009c24:	496d      	ldr	r1, [pc, #436]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c26:	4313      	orrs	r3, r2
 8009c28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009c2a:	4b6c      	ldr	r3, [pc, #432]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	021b      	lsls	r3, r3, #8
 8009c38:	4968      	ldr	r1, [pc, #416]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	604b      	str	r3, [r1, #4]
 8009c3e:	e025      	b.n	8009c8c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009c40:	4b66      	ldr	r3, [pc, #408]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a65      	ldr	r2, [pc, #404]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c46:	f043 0308 	orr.w	r3, r3, #8
 8009c4a:	6013      	str	r3, [r2, #0]
 8009c4c:	4b63      	ldr	r3, [pc, #396]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6a1b      	ldr	r3, [r3, #32]
 8009c58:	4960      	ldr	r1, [pc, #384]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009c5e:	4b5f      	ldr	r3, [pc, #380]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	69db      	ldr	r3, [r3, #28]
 8009c6a:	021b      	lsls	r3, r3, #8
 8009c6c:	495b      	ldr	r1, [pc, #364]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d109      	bne.n	8009c8c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6a1b      	ldr	r3, [r3, #32]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f000 fd47 	bl	800a710 <RCC_SetFlashLatencyFromMSIRange>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d001      	beq.n	8009c8c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	e343      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009c8c:	f000 fc4a 	bl	800a524 <HAL_RCC_GetSysClockFreq>
 8009c90:	4602      	mov	r2, r0
 8009c92:	4b52      	ldr	r3, [pc, #328]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	091b      	lsrs	r3, r3, #4
 8009c98:	f003 030f 	and.w	r3, r3, #15
 8009c9c:	4950      	ldr	r1, [pc, #320]	; (8009de0 <HAL_RCC_OscConfig+0x274>)
 8009c9e:	5ccb      	ldrb	r3, [r1, r3]
 8009ca0:	f003 031f 	and.w	r3, r3, #31
 8009ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ca8:	4a4e      	ldr	r2, [pc, #312]	; (8009de4 <HAL_RCC_OscConfig+0x278>)
 8009caa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009cac:	4b4e      	ldr	r3, [pc, #312]	; (8009de8 <HAL_RCC_OscConfig+0x27c>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7fc fc61 	bl	8006578 <HAL_InitTick>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009cba:	7bfb      	ldrb	r3, [r7, #15]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d052      	beq.n	8009d66 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8009cc0:	7bfb      	ldrb	r3, [r7, #15]
 8009cc2:	e327      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	699b      	ldr	r3, [r3, #24]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d032      	beq.n	8009d32 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009ccc:	4b43      	ldr	r3, [pc, #268]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a42      	ldr	r2, [pc, #264]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009cd2:	f043 0301 	orr.w	r3, r3, #1
 8009cd6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009cd8:	f7fd fc2c 	bl	8007534 <HAL_GetTick>
 8009cdc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009cde:	e008      	b.n	8009cf2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009ce0:	f7fd fc28 	bl	8007534 <HAL_GetTick>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	2b02      	cmp	r3, #2
 8009cec:	d901      	bls.n	8009cf2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8009cee:	2303      	movs	r3, #3
 8009cf0:	e310      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009cf2:	4b3a      	ldr	r3, [pc, #232]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f003 0302 	and.w	r3, r3, #2
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d0f0      	beq.n	8009ce0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009cfe:	4b37      	ldr	r3, [pc, #220]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a36      	ldr	r2, [pc, #216]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d04:	f043 0308 	orr.w	r3, r3, #8
 8009d08:	6013      	str	r3, [r2, #0]
 8009d0a:	4b34      	ldr	r3, [pc, #208]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a1b      	ldr	r3, [r3, #32]
 8009d16:	4931      	ldr	r1, [pc, #196]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009d1c:	4b2f      	ldr	r3, [pc, #188]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	69db      	ldr	r3, [r3, #28]
 8009d28:	021b      	lsls	r3, r3, #8
 8009d2a:	492c      	ldr	r1, [pc, #176]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	604b      	str	r3, [r1, #4]
 8009d30:	e01a      	b.n	8009d68 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009d32:	4b2a      	ldr	r3, [pc, #168]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a29      	ldr	r2, [pc, #164]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d38:	f023 0301 	bic.w	r3, r3, #1
 8009d3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009d3e:	f7fd fbf9 	bl	8007534 <HAL_GetTick>
 8009d42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009d44:	e008      	b.n	8009d58 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009d46:	f7fd fbf5 	bl	8007534 <HAL_GetTick>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	1ad3      	subs	r3, r2, r3
 8009d50:	2b02      	cmp	r3, #2
 8009d52:	d901      	bls.n	8009d58 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8009d54:	2303      	movs	r3, #3
 8009d56:	e2dd      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009d58:	4b20      	ldr	r3, [pc, #128]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f003 0302 	and.w	r3, r3, #2
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d1f0      	bne.n	8009d46 <HAL_RCC_OscConfig+0x1da>
 8009d64:	e000      	b.n	8009d68 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009d66:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 0301 	and.w	r3, r3, #1
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d074      	beq.n	8009e5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009d74:	69bb      	ldr	r3, [r7, #24]
 8009d76:	2b08      	cmp	r3, #8
 8009d78:	d005      	beq.n	8009d86 <HAL_RCC_OscConfig+0x21a>
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	2b0c      	cmp	r3, #12
 8009d7e:	d10e      	bne.n	8009d9e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	2b03      	cmp	r3, #3
 8009d84:	d10b      	bne.n	8009d9e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d86:	4b15      	ldr	r3, [pc, #84]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d064      	beq.n	8009e5c <HAL_RCC_OscConfig+0x2f0>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d160      	bne.n	8009e5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	e2ba      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009da6:	d106      	bne.n	8009db6 <HAL_RCC_OscConfig+0x24a>
 8009da8:	4b0c      	ldr	r3, [pc, #48]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a0b      	ldr	r2, [pc, #44]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009dae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009db2:	6013      	str	r3, [r2, #0]
 8009db4:	e026      	b.n	8009e04 <HAL_RCC_OscConfig+0x298>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009dbe:	d115      	bne.n	8009dec <HAL_RCC_OscConfig+0x280>
 8009dc0:	4b06      	ldr	r3, [pc, #24]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a05      	ldr	r2, [pc, #20]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009dc6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009dca:	6013      	str	r3, [r2, #0]
 8009dcc:	4b03      	ldr	r3, [pc, #12]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a02      	ldr	r2, [pc, #8]	; (8009ddc <HAL_RCC_OscConfig+0x270>)
 8009dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	e014      	b.n	8009e04 <HAL_RCC_OscConfig+0x298>
 8009dda:	bf00      	nop
 8009ddc:	40021000 	.word	0x40021000
 8009de0:	08018cc8 	.word	0x08018cc8
 8009de4:	20000134 	.word	0x20000134
 8009de8:	20000164 	.word	0x20000164
 8009dec:	4ba0      	ldr	r3, [pc, #640]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a9f      	ldr	r2, [pc, #636]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009df2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009df6:	6013      	str	r3, [r2, #0]
 8009df8:	4b9d      	ldr	r3, [pc, #628]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a9c      	ldr	r2, [pc, #624]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009dfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d013      	beq.n	8009e34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e0c:	f7fd fb92 	bl	8007534 <HAL_GetTick>
 8009e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e12:	e008      	b.n	8009e26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e14:	f7fd fb8e 	bl	8007534 <HAL_GetTick>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	2b64      	cmp	r3, #100	; 0x64
 8009e20:	d901      	bls.n	8009e26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009e22:	2303      	movs	r3, #3
 8009e24:	e276      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e26:	4b92      	ldr	r3, [pc, #584]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d0f0      	beq.n	8009e14 <HAL_RCC_OscConfig+0x2a8>
 8009e32:	e014      	b.n	8009e5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e34:	f7fd fb7e 	bl	8007534 <HAL_GetTick>
 8009e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009e3a:	e008      	b.n	8009e4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e3c:	f7fd fb7a 	bl	8007534 <HAL_GetTick>
 8009e40:	4602      	mov	r2, r0
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	2b64      	cmp	r3, #100	; 0x64
 8009e48:	d901      	bls.n	8009e4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e262      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009e4e:	4b88      	ldr	r3, [pc, #544]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1f0      	bne.n	8009e3c <HAL_RCC_OscConfig+0x2d0>
 8009e5a:	e000      	b.n	8009e5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 0302 	and.w	r3, r3, #2
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d060      	beq.n	8009f2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	2b04      	cmp	r3, #4
 8009e6e:	d005      	beq.n	8009e7c <HAL_RCC_OscConfig+0x310>
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	2b0c      	cmp	r3, #12
 8009e74:	d119      	bne.n	8009eaa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	2b02      	cmp	r3, #2
 8009e7a:	d116      	bne.n	8009eaa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e7c:	4b7c      	ldr	r3, [pc, #496]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d005      	beq.n	8009e94 <HAL_RCC_OscConfig+0x328>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d101      	bne.n	8009e94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009e90:	2301      	movs	r3, #1
 8009e92:	e23f      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e94:	4b76      	ldr	r3, [pc, #472]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	691b      	ldr	r3, [r3, #16]
 8009ea0:	061b      	lsls	r3, r3, #24
 8009ea2:	4973      	ldr	r1, [pc, #460]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ea8:	e040      	b.n	8009f2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d023      	beq.n	8009efa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009eb2:	4b6f      	ldr	r3, [pc, #444]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a6e      	ldr	r2, [pc, #440]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ebe:	f7fd fb39 	bl	8007534 <HAL_GetTick>
 8009ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ec4:	e008      	b.n	8009ed8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ec6:	f7fd fb35 	bl	8007534 <HAL_GetTick>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	1ad3      	subs	r3, r2, r3
 8009ed0:	2b02      	cmp	r3, #2
 8009ed2:	d901      	bls.n	8009ed8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	e21d      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ed8:	4b65      	ldr	r3, [pc, #404]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d0f0      	beq.n	8009ec6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ee4:	4b62      	ldr	r3, [pc, #392]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	691b      	ldr	r3, [r3, #16]
 8009ef0:	061b      	lsls	r3, r3, #24
 8009ef2:	495f      	ldr	r1, [pc, #380]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	604b      	str	r3, [r1, #4]
 8009ef8:	e018      	b.n	8009f2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009efa:	4b5d      	ldr	r3, [pc, #372]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a5c      	ldr	r2, [pc, #368]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f06:	f7fd fb15 	bl	8007534 <HAL_GetTick>
 8009f0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009f0c:	e008      	b.n	8009f20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f0e:	f7fd fb11 	bl	8007534 <HAL_GetTick>
 8009f12:	4602      	mov	r2, r0
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	1ad3      	subs	r3, r2, r3
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d901      	bls.n	8009f20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009f1c:	2303      	movs	r3, #3
 8009f1e:	e1f9      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009f20:	4b53      	ldr	r3, [pc, #332]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d1f0      	bne.n	8009f0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f003 0308 	and.w	r3, r3, #8
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d03c      	beq.n	8009fb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	695b      	ldr	r3, [r3, #20]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d01c      	beq.n	8009f7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f40:	4b4b      	ldr	r3, [pc, #300]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f46:	4a4a      	ldr	r2, [pc, #296]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f48:	f043 0301 	orr.w	r3, r3, #1
 8009f4c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f50:	f7fd faf0 	bl	8007534 <HAL_GetTick>
 8009f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009f56:	e008      	b.n	8009f6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f58:	f7fd faec 	bl	8007534 <HAL_GetTick>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	1ad3      	subs	r3, r2, r3
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d901      	bls.n	8009f6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009f66:	2303      	movs	r3, #3
 8009f68:	e1d4      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009f6a:	4b41      	ldr	r3, [pc, #260]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f70:	f003 0302 	and.w	r3, r3, #2
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d0ef      	beq.n	8009f58 <HAL_RCC_OscConfig+0x3ec>
 8009f78:	e01b      	b.n	8009fb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f7a:	4b3d      	ldr	r3, [pc, #244]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f80:	4a3b      	ldr	r2, [pc, #236]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009f82:	f023 0301 	bic.w	r3, r3, #1
 8009f86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f8a:	f7fd fad3 	bl	8007534 <HAL_GetTick>
 8009f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009f90:	e008      	b.n	8009fa4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f92:	f7fd facf 	bl	8007534 <HAL_GetTick>
 8009f96:	4602      	mov	r2, r0
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d901      	bls.n	8009fa4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	e1b7      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009fa4:	4b32      	ldr	r3, [pc, #200]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009faa:	f003 0302 	and.w	r3, r3, #2
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1ef      	bne.n	8009f92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 0304 	and.w	r3, r3, #4
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f000 80a6 	beq.w	800a10c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009fc4:	4b2a      	ldr	r3, [pc, #168]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d10d      	bne.n	8009fec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009fd0:	4b27      	ldr	r3, [pc, #156]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fd4:	4a26      	ldr	r2, [pc, #152]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fda:	6593      	str	r3, [r2, #88]	; 0x58
 8009fdc:	4b24      	ldr	r3, [pc, #144]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 8009fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fe4:	60bb      	str	r3, [r7, #8]
 8009fe6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fec:	4b21      	ldr	r3, [pc, #132]	; (800a074 <HAL_RCC_OscConfig+0x508>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d118      	bne.n	800a02a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ff8:	4b1e      	ldr	r3, [pc, #120]	; (800a074 <HAL_RCC_OscConfig+0x508>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a1d      	ldr	r2, [pc, #116]	; (800a074 <HAL_RCC_OscConfig+0x508>)
 8009ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a002:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a004:	f7fd fa96 	bl	8007534 <HAL_GetTick>
 800a008:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a00a:	e008      	b.n	800a01e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a00c:	f7fd fa92 	bl	8007534 <HAL_GetTick>
 800a010:	4602      	mov	r2, r0
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	1ad3      	subs	r3, r2, r3
 800a016:	2b02      	cmp	r3, #2
 800a018:	d901      	bls.n	800a01e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a01a:	2303      	movs	r3, #3
 800a01c:	e17a      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a01e:	4b15      	ldr	r3, [pc, #84]	; (800a074 <HAL_RCC_OscConfig+0x508>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a026:	2b00      	cmp	r3, #0
 800a028:	d0f0      	beq.n	800a00c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	689b      	ldr	r3, [r3, #8]
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d108      	bne.n	800a044 <HAL_RCC_OscConfig+0x4d8>
 800a032:	4b0f      	ldr	r3, [pc, #60]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 800a034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a038:	4a0d      	ldr	r2, [pc, #52]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 800a03a:	f043 0301 	orr.w	r3, r3, #1
 800a03e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a042:	e029      	b.n	800a098 <HAL_RCC_OscConfig+0x52c>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	2b05      	cmp	r3, #5
 800a04a:	d115      	bne.n	800a078 <HAL_RCC_OscConfig+0x50c>
 800a04c:	4b08      	ldr	r3, [pc, #32]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 800a04e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a052:	4a07      	ldr	r2, [pc, #28]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 800a054:	f043 0304 	orr.w	r3, r3, #4
 800a058:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a05c:	4b04      	ldr	r3, [pc, #16]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 800a05e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a062:	4a03      	ldr	r2, [pc, #12]	; (800a070 <HAL_RCC_OscConfig+0x504>)
 800a064:	f043 0301 	orr.w	r3, r3, #1
 800a068:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a06c:	e014      	b.n	800a098 <HAL_RCC_OscConfig+0x52c>
 800a06e:	bf00      	nop
 800a070:	40021000 	.word	0x40021000
 800a074:	40007000 	.word	0x40007000
 800a078:	4b9c      	ldr	r3, [pc, #624]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a07a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a07e:	4a9b      	ldr	r2, [pc, #620]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a080:	f023 0301 	bic.w	r3, r3, #1
 800a084:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a088:	4b98      	ldr	r3, [pc, #608]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a08a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a08e:	4a97      	ldr	r2, [pc, #604]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a090:	f023 0304 	bic.w	r3, r3, #4
 800a094:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d016      	beq.n	800a0ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0a0:	f7fd fa48 	bl	8007534 <HAL_GetTick>
 800a0a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a0a6:	e00a      	b.n	800a0be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0a8:	f7fd fa44 	bl	8007534 <HAL_GetTick>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d901      	bls.n	800a0be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e12a      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a0be:	4b8b      	ldr	r3, [pc, #556]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a0c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0c4:	f003 0302 	and.w	r3, r3, #2
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d0ed      	beq.n	800a0a8 <HAL_RCC_OscConfig+0x53c>
 800a0cc:	e015      	b.n	800a0fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0ce:	f7fd fa31 	bl	8007534 <HAL_GetTick>
 800a0d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a0d4:	e00a      	b.n	800a0ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0d6:	f7fd fa2d 	bl	8007534 <HAL_GetTick>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	1ad3      	subs	r3, r2, r3
 800a0e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d901      	bls.n	800a0ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e113      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a0ec:	4b7f      	ldr	r3, [pc, #508]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a0ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0f2:	f003 0302 	and.w	r3, r3, #2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1ed      	bne.n	800a0d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a0fa:	7ffb      	ldrb	r3, [r7, #31]
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d105      	bne.n	800a10c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a100:	4b7a      	ldr	r3, [pc, #488]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a104:	4a79      	ldr	r2, [pc, #484]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a106:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a10a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a110:	2b00      	cmp	r3, #0
 800a112:	f000 80fe 	beq.w	800a312 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a11a:	2b02      	cmp	r3, #2
 800a11c:	f040 80d0 	bne.w	800a2c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a120:	4b72      	ldr	r3, [pc, #456]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a122:	68db      	ldr	r3, [r3, #12]
 800a124:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	f003 0203 	and.w	r2, r3, #3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a130:	429a      	cmp	r2, r3
 800a132:	d130      	bne.n	800a196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a13e:	3b01      	subs	r3, #1
 800a140:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a142:	429a      	cmp	r2, r3
 800a144:	d127      	bne.n	800a196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a150:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a152:	429a      	cmp	r2, r3
 800a154:	d11f      	bne.n	800a196 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a160:	2a07      	cmp	r2, #7
 800a162:	bf14      	ite	ne
 800a164:	2201      	movne	r2, #1
 800a166:	2200      	moveq	r2, #0
 800a168:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d113      	bne.n	800a196 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a178:	085b      	lsrs	r3, r3, #1
 800a17a:	3b01      	subs	r3, #1
 800a17c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a17e:	429a      	cmp	r2, r3
 800a180:	d109      	bne.n	800a196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a18c:	085b      	lsrs	r3, r3, #1
 800a18e:	3b01      	subs	r3, #1
 800a190:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a192:	429a      	cmp	r2, r3
 800a194:	d06e      	beq.n	800a274 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	2b0c      	cmp	r3, #12
 800a19a:	d069      	beq.n	800a270 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a19c:	4b53      	ldr	r3, [pc, #332]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d105      	bne.n	800a1b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a1a8:	4b50      	ldr	r3, [pc, #320]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d001      	beq.n	800a1b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e0ad      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a1b8:	4b4c      	ldr	r3, [pc, #304]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a4b      	ldr	r2, [pc, #300]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a1be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a1c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a1c4:	f7fd f9b6 	bl	8007534 <HAL_GetTick>
 800a1c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a1ca:	e008      	b.n	800a1de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1cc:	f7fd f9b2 	bl	8007534 <HAL_GetTick>
 800a1d0:	4602      	mov	r2, r0
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	1ad3      	subs	r3, r2, r3
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d901      	bls.n	800a1de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800a1da:	2303      	movs	r3, #3
 800a1dc:	e09a      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a1de:	4b43      	ldr	r3, [pc, #268]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d1f0      	bne.n	800a1cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a1ea:	4b40      	ldr	r3, [pc, #256]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a1ec:	68da      	ldr	r2, [r3, #12]
 800a1ee:	4b40      	ldr	r3, [pc, #256]	; (800a2f0 <HAL_RCC_OscConfig+0x784>)
 800a1f0:	4013      	ands	r3, r2
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a1f6:	687a      	ldr	r2, [r7, #4]
 800a1f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a1fa:	3a01      	subs	r2, #1
 800a1fc:	0112      	lsls	r2, r2, #4
 800a1fe:	4311      	orrs	r1, r2
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a204:	0212      	lsls	r2, r2, #8
 800a206:	4311      	orrs	r1, r2
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a20c:	0852      	lsrs	r2, r2, #1
 800a20e:	3a01      	subs	r2, #1
 800a210:	0552      	lsls	r2, r2, #21
 800a212:	4311      	orrs	r1, r2
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a218:	0852      	lsrs	r2, r2, #1
 800a21a:	3a01      	subs	r2, #1
 800a21c:	0652      	lsls	r2, r2, #25
 800a21e:	4311      	orrs	r1, r2
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a224:	0912      	lsrs	r2, r2, #4
 800a226:	0452      	lsls	r2, r2, #17
 800a228:	430a      	orrs	r2, r1
 800a22a:	4930      	ldr	r1, [pc, #192]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a22c:	4313      	orrs	r3, r2
 800a22e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a230:	4b2e      	ldr	r3, [pc, #184]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a2d      	ldr	r2, [pc, #180]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a236:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a23a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a23c:	4b2b      	ldr	r3, [pc, #172]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	4a2a      	ldr	r2, [pc, #168]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a242:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a246:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a248:	f7fd f974 	bl	8007534 <HAL_GetTick>
 800a24c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a24e:	e008      	b.n	800a262 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a250:	f7fd f970 	bl	8007534 <HAL_GetTick>
 800a254:	4602      	mov	r2, r0
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	1ad3      	subs	r3, r2, r3
 800a25a:	2b02      	cmp	r3, #2
 800a25c:	d901      	bls.n	800a262 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800a25e:	2303      	movs	r3, #3
 800a260:	e058      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a262:	4b22      	ldr	r3, [pc, #136]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d0f0      	beq.n	800a250 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a26e:	e050      	b.n	800a312 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a270:	2301      	movs	r3, #1
 800a272:	e04f      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a274:	4b1d      	ldr	r3, [pc, #116]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d148      	bne.n	800a312 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a280:	4b1a      	ldr	r3, [pc, #104]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a19      	ldr	r2, [pc, #100]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a286:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a28a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a28c:	4b17      	ldr	r3, [pc, #92]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a28e:	68db      	ldr	r3, [r3, #12]
 800a290:	4a16      	ldr	r2, [pc, #88]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a292:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a296:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a298:	f7fd f94c 	bl	8007534 <HAL_GetTick>
 800a29c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a29e:	e008      	b.n	800a2b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2a0:	f7fd f948 	bl	8007534 <HAL_GetTick>
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	1ad3      	subs	r3, r2, r3
 800a2aa:	2b02      	cmp	r3, #2
 800a2ac:	d901      	bls.n	800a2b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800a2ae:	2303      	movs	r3, #3
 800a2b0:	e030      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2b2:	4b0e      	ldr	r3, [pc, #56]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d0f0      	beq.n	800a2a0 <HAL_RCC_OscConfig+0x734>
 800a2be:	e028      	b.n	800a312 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a2c0:	69bb      	ldr	r3, [r7, #24]
 800a2c2:	2b0c      	cmp	r3, #12
 800a2c4:	d023      	beq.n	800a30e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a2c6:	4b09      	ldr	r3, [pc, #36]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a08      	ldr	r2, [pc, #32]	; (800a2ec <HAL_RCC_OscConfig+0x780>)
 800a2cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a2d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2d2:	f7fd f92f 	bl	8007534 <HAL_GetTick>
 800a2d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a2d8:	e00c      	b.n	800a2f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2da:	f7fd f92b 	bl	8007534 <HAL_GetTick>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	1ad3      	subs	r3, r2, r3
 800a2e4:	2b02      	cmp	r3, #2
 800a2e6:	d905      	bls.n	800a2f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800a2e8:	2303      	movs	r3, #3
 800a2ea:	e013      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
 800a2ec:	40021000 	.word	0x40021000
 800a2f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a2f4:	4b09      	ldr	r3, [pc, #36]	; (800a31c <HAL_RCC_OscConfig+0x7b0>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d1ec      	bne.n	800a2da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a300:	4b06      	ldr	r3, [pc, #24]	; (800a31c <HAL_RCC_OscConfig+0x7b0>)
 800a302:	68da      	ldr	r2, [r3, #12]
 800a304:	4905      	ldr	r1, [pc, #20]	; (800a31c <HAL_RCC_OscConfig+0x7b0>)
 800a306:	4b06      	ldr	r3, [pc, #24]	; (800a320 <HAL_RCC_OscConfig+0x7b4>)
 800a308:	4013      	ands	r3, r2
 800a30a:	60cb      	str	r3, [r1, #12]
 800a30c:	e001      	b.n	800a312 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e000      	b.n	800a314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3720      	adds	r7, #32
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	40021000 	.word	0x40021000
 800a320:	feeefffc 	.word	0xfeeefffc

0800a324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b084      	sub	sp, #16
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d101      	bne.n	800a338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e0e7      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a338:	4b75      	ldr	r3, [pc, #468]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 0307 	and.w	r3, r3, #7
 800a340:	683a      	ldr	r2, [r7, #0]
 800a342:	429a      	cmp	r2, r3
 800a344:	d910      	bls.n	800a368 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a346:	4b72      	ldr	r3, [pc, #456]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f023 0207 	bic.w	r2, r3, #7
 800a34e:	4970      	ldr	r1, [pc, #448]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	4313      	orrs	r3, r2
 800a354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a356:	4b6e      	ldr	r3, [pc, #440]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 0307 	and.w	r3, r3, #7
 800a35e:	683a      	ldr	r2, [r7, #0]
 800a360:	429a      	cmp	r2, r3
 800a362:	d001      	beq.n	800a368 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	e0cf      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f003 0302 	and.w	r3, r3, #2
 800a370:	2b00      	cmp	r3, #0
 800a372:	d010      	beq.n	800a396 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	689a      	ldr	r2, [r3, #8]
 800a378:	4b66      	ldr	r3, [pc, #408]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a380:	429a      	cmp	r2, r3
 800a382:	d908      	bls.n	800a396 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a384:	4b63      	ldr	r3, [pc, #396]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	689b      	ldr	r3, [r3, #8]
 800a390:	4960      	ldr	r1, [pc, #384]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a392:	4313      	orrs	r3, r2
 800a394:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f003 0301 	and.w	r3, r3, #1
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d04c      	beq.n	800a43c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	2b03      	cmp	r3, #3
 800a3a8:	d107      	bne.n	800a3ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3aa:	4b5a      	ldr	r3, [pc, #360]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d121      	bne.n	800a3fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	e0a6      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	2b02      	cmp	r3, #2
 800a3c0:	d107      	bne.n	800a3d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a3c2:	4b54      	ldr	r3, [pc, #336]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d115      	bne.n	800a3fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e09a      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d107      	bne.n	800a3ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a3da:	4b4e      	ldr	r3, [pc, #312]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f003 0302 	and.w	r3, r3, #2
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d109      	bne.n	800a3fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e08e      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a3ea:	4b4a      	ldr	r3, [pc, #296]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d101      	bne.n	800a3fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e086      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a3fa:	4b46      	ldr	r3, [pc, #280]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a3fc:	689b      	ldr	r3, [r3, #8]
 800a3fe:	f023 0203 	bic.w	r2, r3, #3
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	4943      	ldr	r1, [pc, #268]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a408:	4313      	orrs	r3, r2
 800a40a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a40c:	f7fd f892 	bl	8007534 <HAL_GetTick>
 800a410:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a412:	e00a      	b.n	800a42a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a414:	f7fd f88e 	bl	8007534 <HAL_GetTick>
 800a418:	4602      	mov	r2, r0
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a422:	4293      	cmp	r3, r2
 800a424:	d901      	bls.n	800a42a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800a426:	2303      	movs	r3, #3
 800a428:	e06e      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a42a:	4b3a      	ldr	r3, [pc, #232]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	f003 020c 	and.w	r2, r3, #12
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	429a      	cmp	r2, r3
 800a43a:	d1eb      	bne.n	800a414 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f003 0302 	and.w	r3, r3, #2
 800a444:	2b00      	cmp	r3, #0
 800a446:	d010      	beq.n	800a46a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	689a      	ldr	r2, [r3, #8]
 800a44c:	4b31      	ldr	r3, [pc, #196]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a454:	429a      	cmp	r2, r3
 800a456:	d208      	bcs.n	800a46a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a458:	4b2e      	ldr	r3, [pc, #184]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	492b      	ldr	r1, [pc, #172]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a466:	4313      	orrs	r3, r2
 800a468:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a46a:	4b29      	ldr	r3, [pc, #164]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f003 0307 	and.w	r3, r3, #7
 800a472:	683a      	ldr	r2, [r7, #0]
 800a474:	429a      	cmp	r2, r3
 800a476:	d210      	bcs.n	800a49a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a478:	4b25      	ldr	r3, [pc, #148]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f023 0207 	bic.w	r2, r3, #7
 800a480:	4923      	ldr	r1, [pc, #140]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	4313      	orrs	r3, r2
 800a486:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a488:	4b21      	ldr	r3, [pc, #132]	; (800a510 <HAL_RCC_ClockConfig+0x1ec>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f003 0307 	and.w	r3, r3, #7
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	429a      	cmp	r2, r3
 800a494:	d001      	beq.n	800a49a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	e036      	b.n	800a508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f003 0304 	and.w	r3, r3, #4
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d008      	beq.n	800a4b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a4a6:	4b1b      	ldr	r3, [pc, #108]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	68db      	ldr	r3, [r3, #12]
 800a4b2:	4918      	ldr	r1, [pc, #96]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f003 0308 	and.w	r3, r3, #8
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d009      	beq.n	800a4d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a4c4:	4b13      	ldr	r3, [pc, #76]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	00db      	lsls	r3, r3, #3
 800a4d2:	4910      	ldr	r1, [pc, #64]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a4d8:	f000 f824 	bl	800a524 <HAL_RCC_GetSysClockFreq>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	4b0d      	ldr	r3, [pc, #52]	; (800a514 <HAL_RCC_ClockConfig+0x1f0>)
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	091b      	lsrs	r3, r3, #4
 800a4e4:	f003 030f 	and.w	r3, r3, #15
 800a4e8:	490b      	ldr	r1, [pc, #44]	; (800a518 <HAL_RCC_ClockConfig+0x1f4>)
 800a4ea:	5ccb      	ldrb	r3, [r1, r3]
 800a4ec:	f003 031f 	and.w	r3, r3, #31
 800a4f0:	fa22 f303 	lsr.w	r3, r2, r3
 800a4f4:	4a09      	ldr	r2, [pc, #36]	; (800a51c <HAL_RCC_ClockConfig+0x1f8>)
 800a4f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a4f8:	4b09      	ldr	r3, [pc, #36]	; (800a520 <HAL_RCC_ClockConfig+0x1fc>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	f7fc f83b 	bl	8006578 <HAL_InitTick>
 800a502:	4603      	mov	r3, r0
 800a504:	72fb      	strb	r3, [r7, #11]

  return status;
 800a506:	7afb      	ldrb	r3, [r7, #11]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3710      	adds	r7, #16
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}
 800a510:	40022000 	.word	0x40022000
 800a514:	40021000 	.word	0x40021000
 800a518:	08018cc8 	.word	0x08018cc8
 800a51c:	20000134 	.word	0x20000134
 800a520:	20000164 	.word	0x20000164

0800a524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a524:	b480      	push	{r7}
 800a526:	b089      	sub	sp, #36	; 0x24
 800a528:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a52a:	2300      	movs	r3, #0
 800a52c:	61fb      	str	r3, [r7, #28]
 800a52e:	2300      	movs	r3, #0
 800a530:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a532:	4b3e      	ldr	r3, [pc, #248]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	f003 030c 	and.w	r3, r3, #12
 800a53a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a53c:	4b3b      	ldr	r3, [pc, #236]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a53e:	68db      	ldr	r3, [r3, #12]
 800a540:	f003 0303 	and.w	r3, r3, #3
 800a544:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d005      	beq.n	800a558 <HAL_RCC_GetSysClockFreq+0x34>
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	2b0c      	cmp	r3, #12
 800a550:	d121      	bne.n	800a596 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2b01      	cmp	r3, #1
 800a556:	d11e      	bne.n	800a596 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a558:	4b34      	ldr	r3, [pc, #208]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f003 0308 	and.w	r3, r3, #8
 800a560:	2b00      	cmp	r3, #0
 800a562:	d107      	bne.n	800a574 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a564:	4b31      	ldr	r3, [pc, #196]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a566:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a56a:	0a1b      	lsrs	r3, r3, #8
 800a56c:	f003 030f 	and.w	r3, r3, #15
 800a570:	61fb      	str	r3, [r7, #28]
 800a572:	e005      	b.n	800a580 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a574:	4b2d      	ldr	r3, [pc, #180]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	091b      	lsrs	r3, r3, #4
 800a57a:	f003 030f 	and.w	r3, r3, #15
 800a57e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a580:	4a2b      	ldr	r2, [pc, #172]	; (800a630 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a588:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a58a:	693b      	ldr	r3, [r7, #16]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d10d      	bne.n	800a5ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a594:	e00a      	b.n	800a5ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	2b04      	cmp	r3, #4
 800a59a:	d102      	bne.n	800a5a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a59c:	4b25      	ldr	r3, [pc, #148]	; (800a634 <HAL_RCC_GetSysClockFreq+0x110>)
 800a59e:	61bb      	str	r3, [r7, #24]
 800a5a0:	e004      	b.n	800a5ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	2b08      	cmp	r3, #8
 800a5a6:	d101      	bne.n	800a5ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a5a8:	4b23      	ldr	r3, [pc, #140]	; (800a638 <HAL_RCC_GetSysClockFreq+0x114>)
 800a5aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	2b0c      	cmp	r3, #12
 800a5b0:	d134      	bne.n	800a61c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a5b2:	4b1e      	ldr	r3, [pc, #120]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a5b4:	68db      	ldr	r3, [r3, #12]
 800a5b6:	f003 0303 	and.w	r3, r3, #3
 800a5ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	2b02      	cmp	r3, #2
 800a5c0:	d003      	beq.n	800a5ca <HAL_RCC_GetSysClockFreq+0xa6>
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	2b03      	cmp	r3, #3
 800a5c6:	d003      	beq.n	800a5d0 <HAL_RCC_GetSysClockFreq+0xac>
 800a5c8:	e005      	b.n	800a5d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a5ca:	4b1a      	ldr	r3, [pc, #104]	; (800a634 <HAL_RCC_GetSysClockFreq+0x110>)
 800a5cc:	617b      	str	r3, [r7, #20]
      break;
 800a5ce:	e005      	b.n	800a5dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a5d0:	4b19      	ldr	r3, [pc, #100]	; (800a638 <HAL_RCC_GetSysClockFreq+0x114>)
 800a5d2:	617b      	str	r3, [r7, #20]
      break;
 800a5d4:	e002      	b.n	800a5dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a5d6:	69fb      	ldr	r3, [r7, #28]
 800a5d8:	617b      	str	r3, [r7, #20]
      break;
 800a5da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a5dc:	4b13      	ldr	r3, [pc, #76]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	091b      	lsrs	r3, r3, #4
 800a5e2:	f003 0307 	and.w	r3, r3, #7
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a5ea:	4b10      	ldr	r3, [pc, #64]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a5ec:	68db      	ldr	r3, [r3, #12]
 800a5ee:	0a1b      	lsrs	r3, r3, #8
 800a5f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5f4:	697a      	ldr	r2, [r7, #20]
 800a5f6:	fb03 f202 	mul.w	r2, r3, r2
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a600:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a602:	4b0a      	ldr	r3, [pc, #40]	; (800a62c <HAL_RCC_GetSysClockFreq+0x108>)
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	0e5b      	lsrs	r3, r3, #25
 800a608:	f003 0303 	and.w	r3, r3, #3
 800a60c:	3301      	adds	r3, #1
 800a60e:	005b      	lsls	r3, r3, #1
 800a610:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	fbb2 f3f3 	udiv	r3, r2, r3
 800a61a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a61c:	69bb      	ldr	r3, [r7, #24]
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3724      	adds	r7, #36	; 0x24
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr
 800a62a:	bf00      	nop
 800a62c:	40021000 	.word	0x40021000
 800a630:	08018ce0 	.word	0x08018ce0
 800a634:	00f42400 	.word	0x00f42400
 800a638:	007a1200 	.word	0x007a1200

0800a63c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a63c:	b480      	push	{r7}
 800a63e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a640:	4b03      	ldr	r3, [pc, #12]	; (800a650 <HAL_RCC_GetHCLKFreq+0x14>)
 800a642:	681b      	ldr	r3, [r3, #0]
}
 800a644:	4618      	mov	r0, r3
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	20000134 	.word	0x20000134

0800a654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a658:	f7ff fff0 	bl	800a63c <HAL_RCC_GetHCLKFreq>
 800a65c:	4602      	mov	r2, r0
 800a65e:	4b06      	ldr	r3, [pc, #24]	; (800a678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	0a1b      	lsrs	r3, r3, #8
 800a664:	f003 0307 	and.w	r3, r3, #7
 800a668:	4904      	ldr	r1, [pc, #16]	; (800a67c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a66a:	5ccb      	ldrb	r3, [r1, r3]
 800a66c:	f003 031f 	and.w	r3, r3, #31
 800a670:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a674:	4618      	mov	r0, r3
 800a676:	bd80      	pop	{r7, pc}
 800a678:	40021000 	.word	0x40021000
 800a67c:	08018cd8 	.word	0x08018cd8

0800a680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a684:	f7ff ffda 	bl	800a63c <HAL_RCC_GetHCLKFreq>
 800a688:	4602      	mov	r2, r0
 800a68a:	4b06      	ldr	r3, [pc, #24]	; (800a6a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	0adb      	lsrs	r3, r3, #11
 800a690:	f003 0307 	and.w	r3, r3, #7
 800a694:	4904      	ldr	r1, [pc, #16]	; (800a6a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a696:	5ccb      	ldrb	r3, [r1, r3]
 800a698:	f003 031f 	and.w	r3, r3, #31
 800a69c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	40021000 	.word	0x40021000
 800a6a8:	08018cd8 	.word	0x08018cd8

0800a6ac <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	220f      	movs	r2, #15
 800a6ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a6bc:	4b12      	ldr	r3, [pc, #72]	; (800a708 <HAL_RCC_GetClockConfig+0x5c>)
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	f003 0203 	and.w	r2, r3, #3
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a6c8:	4b0f      	ldr	r3, [pc, #60]	; (800a708 <HAL_RCC_GetClockConfig+0x5c>)
 800a6ca:	689b      	ldr	r3, [r3, #8]
 800a6cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a6d4:	4b0c      	ldr	r3, [pc, #48]	; (800a708 <HAL_RCC_GetClockConfig+0x5c>)
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a6e0:	4b09      	ldr	r3, [pc, #36]	; (800a708 <HAL_RCC_GetClockConfig+0x5c>)
 800a6e2:	689b      	ldr	r3, [r3, #8]
 800a6e4:	08db      	lsrs	r3, r3, #3
 800a6e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a6ee:	4b07      	ldr	r3, [pc, #28]	; (800a70c <HAL_RCC_GetClockConfig+0x60>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 0207 	and.w	r2, r3, #7
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	601a      	str	r2, [r3, #0]
}
 800a6fa:	bf00      	nop
 800a6fc:	370c      	adds	r7, #12
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	40021000 	.word	0x40021000
 800a70c:	40022000 	.word	0x40022000

0800a710 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a718:	2300      	movs	r3, #0
 800a71a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a71c:	4b2a      	ldr	r3, [pc, #168]	; (800a7c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a71e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a724:	2b00      	cmp	r3, #0
 800a726:	d003      	beq.n	800a730 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a728:	f7ff f974 	bl	8009a14 <HAL_PWREx_GetVoltageRange>
 800a72c:	6178      	str	r0, [r7, #20]
 800a72e:	e014      	b.n	800a75a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a730:	4b25      	ldr	r3, [pc, #148]	; (800a7c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a734:	4a24      	ldr	r2, [pc, #144]	; (800a7c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a73a:	6593      	str	r3, [r2, #88]	; 0x58
 800a73c:	4b22      	ldr	r3, [pc, #136]	; (800a7c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a73e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a744:	60fb      	str	r3, [r7, #12]
 800a746:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a748:	f7ff f964 	bl	8009a14 <HAL_PWREx_GetVoltageRange>
 800a74c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a74e:	4b1e      	ldr	r3, [pc, #120]	; (800a7c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a752:	4a1d      	ldr	r2, [pc, #116]	; (800a7c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a758:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a760:	d10b      	bne.n	800a77a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2b80      	cmp	r3, #128	; 0x80
 800a766:	d919      	bls.n	800a79c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2ba0      	cmp	r3, #160	; 0xa0
 800a76c:	d902      	bls.n	800a774 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a76e:	2302      	movs	r3, #2
 800a770:	613b      	str	r3, [r7, #16]
 800a772:	e013      	b.n	800a79c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a774:	2301      	movs	r3, #1
 800a776:	613b      	str	r3, [r7, #16]
 800a778:	e010      	b.n	800a79c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2b80      	cmp	r3, #128	; 0x80
 800a77e:	d902      	bls.n	800a786 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a780:	2303      	movs	r3, #3
 800a782:	613b      	str	r3, [r7, #16]
 800a784:	e00a      	b.n	800a79c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2b80      	cmp	r3, #128	; 0x80
 800a78a:	d102      	bne.n	800a792 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a78c:	2302      	movs	r3, #2
 800a78e:	613b      	str	r3, [r7, #16]
 800a790:	e004      	b.n	800a79c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2b70      	cmp	r3, #112	; 0x70
 800a796:	d101      	bne.n	800a79c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a798:	2301      	movs	r3, #1
 800a79a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a79c:	4b0b      	ldr	r3, [pc, #44]	; (800a7cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f023 0207 	bic.w	r2, r3, #7
 800a7a4:	4909      	ldr	r1, [pc, #36]	; (800a7cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a7ac:	4b07      	ldr	r3, [pc, #28]	; (800a7cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f003 0307 	and.w	r3, r3, #7
 800a7b4:	693a      	ldr	r2, [r7, #16]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d001      	beq.n	800a7be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a7be:	2300      	movs	r3, #0
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3718      	adds	r7, #24
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}
 800a7c8:	40021000 	.word	0x40021000
 800a7cc:	40022000 	.word	0x40022000

0800a7d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b086      	sub	sp, #24
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a7d8:	2300      	movs	r3, #0
 800a7da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a7dc:	2300      	movs	r3, #0
 800a7de:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d041      	beq.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a7f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a7f4:	d02a      	beq.n	800a84c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800a7f6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a7fa:	d824      	bhi.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a7fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a800:	d008      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a802:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a806:	d81e      	bhi.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d00a      	beq.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800a80c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a810:	d010      	beq.n	800a834 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a812:	e018      	b.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a814:	4b86      	ldr	r3, [pc, #536]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	4a85      	ldr	r2, [pc, #532]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a81a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a81e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a820:	e015      	b.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	3304      	adds	r3, #4
 800a826:	2100      	movs	r1, #0
 800a828:	4618      	mov	r0, r3
 800a82a:	f000 fabb 	bl	800ada4 <RCCEx_PLLSAI1_Config>
 800a82e:	4603      	mov	r3, r0
 800a830:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a832:	e00c      	b.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	3320      	adds	r3, #32
 800a838:	2100      	movs	r1, #0
 800a83a:	4618      	mov	r0, r3
 800a83c:	f000 fba6 	bl	800af8c <RCCEx_PLLSAI2_Config>
 800a840:	4603      	mov	r3, r0
 800a842:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a844:	e003      	b.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a846:	2301      	movs	r3, #1
 800a848:	74fb      	strb	r3, [r7, #19]
      break;
 800a84a:	e000      	b.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800a84c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a84e:	7cfb      	ldrb	r3, [r7, #19]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d10b      	bne.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a854:	4b76      	ldr	r3, [pc, #472]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a85a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a862:	4973      	ldr	r1, [pc, #460]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a864:	4313      	orrs	r3, r2
 800a866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a86a:	e001      	b.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a86c:	7cfb      	ldrb	r3, [r7, #19]
 800a86e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d041      	beq.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a880:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a884:	d02a      	beq.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800a886:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a88a:	d824      	bhi.n	800a8d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800a88c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a890:	d008      	beq.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a892:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a896:	d81e      	bhi.n	800a8d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00a      	beq.n	800a8b2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800a89c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a8a0:	d010      	beq.n	800a8c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800a8a2:	e018      	b.n	800a8d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a8a4:	4b62      	ldr	r3, [pc, #392]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	4a61      	ldr	r2, [pc, #388]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8ae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a8b0:	e015      	b.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	3304      	adds	r3, #4
 800a8b6:	2100      	movs	r1, #0
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f000 fa73 	bl	800ada4 <RCCEx_PLLSAI1_Config>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a8c2:	e00c      	b.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	3320      	adds	r3, #32
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f000 fb5e 	bl	800af8c <RCCEx_PLLSAI2_Config>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a8d4:	e003      	b.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	74fb      	strb	r3, [r7, #19]
      break;
 800a8da:	e000      	b.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800a8dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a8de:	7cfb      	ldrb	r3, [r7, #19]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d10b      	bne.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a8e4:	4b52      	ldr	r3, [pc, #328]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8ea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8f2:	494f      	ldr	r1, [pc, #316]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a8fa:	e001      	b.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8fc:	7cfb      	ldrb	r3, [r7, #19]
 800a8fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f000 80a0 	beq.w	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a90e:	2300      	movs	r3, #0
 800a910:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a912:	4b47      	ldr	r3, [pc, #284]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a914:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d101      	bne.n	800a922 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800a91e:	2301      	movs	r3, #1
 800a920:	e000      	b.n	800a924 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800a922:	2300      	movs	r3, #0
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00d      	beq.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a928:	4b41      	ldr	r3, [pc, #260]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a92a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a92c:	4a40      	ldr	r2, [pc, #256]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a92e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a932:	6593      	str	r3, [r2, #88]	; 0x58
 800a934:	4b3e      	ldr	r3, [pc, #248]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a938:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a93c:	60bb      	str	r3, [r7, #8]
 800a93e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a940:	2301      	movs	r3, #1
 800a942:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a944:	4b3b      	ldr	r3, [pc, #236]	; (800aa34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a3a      	ldr	r2, [pc, #232]	; (800aa34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a94a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a94e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a950:	f7fc fdf0 	bl	8007534 <HAL_GetTick>
 800a954:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a956:	e009      	b.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a958:	f7fc fdec 	bl	8007534 <HAL_GetTick>
 800a95c:	4602      	mov	r2, r0
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	2b02      	cmp	r3, #2
 800a964:	d902      	bls.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800a966:	2303      	movs	r3, #3
 800a968:	74fb      	strb	r3, [r7, #19]
        break;
 800a96a:	e005      	b.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a96c:	4b31      	ldr	r3, [pc, #196]	; (800aa34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a974:	2b00      	cmp	r3, #0
 800a976:	d0ef      	beq.n	800a958 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800a978:	7cfb      	ldrb	r3, [r7, #19]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d15c      	bne.n	800aa38 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a97e:	4b2c      	ldr	r3, [pc, #176]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a984:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a988:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d01f      	beq.n	800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a996:	697a      	ldr	r2, [r7, #20]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d019      	beq.n	800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a99c:	4b24      	ldr	r3, [pc, #144]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a99e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a9a8:	4b21      	ldr	r3, [pc, #132]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9ae:	4a20      	ldr	r2, [pc, #128]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a9b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a9b8:	4b1d      	ldr	r3, [pc, #116]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9be:	4a1c      	ldr	r2, [pc, #112]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a9c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a9c8:	4a19      	ldr	r2, [pc, #100]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	f003 0301 	and.w	r3, r3, #1
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d016      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9da:	f7fc fdab 	bl	8007534 <HAL_GetTick>
 800a9de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9e0:	e00b      	b.n	800a9fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9e2:	f7fc fda7 	bl	8007534 <HAL_GetTick>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	1ad3      	subs	r3, r2, r3
 800a9ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d902      	bls.n	800a9fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800a9f4:	2303      	movs	r3, #3
 800a9f6:	74fb      	strb	r3, [r7, #19]
            break;
 800a9f8:	e006      	b.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9fa:	4b0d      	ldr	r3, [pc, #52]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a9fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa00:	f003 0302 	and.w	r3, r3, #2
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d0ec      	beq.n	800a9e2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800aa08:	7cfb      	ldrb	r3, [r7, #19]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d10c      	bne.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aa0e:	4b08      	ldr	r3, [pc, #32]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aa1e:	4904      	ldr	r1, [pc, #16]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aa20:	4313      	orrs	r3, r2
 800aa22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800aa26:	e009      	b.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aa28:	7cfb      	ldrb	r3, [r7, #19]
 800aa2a:	74bb      	strb	r3, [r7, #18]
 800aa2c:	e006      	b.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800aa2e:	bf00      	nop
 800aa30:	40021000 	.word	0x40021000
 800aa34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa38:	7cfb      	ldrb	r3, [r7, #19]
 800aa3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aa3c:	7c7b      	ldrb	r3, [r7, #17]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d105      	bne.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa42:	4b9e      	ldr	r3, [pc, #632]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aa44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa46:	4a9d      	ldr	r2, [pc, #628]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aa48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f003 0301 	and.w	r3, r3, #1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d00a      	beq.n	800aa70 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aa5a:	4b98      	ldr	r3, [pc, #608]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aa5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa60:	f023 0203 	bic.w	r2, r3, #3
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa68:	4994      	ldr	r1, [pc, #592]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f003 0302 	and.w	r3, r3, #2
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d00a      	beq.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aa7c:	4b8f      	ldr	r3, [pc, #572]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aa7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa82:	f023 020c 	bic.w	r2, r3, #12
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa8a:	498c      	ldr	r1, [pc, #560]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f003 0304 	and.w	r3, r3, #4
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00a      	beq.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aa9e:	4b87      	ldr	r3, [pc, #540]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aaa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaa4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaac:	4983      	ldr	r1, [pc, #524]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aaae:	4313      	orrs	r3, r2
 800aab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f003 0308 	and.w	r3, r3, #8
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d00a      	beq.n	800aad6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aac0:	4b7e      	ldr	r3, [pc, #504]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aac6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aace:	497b      	ldr	r1, [pc, #492]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aad0:	4313      	orrs	r3, r2
 800aad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f003 0310 	and.w	r3, r3, #16
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00a      	beq.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aae2:	4b76      	ldr	r3, [pc, #472]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aae8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaf0:	4972      	ldr	r1, [pc, #456]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800aaf2:	4313      	orrs	r3, r2
 800aaf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f003 0320 	and.w	r3, r3, #32
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d00a      	beq.n	800ab1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ab04:	4b6d      	ldr	r3, [pc, #436]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab12:	496a      	ldr	r1, [pc, #424]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab14:	4313      	orrs	r3, r2
 800ab16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d00a      	beq.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ab26:	4b65      	ldr	r3, [pc, #404]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab34:	4961      	ldr	r1, [pc, #388]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab36:	4313      	orrs	r3, r2
 800ab38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d00a      	beq.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ab48:	4b5c      	ldr	r3, [pc, #368]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab56:	4959      	ldr	r1, [pc, #356]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d00a      	beq.n	800ab80 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ab6a:	4b54      	ldr	r3, [pc, #336]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab78:	4950      	ldr	r1, [pc, #320]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d00a      	beq.n	800aba2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ab8c:	4b4b      	ldr	r3, [pc, #300]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab92:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab9a:	4948      	ldr	r1, [pc, #288]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ab9c:	4313      	orrs	r3, r2
 800ab9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d00a      	beq.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800abae:	4b43      	ldr	r3, [pc, #268]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abb4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800abbc:	493f      	ldr	r1, [pc, #252]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abbe:	4313      	orrs	r3, r2
 800abc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d028      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800abd0:	4b3a      	ldr	r3, [pc, #232]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800abde:	4937      	ldr	r1, [pc, #220]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abe0:	4313      	orrs	r3, r2
 800abe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800abea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800abee:	d106      	bne.n	800abfe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abf0:	4b32      	ldr	r3, [pc, #200]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abf2:	68db      	ldr	r3, [r3, #12]
 800abf4:	4a31      	ldr	r2, [pc, #196]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800abf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abfa:	60d3      	str	r3, [r2, #12]
 800abfc:	e011      	b.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac06:	d10c      	bne.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	3304      	adds	r3, #4
 800ac0c:	2101      	movs	r1, #1
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f000 f8c8 	bl	800ada4 <RCCEx_PLLSAI1_Config>
 800ac14:	4603      	mov	r3, r0
 800ac16:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ac18:	7cfb      	ldrb	r3, [r7, #19]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d001      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800ac1e:	7cfb      	ldrb	r3, [r7, #19]
 800ac20:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d028      	beq.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ac2e:	4b23      	ldr	r3, [pc, #140]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac34:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac3c:	491f      	ldr	r1, [pc, #124]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac4c:	d106      	bne.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac4e:	4b1b      	ldr	r3, [pc, #108]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	4a1a      	ldr	r2, [pc, #104]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac58:	60d3      	str	r3, [r2, #12]
 800ac5a:	e011      	b.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac64:	d10c      	bne.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	3304      	adds	r3, #4
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f000 f899 	bl	800ada4 <RCCEx_PLLSAI1_Config>
 800ac72:	4603      	mov	r3, r0
 800ac74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ac76:	7cfb      	ldrb	r3, [r7, #19]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d001      	beq.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800ac7c:	7cfb      	ldrb	r3, [r7, #19]
 800ac7e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d02b      	beq.n	800ace4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac8c:	4b0b      	ldr	r3, [pc, #44]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac9a:	4908      	ldr	r1, [pc, #32]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aca6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800acaa:	d109      	bne.n	800acc0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800acac:	4b03      	ldr	r3, [pc, #12]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	4a02      	ldr	r2, [pc, #8]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800acb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acb6:	60d3      	str	r3, [r2, #12]
 800acb8:	e014      	b.n	800ace4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800acba:	bf00      	nop
 800acbc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800acc4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800acc8:	d10c      	bne.n	800ace4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	3304      	adds	r3, #4
 800acce:	2101      	movs	r1, #1
 800acd0:	4618      	mov	r0, r3
 800acd2:	f000 f867 	bl	800ada4 <RCCEx_PLLSAI1_Config>
 800acd6:	4603      	mov	r3, r0
 800acd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800acda:	7cfb      	ldrb	r3, [r7, #19]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d001      	beq.n	800ace4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800ace0:	7cfb      	ldrb	r3, [r7, #19]
 800ace2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800acec:	2b00      	cmp	r3, #0
 800acee:	d02f      	beq.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800acf0:	4b2b      	ldr	r3, [pc, #172]	; (800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800acf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acf6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acfe:	4928      	ldr	r1, [pc, #160]	; (800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ad00:	4313      	orrs	r3, r2
 800ad02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ad0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad0e:	d10d      	bne.n	800ad2c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	3304      	adds	r3, #4
 800ad14:	2102      	movs	r1, #2
 800ad16:	4618      	mov	r0, r3
 800ad18:	f000 f844 	bl	800ada4 <RCCEx_PLLSAI1_Config>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ad20:	7cfb      	ldrb	r3, [r7, #19]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d014      	beq.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800ad26:	7cfb      	ldrb	r3, [r7, #19]
 800ad28:	74bb      	strb	r3, [r7, #18]
 800ad2a:	e011      	b.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ad30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad34:	d10c      	bne.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	3320      	adds	r3, #32
 800ad3a:	2102      	movs	r1, #2
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f000 f925 	bl	800af8c <RCCEx_PLLSAI2_Config>
 800ad42:	4603      	mov	r3, r0
 800ad44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ad46:	7cfb      	ldrb	r3, [r7, #19]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d001      	beq.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800ad4c:	7cfb      	ldrb	r3, [r7, #19]
 800ad4e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d00a      	beq.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ad5c:	4b10      	ldr	r3, [pc, #64]	; (800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ad5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad62:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad6a:	490d      	ldr	r1, [pc, #52]	; (800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ad6c:	4313      	orrs	r3, r2
 800ad6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d00b      	beq.n	800ad96 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ad7e:	4b08      	ldr	r3, [pc, #32]	; (800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ad80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad84:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad8e:	4904      	ldr	r1, [pc, #16]	; (800ada0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800ad90:	4313      	orrs	r3, r2
 800ad92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800ad96:	7cbb      	ldrb	r3, [r7, #18]
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3718      	adds	r7, #24
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}
 800ada0:	40021000 	.word	0x40021000

0800ada4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b084      	sub	sp, #16
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800adae:	2300      	movs	r3, #0
 800adb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800adb2:	4b75      	ldr	r3, [pc, #468]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800adb4:	68db      	ldr	r3, [r3, #12]
 800adb6:	f003 0303 	and.w	r3, r3, #3
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d018      	beq.n	800adf0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800adbe:	4b72      	ldr	r3, [pc, #456]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800adc0:	68db      	ldr	r3, [r3, #12]
 800adc2:	f003 0203 	and.w	r2, r3, #3
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d10d      	bne.n	800adea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
       ||
 800add2:	2b00      	cmp	r3, #0
 800add4:	d009      	beq.n	800adea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800add6:	4b6c      	ldr	r3, [pc, #432]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800add8:	68db      	ldr	r3, [r3, #12]
 800adda:	091b      	lsrs	r3, r3, #4
 800addc:	f003 0307 	and.w	r3, r3, #7
 800ade0:	1c5a      	adds	r2, r3, #1
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	685b      	ldr	r3, [r3, #4]
       ||
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d047      	beq.n	800ae7a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	73fb      	strb	r3, [r7, #15]
 800adee:	e044      	b.n	800ae7a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	2b03      	cmp	r3, #3
 800adf6:	d018      	beq.n	800ae2a <RCCEx_PLLSAI1_Config+0x86>
 800adf8:	2b03      	cmp	r3, #3
 800adfa:	d825      	bhi.n	800ae48 <RCCEx_PLLSAI1_Config+0xa4>
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d002      	beq.n	800ae06 <RCCEx_PLLSAI1_Config+0x62>
 800ae00:	2b02      	cmp	r3, #2
 800ae02:	d009      	beq.n	800ae18 <RCCEx_PLLSAI1_Config+0x74>
 800ae04:	e020      	b.n	800ae48 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ae06:	4b60      	ldr	r3, [pc, #384]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f003 0302 	and.w	r3, r3, #2
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d11d      	bne.n	800ae4e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800ae12:	2301      	movs	r3, #1
 800ae14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae16:	e01a      	b.n	800ae4e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ae18:	4b5b      	ldr	r3, [pc, #364]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d116      	bne.n	800ae52 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800ae24:	2301      	movs	r3, #1
 800ae26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae28:	e013      	b.n	800ae52 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ae2a:	4b57      	ldr	r3, [pc, #348]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d10f      	bne.n	800ae56 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ae36:	4b54      	ldr	r3, [pc, #336]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d109      	bne.n	800ae56 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800ae42:	2301      	movs	r3, #1
 800ae44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ae46:	e006      	b.n	800ae56 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ae4c:	e004      	b.n	800ae58 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800ae4e:	bf00      	nop
 800ae50:	e002      	b.n	800ae58 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800ae52:	bf00      	nop
 800ae54:	e000      	b.n	800ae58 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800ae56:	bf00      	nop
    }

    if(status == HAL_OK)
 800ae58:	7bfb      	ldrb	r3, [r7, #15]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d10d      	bne.n	800ae7a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ae5e:	4b4a      	ldr	r3, [pc, #296]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae60:	68db      	ldr	r3, [r3, #12]
 800ae62:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6819      	ldr	r1, [r3, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	3b01      	subs	r3, #1
 800ae70:	011b      	lsls	r3, r3, #4
 800ae72:	430b      	orrs	r3, r1
 800ae74:	4944      	ldr	r1, [pc, #272]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae76:	4313      	orrs	r3, r2
 800ae78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ae7a:	7bfb      	ldrb	r3, [r7, #15]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d17d      	bne.n	800af7c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800ae80:	4b41      	ldr	r3, [pc, #260]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a40      	ldr	r2, [pc, #256]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ae86:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ae8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae8c:	f7fc fb52 	bl	8007534 <HAL_GetTick>
 800ae90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ae92:	e009      	b.n	800aea8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ae94:	f7fc fb4e 	bl	8007534 <HAL_GetTick>
 800ae98:	4602      	mov	r2, r0
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	1ad3      	subs	r3, r2, r3
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	d902      	bls.n	800aea8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800aea2:	2303      	movs	r3, #3
 800aea4:	73fb      	strb	r3, [r7, #15]
        break;
 800aea6:	e005      	b.n	800aeb4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aea8:	4b37      	ldr	r3, [pc, #220]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d1ef      	bne.n	800ae94 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d160      	bne.n	800af7c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d111      	bne.n	800aee4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aec0:	4b31      	ldr	r3, [pc, #196]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aec2:	691b      	ldr	r3, [r3, #16]
 800aec4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800aec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	6892      	ldr	r2, [r2, #8]
 800aed0:	0211      	lsls	r1, r2, #8
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	68d2      	ldr	r2, [r2, #12]
 800aed6:	0912      	lsrs	r2, r2, #4
 800aed8:	0452      	lsls	r2, r2, #17
 800aeda:	430a      	orrs	r2, r1
 800aedc:	492a      	ldr	r1, [pc, #168]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aede:	4313      	orrs	r3, r2
 800aee0:	610b      	str	r3, [r1, #16]
 800aee2:	e027      	b.n	800af34 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	d112      	bne.n	800af10 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aeea:	4b27      	ldr	r3, [pc, #156]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800aeec:	691b      	ldr	r3, [r3, #16]
 800aeee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800aef2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800aef6:	687a      	ldr	r2, [r7, #4]
 800aef8:	6892      	ldr	r2, [r2, #8]
 800aefa:	0211      	lsls	r1, r2, #8
 800aefc:	687a      	ldr	r2, [r7, #4]
 800aefe:	6912      	ldr	r2, [r2, #16]
 800af00:	0852      	lsrs	r2, r2, #1
 800af02:	3a01      	subs	r2, #1
 800af04:	0552      	lsls	r2, r2, #21
 800af06:	430a      	orrs	r2, r1
 800af08:	491f      	ldr	r1, [pc, #124]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af0a:	4313      	orrs	r3, r2
 800af0c:	610b      	str	r3, [r1, #16]
 800af0e:	e011      	b.n	800af34 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af10:	4b1d      	ldr	r3, [pc, #116]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800af18:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	6892      	ldr	r2, [r2, #8]
 800af20:	0211      	lsls	r1, r2, #8
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	6952      	ldr	r2, [r2, #20]
 800af26:	0852      	lsrs	r2, r2, #1
 800af28:	3a01      	subs	r2, #1
 800af2a:	0652      	lsls	r2, r2, #25
 800af2c:	430a      	orrs	r2, r1
 800af2e:	4916      	ldr	r1, [pc, #88]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af30:	4313      	orrs	r3, r2
 800af32:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800af34:	4b14      	ldr	r3, [pc, #80]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	4a13      	ldr	r2, [pc, #76]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af3a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800af3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af40:	f7fc faf8 	bl	8007534 <HAL_GetTick>
 800af44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800af46:	e009      	b.n	800af5c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800af48:	f7fc faf4 	bl	8007534 <HAL_GetTick>
 800af4c:	4602      	mov	r2, r0
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	1ad3      	subs	r3, r2, r3
 800af52:	2b02      	cmp	r3, #2
 800af54:	d902      	bls.n	800af5c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800af56:	2303      	movs	r3, #3
 800af58:	73fb      	strb	r3, [r7, #15]
          break;
 800af5a:	e005      	b.n	800af68 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800af5c:	4b0a      	ldr	r3, [pc, #40]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af64:	2b00      	cmp	r3, #0
 800af66:	d0ef      	beq.n	800af48 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800af68:	7bfb      	ldrb	r3, [r7, #15]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d106      	bne.n	800af7c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800af6e:	4b06      	ldr	r3, [pc, #24]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af70:	691a      	ldr	r2, [r3, #16]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	699b      	ldr	r3, [r3, #24]
 800af76:	4904      	ldr	r1, [pc, #16]	; (800af88 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af78:	4313      	orrs	r3, r2
 800af7a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800af7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	40021000 	.word	0x40021000

0800af8c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af96:	2300      	movs	r3, #0
 800af98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800af9a:	4b6a      	ldr	r3, [pc, #424]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800af9c:	68db      	ldr	r3, [r3, #12]
 800af9e:	f003 0303 	and.w	r3, r3, #3
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d018      	beq.n	800afd8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800afa6:	4b67      	ldr	r3, [pc, #412]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	f003 0203 	and.w	r2, r3, #3
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d10d      	bne.n	800afd2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
       ||
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d009      	beq.n	800afd2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800afbe:	4b61      	ldr	r3, [pc, #388]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	091b      	lsrs	r3, r3, #4
 800afc4:	f003 0307 	and.w	r3, r3, #7
 800afc8:	1c5a      	adds	r2, r3, #1
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	685b      	ldr	r3, [r3, #4]
       ||
 800afce:	429a      	cmp	r2, r3
 800afd0:	d047      	beq.n	800b062 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800afd2:	2301      	movs	r3, #1
 800afd4:	73fb      	strb	r3, [r7, #15]
 800afd6:	e044      	b.n	800b062 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	2b03      	cmp	r3, #3
 800afde:	d018      	beq.n	800b012 <RCCEx_PLLSAI2_Config+0x86>
 800afe0:	2b03      	cmp	r3, #3
 800afe2:	d825      	bhi.n	800b030 <RCCEx_PLLSAI2_Config+0xa4>
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d002      	beq.n	800afee <RCCEx_PLLSAI2_Config+0x62>
 800afe8:	2b02      	cmp	r3, #2
 800afea:	d009      	beq.n	800b000 <RCCEx_PLLSAI2_Config+0x74>
 800afec:	e020      	b.n	800b030 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800afee:	4b55      	ldr	r3, [pc, #340]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f003 0302 	and.w	r3, r3, #2
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d11d      	bne.n	800b036 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800affa:	2301      	movs	r3, #1
 800affc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800affe:	e01a      	b.n	800b036 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b000:	4b50      	ldr	r3, [pc, #320]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d116      	bne.n	800b03a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800b00c:	2301      	movs	r3, #1
 800b00e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b010:	e013      	b.n	800b03a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b012:	4b4c      	ldr	r3, [pc, #304]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d10f      	bne.n	800b03e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b01e:	4b49      	ldr	r3, [pc, #292]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b026:	2b00      	cmp	r3, #0
 800b028:	d109      	bne.n	800b03e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800b02a:	2301      	movs	r3, #1
 800b02c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b02e:	e006      	b.n	800b03e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b030:	2301      	movs	r3, #1
 800b032:	73fb      	strb	r3, [r7, #15]
      break;
 800b034:	e004      	b.n	800b040 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b036:	bf00      	nop
 800b038:	e002      	b.n	800b040 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b03a:	bf00      	nop
 800b03c:	e000      	b.n	800b040 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b03e:	bf00      	nop
    }

    if(status == HAL_OK)
 800b040:	7bfb      	ldrb	r3, [r7, #15]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10d      	bne.n	800b062 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b046:	4b3f      	ldr	r3, [pc, #252]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6819      	ldr	r1, [r3, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	3b01      	subs	r3, #1
 800b058:	011b      	lsls	r3, r3, #4
 800b05a:	430b      	orrs	r3, r1
 800b05c:	4939      	ldr	r1, [pc, #228]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b05e:	4313      	orrs	r3, r2
 800b060:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d167      	bne.n	800b138 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b068:	4b36      	ldr	r3, [pc, #216]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a35      	ldr	r2, [pc, #212]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b06e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b072:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b074:	f7fc fa5e 	bl	8007534 <HAL_GetTick>
 800b078:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b07a:	e009      	b.n	800b090 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b07c:	f7fc fa5a 	bl	8007534 <HAL_GetTick>
 800b080:	4602      	mov	r2, r0
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	2b02      	cmp	r3, #2
 800b088:	d902      	bls.n	800b090 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b08a:	2303      	movs	r3, #3
 800b08c:	73fb      	strb	r3, [r7, #15]
        break;
 800b08e:	e005      	b.n	800b09c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b090:	4b2c      	ldr	r3, [pc, #176]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d1ef      	bne.n	800b07c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b09c:	7bfb      	ldrb	r3, [r7, #15]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d14a      	bne.n	800b138 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d111      	bne.n	800b0cc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b0a8:	4b26      	ldr	r3, [pc, #152]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0aa:	695b      	ldr	r3, [r3, #20]
 800b0ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b0b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	6892      	ldr	r2, [r2, #8]
 800b0b8:	0211      	lsls	r1, r2, #8
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	68d2      	ldr	r2, [r2, #12]
 800b0be:	0912      	lsrs	r2, r2, #4
 800b0c0:	0452      	lsls	r2, r2, #17
 800b0c2:	430a      	orrs	r2, r1
 800b0c4:	491f      	ldr	r1, [pc, #124]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	614b      	str	r3, [r1, #20]
 800b0ca:	e011      	b.n	800b0f0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b0cc:	4b1d      	ldr	r3, [pc, #116]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0ce:	695b      	ldr	r3, [r3, #20]
 800b0d0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b0d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	6892      	ldr	r2, [r2, #8]
 800b0dc:	0211      	lsls	r1, r2, #8
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	6912      	ldr	r2, [r2, #16]
 800b0e2:	0852      	lsrs	r2, r2, #1
 800b0e4:	3a01      	subs	r2, #1
 800b0e6:	0652      	lsls	r2, r2, #25
 800b0e8:	430a      	orrs	r2, r1
 800b0ea:	4916      	ldr	r1, [pc, #88]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b0f0:	4b14      	ldr	r3, [pc, #80]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a13      	ldr	r2, [pc, #76]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b0f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0fc:	f7fc fa1a 	bl	8007534 <HAL_GetTick>
 800b100:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b102:	e009      	b.n	800b118 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b104:	f7fc fa16 	bl	8007534 <HAL_GetTick>
 800b108:	4602      	mov	r2, r0
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	2b02      	cmp	r3, #2
 800b110:	d902      	bls.n	800b118 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800b112:	2303      	movs	r3, #3
 800b114:	73fb      	strb	r3, [r7, #15]
          break;
 800b116:	e005      	b.n	800b124 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b118:	4b0a      	ldr	r3, [pc, #40]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b120:	2b00      	cmp	r3, #0
 800b122:	d0ef      	beq.n	800b104 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800b124:	7bfb      	ldrb	r3, [r7, #15]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d106      	bne.n	800b138 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b12a:	4b06      	ldr	r3, [pc, #24]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b12c:	695a      	ldr	r2, [r3, #20]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	695b      	ldr	r3, [r3, #20]
 800b132:	4904      	ldr	r1, [pc, #16]	; (800b144 <RCCEx_PLLSAI2_Config+0x1b8>)
 800b134:	4313      	orrs	r3, r2
 800b136:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b138:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3710      	adds	r7, #16
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	40021000 	.word	0x40021000

0800b148 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d06c      	beq.n	800b234 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7fa ff70 	bl	8006054 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2202      	movs	r2, #2
 800b178:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	22ca      	movs	r2, #202	; 0xca
 800b182:	625a      	str	r2, [r3, #36]	; 0x24
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2253      	movs	r2, #83	; 0x53
 800b18a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f000 fa49 	bl	800b624 <RTC_EnterInitMode>
 800b192:	4603      	mov	r3, r0
 800b194:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b196:	7bfb      	ldrb	r3, [r7, #15]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d14b      	bne.n	800b234 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	689b      	ldr	r3, [r3, #8]
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	6812      	ldr	r2, [r2, #0]
 800b1a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b1aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b1ae:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	6899      	ldr	r1, [r3, #8]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	685a      	ldr	r2, [r3, #4]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	691b      	ldr	r3, [r3, #16]
 800b1be:	431a      	orrs	r2, r3
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	699b      	ldr	r3, [r3, #24]
 800b1c4:	431a      	orrs	r2, r3
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	430a      	orrs	r2, r1
 800b1cc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	687a      	ldr	r2, [r7, #4]
 800b1d4:	68d2      	ldr	r2, [r2, #12]
 800b1d6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	6919      	ldr	r1, [r3, #16]
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	041a      	lsls	r2, r3, #16
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	430a      	orrs	r2, r1
 800b1ea:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 fa4d 	bl	800b68c <RTC_ExitInitMode>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b1f6:	7bfb      	ldrb	r3, [r7, #15]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d11b      	bne.n	800b234 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f022 0203 	bic.w	r2, r2, #3
 800b20a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	69da      	ldr	r2, [r3, #28]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	695b      	ldr	r3, [r3, #20]
 800b21a:	431a      	orrs	r2, r3
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	430a      	orrs	r2, r1
 800b222:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	22ff      	movs	r2, #255	; 0xff
 800b22a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2201      	movs	r2, #1
 800b230:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800b234:	7bfb      	ldrb	r3, [r7, #15]
}
 800b236:	4618      	mov	r0, r3
 800b238:	3710      	adds	r7, #16
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}

0800b23e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b23e:	b590      	push	{r4, r7, lr}
 800b240:	b087      	sub	sp, #28
 800b242:	af00      	add	r7, sp, #0
 800b244:	60f8      	str	r0, [r7, #12]
 800b246:	60b9      	str	r1, [r7, #8]
 800b248:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b250:	2b01      	cmp	r3, #1
 800b252:	d101      	bne.n	800b258 <HAL_RTC_SetTime+0x1a>
 800b254:	2302      	movs	r3, #2
 800b256:	e08b      	b.n	800b370 <HAL_RTC_SetTime+0x132>
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	2201      	movs	r2, #1
 800b25c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2202      	movs	r2, #2
 800b264:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	22ca      	movs	r2, #202	; 0xca
 800b26e:	625a      	str	r2, [r3, #36]	; 0x24
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2253      	movs	r2, #83	; 0x53
 800b276:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b278:	68f8      	ldr	r0, [r7, #12]
 800b27a:	f000 f9d3 	bl	800b624 <RTC_EnterInitMode>
 800b27e:	4603      	mov	r3, r0
 800b280:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b282:	7cfb      	ldrb	r3, [r7, #19]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d163      	bne.n	800b350 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d126      	bne.n	800b2dc <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	689b      	ldr	r3, [r3, #8]
 800b294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d102      	bne.n	800b2a2 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	781b      	ldrb	r3, [r3, #0]
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	f000 fa2e 	bl	800b708 <RTC_ByteToBcd2>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	785b      	ldrb	r3, [r3, #1]
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f000 fa27 	bl	800b708 <RTC_ByteToBcd2>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2be:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	789b      	ldrb	r3, [r3, #2]
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f000 fa1f 	bl	800b708 <RTC_ByteToBcd2>
 800b2ca:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b2cc:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	78db      	ldrb	r3, [r3, #3]
 800b2d4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	617b      	str	r3, [r7, #20]
 800b2da:	e018      	b.n	800b30e <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	689b      	ldr	r3, [r3, #8]
 800b2e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d102      	bne.n	800b2f0 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	785b      	ldrb	r3, [r3, #1]
 800b2fa:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2fc:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b302:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	78db      	ldrb	r3, [r3, #3]
 800b308:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b30a:	4313      	orrs	r3, r2
 800b30c:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	681a      	ldr	r2, [r3, #0]
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b318:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b31c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	689a      	ldr	r2, [r3, #8]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b32c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	6899      	ldr	r1, [r3, #8]
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	68da      	ldr	r2, [r3, #12]
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	691b      	ldr	r3, [r3, #16]
 800b33c:	431a      	orrs	r2, r3
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	430a      	orrs	r2, r1
 800b344:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f000 f9a0 	bl	800b68c <RTC_ExitInitMode>
 800b34c:	4603      	mov	r3, r0
 800b34e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	22ff      	movs	r2, #255	; 0xff
 800b356:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b358:	7cfb      	ldrb	r3, [r7, #19]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d103      	bne.n	800b366 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2201      	movs	r2, #1
 800b362:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2200      	movs	r2, #0
 800b36a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b36e:	7cfb      	ldrb	r3, [r7, #19]
}
 800b370:	4618      	mov	r0, r3
 800b372:	371c      	adds	r7, #28
 800b374:	46bd      	mov	sp, r7
 800b376:	bd90      	pop	{r4, r7, pc}

0800b378 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b086      	sub	sp, #24
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	691b      	ldr	r3, [r3, #16]
 800b394:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b3a6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b3aa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800b3ac:	697b      	ldr	r3, [r7, #20]
 800b3ae:	0c1b      	lsrs	r3, r3, #16
 800b3b0:	b2db      	uxtb	r3, r3
 800b3b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b3b6:	b2da      	uxtb	r2, r3
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	0a1b      	lsrs	r3, r3, #8
 800b3c0:	b2db      	uxtb	r3, r3
 800b3c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3c6:	b2da      	uxtb	r2, r3
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3d4:	b2da      	uxtb	r2, r3
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	0d9b      	lsrs	r3, r3, #22
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	f003 0301 	and.w	r3, r3, #1
 800b3e4:	b2da      	uxtb	r2, r3
 800b3e6:	68bb      	ldr	r3, [r7, #8]
 800b3e8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d11a      	bne.n	800b426 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f000 f9a7 	bl	800b748 <RTC_Bcd2ToByte>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	785b      	ldrb	r3, [r3, #1]
 800b406:	4618      	mov	r0, r3
 800b408:	f000 f99e 	bl	800b748 <RTC_Bcd2ToByte>
 800b40c:	4603      	mov	r3, r0
 800b40e:	461a      	mov	r2, r3
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	789b      	ldrb	r3, [r3, #2]
 800b418:	4618      	mov	r0, r3
 800b41a:	f000 f995 	bl	800b748 <RTC_Bcd2ToByte>
 800b41e:	4603      	mov	r3, r0
 800b420:	461a      	mov	r2, r3
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800b426:	2300      	movs	r3, #0
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3718      	adds	r7, #24
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b430:	b590      	push	{r4, r7, lr}
 800b432:	b087      	sub	sp, #28
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b442:	2b01      	cmp	r3, #1
 800b444:	d101      	bne.n	800b44a <HAL_RTC_SetDate+0x1a>
 800b446:	2302      	movs	r3, #2
 800b448:	e075      	b.n	800b536 <HAL_RTC_SetDate+0x106>
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2201      	movs	r2, #1
 800b44e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2202      	movs	r2, #2
 800b456:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d10e      	bne.n	800b47e <HAL_RTC_SetDate+0x4e>
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	785b      	ldrb	r3, [r3, #1]
 800b464:	f003 0310 	and.w	r3, r3, #16
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d008      	beq.n	800b47e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	785b      	ldrb	r3, [r3, #1]
 800b470:	f023 0310 	bic.w	r3, r3, #16
 800b474:	b2db      	uxtb	r3, r3
 800b476:	330a      	adds	r3, #10
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d11c      	bne.n	800b4be <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	78db      	ldrb	r3, [r3, #3]
 800b488:	4618      	mov	r0, r3
 800b48a:	f000 f93d 	bl	800b708 <RTC_ByteToBcd2>
 800b48e:	4603      	mov	r3, r0
 800b490:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	785b      	ldrb	r3, [r3, #1]
 800b496:	4618      	mov	r0, r3
 800b498:	f000 f936 	bl	800b708 <RTC_ByteToBcd2>
 800b49c:	4603      	mov	r3, r0
 800b49e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b4a0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	789b      	ldrb	r3, [r3, #2]
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f000 f92e 	bl	800b708 <RTC_ByteToBcd2>
 800b4ac:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b4ae:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	781b      	ldrb	r3, [r3, #0]
 800b4b6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	617b      	str	r3, [r7, #20]
 800b4bc:	e00e      	b.n	800b4dc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	78db      	ldrb	r3, [r3, #3]
 800b4c2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	785b      	ldrb	r3, [r3, #1]
 800b4c8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b4ca:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800b4cc:	68ba      	ldr	r2, [r7, #8]
 800b4ce:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b4d0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b4d8:	4313      	orrs	r3, r2
 800b4da:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	22ca      	movs	r2, #202	; 0xca
 800b4e2:	625a      	str	r2, [r3, #36]	; 0x24
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	2253      	movs	r2, #83	; 0x53
 800b4ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b4ec:	68f8      	ldr	r0, [r7, #12]
 800b4ee:	f000 f899 	bl	800b624 <RTC_EnterInitMode>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b4f6:	7cfb      	ldrb	r3, [r7, #19]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10c      	bne.n	800b516 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	681a      	ldr	r2, [r3, #0]
 800b500:	697b      	ldr	r3, [r7, #20]
 800b502:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b506:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b50a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	f000 f8bd 	bl	800b68c <RTC_ExitInitMode>
 800b512:	4603      	mov	r3, r0
 800b514:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	22ff      	movs	r2, #255	; 0xff
 800b51c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b51e:	7cfb      	ldrb	r3, [r7, #19]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d103      	bne.n	800b52c <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2201      	movs	r2, #1
 800b528:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b534:	7cfb      	ldrb	r3, [r7, #19]
}
 800b536:	4618      	mov	r0, r3
 800b538:	371c      	adds	r7, #28
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd90      	pop	{r4, r7, pc}

0800b53e <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b53e:	b580      	push	{r7, lr}
 800b540:	b086      	sub	sp, #24
 800b542:	af00      	add	r7, sp, #0
 800b544:	60f8      	str	r0, [r7, #12]
 800b546:	60b9      	str	r1, [r7, #8]
 800b548:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b554:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b558:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	0c1b      	lsrs	r3, r3, #16
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	0a1b      	lsrs	r3, r3, #8
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	f003 031f 	and.w	r3, r3, #31
 800b56e:	b2da      	uxtb	r2, r3
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	b2db      	uxtb	r3, r3
 800b578:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b57c:	b2da      	uxtb	r2, r3
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	0b5b      	lsrs	r3, r3, #13
 800b586:	b2db      	uxtb	r3, r3
 800b588:	f003 0307 	and.w	r3, r3, #7
 800b58c:	b2da      	uxtb	r2, r3
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d11a      	bne.n	800b5ce <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	78db      	ldrb	r3, [r3, #3]
 800b59c:	4618      	mov	r0, r3
 800b59e:	f000 f8d3 	bl	800b748 <RTC_Bcd2ToByte>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	785b      	ldrb	r3, [r3, #1]
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f000 f8ca 	bl	800b748 <RTC_Bcd2ToByte>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	789b      	ldrb	r3, [r3, #2]
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f000 f8c1 	bl	800b748 <RTC_Bcd2ToByte>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b5ce:	2300      	movs	r3, #0
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3718      	adds	r7, #24
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b084      	sub	sp, #16
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	68da      	ldr	r2, [r3, #12]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b5ee:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800b5f0:	f7fb ffa0 	bl	8007534 <HAL_GetTick>
 800b5f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b5f6:	e009      	b.n	800b60c <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b5f8:	f7fb ff9c 	bl	8007534 <HAL_GetTick>
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	1ad3      	subs	r3, r2, r3
 800b602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b606:	d901      	bls.n	800b60c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b608:	2303      	movs	r3, #3
 800b60a:	e007      	b.n	800b61c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	68db      	ldr	r3, [r3, #12]
 800b612:	f003 0320 	and.w	r3, r3, #32
 800b616:	2b00      	cmp	r3, #0
 800b618:	d0ee      	beq.n	800b5f8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b61a:	2300      	movs	r3, #0
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3710      	adds	r7, #16
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}

0800b624 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b084      	sub	sp, #16
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b62c:	2300      	movs	r3, #0
 800b62e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	68db      	ldr	r3, [r3, #12]
 800b636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d120      	bne.n	800b680 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b646:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b648:	f7fb ff74 	bl	8007534 <HAL_GetTick>
 800b64c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b64e:	e00d      	b.n	800b66c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b650:	f7fb ff70 	bl	8007534 <HAL_GetTick>
 800b654:	4602      	mov	r2, r0
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b65e:	d905      	bls.n	800b66c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800b660:	2303      	movs	r3, #3
 800b662:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2203      	movs	r2, #3
 800b668:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b676:	2b00      	cmp	r3, #0
 800b678:	d102      	bne.n	800b680 <RTC_EnterInitMode+0x5c>
 800b67a:	7bfb      	ldrb	r3, [r7, #15]
 800b67c:	2b03      	cmp	r3, #3
 800b67e:	d1e7      	bne.n	800b650 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800b680:	7bfb      	ldrb	r3, [r7, #15]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3710      	adds	r7, #16
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
	...

0800b68c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b084      	sub	sp, #16
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b694:	2300      	movs	r3, #0
 800b696:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800b698:	4b1a      	ldr	r3, [pc, #104]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b69a:	68db      	ldr	r3, [r3, #12]
 800b69c:	4a19      	ldr	r2, [pc, #100]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b69e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6a2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b6a4:	4b17      	ldr	r3, [pc, #92]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b6a6:	689b      	ldr	r3, [r3, #8]
 800b6a8:	f003 0320 	and.w	r3, r3, #32
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d10c      	bne.n	800b6ca <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f7ff ff91 	bl	800b5d8 <HAL_RTC_WaitForSynchro>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d01e      	beq.n	800b6fa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2203      	movs	r2, #3
 800b6c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	73fb      	strb	r3, [r7, #15]
 800b6c8:	e017      	b.n	800b6fa <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b6ca:	4b0e      	ldr	r3, [pc, #56]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	4a0d      	ldr	r2, [pc, #52]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b6d0:	f023 0320 	bic.w	r3, r3, #32
 800b6d4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f7ff ff7e 	bl	800b5d8 <HAL_RTC_WaitForSynchro>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d005      	beq.n	800b6ee <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2203      	movs	r2, #3
 800b6e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800b6ea:	2303      	movs	r3, #3
 800b6ec:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b6ee:	4b05      	ldr	r3, [pc, #20]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	4a04      	ldr	r2, [pc, #16]	; (800b704 <RTC_ExitInitMode+0x78>)
 800b6f4:	f043 0320 	orr.w	r3, r3, #32
 800b6f8:	6093      	str	r3, [r2, #8]
  }

  return status;
 800b6fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3710      	adds	r7, #16
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}
 800b704:	40002800 	.word	0x40002800

0800b708 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b708:	b480      	push	{r7}
 800b70a:	b085      	sub	sp, #20
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	4603      	mov	r3, r0
 800b710:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b712:	2300      	movs	r3, #0
 800b714:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800b716:	79fb      	ldrb	r3, [r7, #7]
 800b718:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800b71a:	e005      	b.n	800b728 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	3301      	adds	r3, #1
 800b720:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800b722:	7afb      	ldrb	r3, [r7, #11]
 800b724:	3b0a      	subs	r3, #10
 800b726:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800b728:	7afb      	ldrb	r3, [r7, #11]
 800b72a:	2b09      	cmp	r3, #9
 800b72c:	d8f6      	bhi.n	800b71c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	b2db      	uxtb	r3, r3
 800b732:	011b      	lsls	r3, r3, #4
 800b734:	b2da      	uxtb	r2, r3
 800b736:	7afb      	ldrb	r3, [r7, #11]
 800b738:	4313      	orrs	r3, r2
 800b73a:	b2db      	uxtb	r3, r3
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3714      	adds	r7, #20
 800b740:	46bd      	mov	sp, r7
 800b742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b746:	4770      	bx	lr

0800b748 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b748:	b480      	push	{r7}
 800b74a:	b085      	sub	sp, #20
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	4603      	mov	r3, r0
 800b750:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800b752:	79fb      	ldrb	r3, [r7, #7]
 800b754:	091b      	lsrs	r3, r3, #4
 800b756:	b2db      	uxtb	r3, r3
 800b758:	461a      	mov	r2, r3
 800b75a:	0092      	lsls	r2, r2, #2
 800b75c:	4413      	add	r3, r2
 800b75e:	005b      	lsls	r3, r3, #1
 800b760:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800b762:	79fb      	ldrb	r3, [r7, #7]
 800b764:	f003 030f 	and.w	r3, r3, #15
 800b768:	b2da      	uxtb	r2, r3
 800b76a:	7bfb      	ldrb	r3, [r7, #15]
 800b76c:	4413      	add	r3, r2
 800b76e:	b2db      	uxtb	r3, r3
}
 800b770:	4618      	mov	r0, r3
 800b772:	3714      	adds	r7, #20
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr

0800b77c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d101      	bne.n	800b78e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b78a:	2301      	movs	r3, #1
 800b78c:	e095      	b.n	800b8ba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b792:	2b00      	cmp	r3, #0
 800b794:	d108      	bne.n	800b7a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b79e:	d009      	beq.n	800b7b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	61da      	str	r2, [r3, #28]
 800b7a6:	e005      	b.n	800b7b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d106      	bne.n	800b7d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f7fa fc72 	bl	80060b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	681a      	ldr	r2, [r3, #0]
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	68db      	ldr	r3, [r3, #12]
 800b7f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b7f4:	d902      	bls.n	800b7fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	60fb      	str	r3, [r7, #12]
 800b7fa:	e002      	b.n	800b802 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b7fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b800:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	68db      	ldr	r3, [r3, #12]
 800b806:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b80a:	d007      	beq.n	800b81c <HAL_SPI_Init+0xa0>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	68db      	ldr	r3, [r3, #12]
 800b810:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b814:	d002      	beq.n	800b81c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2200      	movs	r2, #0
 800b81a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	689b      	ldr	r3, [r3, #8]
 800b828:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b82c:	431a      	orrs	r2, r3
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	691b      	ldr	r3, [r3, #16]
 800b832:	f003 0302 	and.w	r3, r3, #2
 800b836:	431a      	orrs	r2, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	695b      	ldr	r3, [r3, #20]
 800b83c:	f003 0301 	and.w	r3, r3, #1
 800b840:	431a      	orrs	r2, r3
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	699b      	ldr	r3, [r3, #24]
 800b846:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b84a:	431a      	orrs	r2, r3
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	69db      	ldr	r3, [r3, #28]
 800b850:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b854:	431a      	orrs	r2, r3
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6a1b      	ldr	r3, [r3, #32]
 800b85a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b85e:	ea42 0103 	orr.w	r1, r2, r3
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b866:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	430a      	orrs	r2, r1
 800b870:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	699b      	ldr	r3, [r3, #24]
 800b876:	0c1b      	lsrs	r3, r3, #16
 800b878:	f003 0204 	and.w	r2, r3, #4
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b880:	f003 0310 	and.w	r3, r3, #16
 800b884:	431a      	orrs	r2, r3
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b88a:	f003 0308 	and.w	r3, r3, #8
 800b88e:	431a      	orrs	r2, r3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	68db      	ldr	r3, [r3, #12]
 800b894:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b898:	ea42 0103 	orr.w	r1, r2, r3
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	430a      	orrs	r2, r1
 800b8a8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b8b8:	2300      	movs	r3, #0
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b088      	sub	sp, #32
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	60f8      	str	r0, [r7, #12]
 800b8ca:	60b9      	str	r1, [r7, #8]
 800b8cc:	603b      	str	r3, [r7, #0]
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b8dc:	2b01      	cmp	r3, #1
 800b8de:	d101      	bne.n	800b8e4 <HAL_SPI_Transmit+0x22>
 800b8e0:	2302      	movs	r3, #2
 800b8e2:	e158      	b.n	800bb96 <HAL_SPI_Transmit+0x2d4>
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b8ec:	f7fb fe22 	bl	8007534 <HAL_GetTick>
 800b8f0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b8f2:	88fb      	ldrh	r3, [r7, #6]
 800b8f4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	2b01      	cmp	r3, #1
 800b900:	d002      	beq.n	800b908 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b902:	2302      	movs	r3, #2
 800b904:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b906:	e13d      	b.n	800bb84 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d002      	beq.n	800b914 <HAL_SPI_Transmit+0x52>
 800b90e:	88fb      	ldrh	r3, [r7, #6]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d102      	bne.n	800b91a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b918:	e134      	b.n	800bb84 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2203      	movs	r2, #3
 800b91e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2200      	movs	r2, #0
 800b926:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	68ba      	ldr	r2, [r7, #8]
 800b92c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	88fa      	ldrh	r2, [r7, #6]
 800b932:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	88fa      	ldrh	r2, [r7, #6]
 800b938:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2200      	movs	r2, #0
 800b93e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2200      	movs	r2, #0
 800b944:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2200      	movs	r2, #0
 800b94c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	2200      	movs	r2, #0
 800b954:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2200      	movs	r2, #0
 800b95a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	689b      	ldr	r3, [r3, #8]
 800b960:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b964:	d10f      	bne.n	800b986 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	681a      	ldr	r2, [r3, #0]
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b974:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	681a      	ldr	r2, [r3, #0]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b984:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b990:	2b40      	cmp	r3, #64	; 0x40
 800b992:	d007      	beq.n	800b9a4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	68db      	ldr	r3, [r3, #12]
 800b9a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b9ac:	d94b      	bls.n	800ba46 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d002      	beq.n	800b9bc <HAL_SPI_Transmit+0xfa>
 800b9b6:	8afb      	ldrh	r3, [r7, #22]
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	d13e      	bne.n	800ba3a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9c0:	881a      	ldrh	r2, [r3, #0]
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9cc:	1c9a      	adds	r2, r3, #2
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	b29a      	uxth	r2, r3
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b9e0:	e02b      	b.n	800ba3a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	689b      	ldr	r3, [r3, #8]
 800b9e8:	f003 0302 	and.w	r3, r3, #2
 800b9ec:	2b02      	cmp	r3, #2
 800b9ee:	d112      	bne.n	800ba16 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9f4:	881a      	ldrh	r2, [r3, #0]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba00:	1c9a      	adds	r2, r3, #2
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	3b01      	subs	r3, #1
 800ba0e:	b29a      	uxth	r2, r3
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ba14:	e011      	b.n	800ba3a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba16:	f7fb fd8d 	bl	8007534 <HAL_GetTick>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	69bb      	ldr	r3, [r7, #24]
 800ba1e:	1ad3      	subs	r3, r2, r3
 800ba20:	683a      	ldr	r2, [r7, #0]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d803      	bhi.n	800ba2e <HAL_SPI_Transmit+0x16c>
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba2c:	d102      	bne.n	800ba34 <HAL_SPI_Transmit+0x172>
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d102      	bne.n	800ba3a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800ba34:	2303      	movs	r3, #3
 800ba36:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ba38:	e0a4      	b.n	800bb84 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba3e:	b29b      	uxth	r3, r3
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d1ce      	bne.n	800b9e2 <HAL_SPI_Transmit+0x120>
 800ba44:	e07c      	b.n	800bb40 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	685b      	ldr	r3, [r3, #4]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d002      	beq.n	800ba54 <HAL_SPI_Transmit+0x192>
 800ba4e:	8afb      	ldrh	r3, [r7, #22]
 800ba50:	2b01      	cmp	r3, #1
 800ba52:	d170      	bne.n	800bb36 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba58:	b29b      	uxth	r3, r3
 800ba5a:	2b01      	cmp	r3, #1
 800ba5c:	d912      	bls.n	800ba84 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba62:	881a      	ldrh	r2, [r3, #0]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba6e:	1c9a      	adds	r2, r3, #2
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba78:	b29b      	uxth	r3, r3
 800ba7a:	3b02      	subs	r3, #2
 800ba7c:	b29a      	uxth	r2, r3
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ba82:	e058      	b.n	800bb36 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	330c      	adds	r3, #12
 800ba8e:	7812      	ldrb	r2, [r2, #0]
 800ba90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba96:	1c5a      	adds	r2, r3, #1
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baa0:	b29b      	uxth	r3, r3
 800baa2:	3b01      	subs	r3, #1
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800baaa:	e044      	b.n	800bb36 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f003 0302 	and.w	r3, r3, #2
 800bab6:	2b02      	cmp	r3, #2
 800bab8:	d12b      	bne.n	800bb12 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800babe:	b29b      	uxth	r3, r3
 800bac0:	2b01      	cmp	r3, #1
 800bac2:	d912      	bls.n	800baea <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bac8:	881a      	ldrh	r2, [r3, #0]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bad4:	1c9a      	adds	r2, r3, #2
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bade:	b29b      	uxth	r3, r3
 800bae0:	3b02      	subs	r3, #2
 800bae2:	b29a      	uxth	r2, r3
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bae8:	e025      	b.n	800bb36 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	330c      	adds	r3, #12
 800baf4:	7812      	ldrb	r2, [r2, #0]
 800baf6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bafc:	1c5a      	adds	r2, r3, #1
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb06:	b29b      	uxth	r3, r3
 800bb08:	3b01      	subs	r3, #1
 800bb0a:	b29a      	uxth	r2, r3
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb10:	e011      	b.n	800bb36 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb12:	f7fb fd0f 	bl	8007534 <HAL_GetTick>
 800bb16:	4602      	mov	r2, r0
 800bb18:	69bb      	ldr	r3, [r7, #24]
 800bb1a:	1ad3      	subs	r3, r2, r3
 800bb1c:	683a      	ldr	r2, [r7, #0]
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	d803      	bhi.n	800bb2a <HAL_SPI_Transmit+0x268>
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb28:	d102      	bne.n	800bb30 <HAL_SPI_Transmit+0x26e>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d102      	bne.n	800bb36 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800bb30:	2303      	movs	r3, #3
 800bb32:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bb34:	e026      	b.n	800bb84 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d1b5      	bne.n	800baac <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bb40:	69ba      	ldr	r2, [r7, #24]
 800bb42:	6839      	ldr	r1, [r7, #0]
 800bb44:	68f8      	ldr	r0, [r7, #12]
 800bb46:	f001 f9dd 	bl	800cf04 <SPI_EndRxTxTransaction>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d002      	beq.n	800bb56 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2220      	movs	r2, #32
 800bb54:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	689b      	ldr	r3, [r3, #8]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d10a      	bne.n	800bb74 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb5e:	2300      	movs	r3, #0
 800bb60:	613b      	str	r3, [r7, #16]
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	68db      	ldr	r3, [r3, #12]
 800bb68:	613b      	str	r3, [r7, #16]
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	689b      	ldr	r3, [r3, #8]
 800bb70:	613b      	str	r3, [r7, #16]
 800bb72:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	77fb      	strb	r3, [r7, #31]
 800bb80:	e000      	b.n	800bb84 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800bb82:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	2201      	movs	r2, #1
 800bb88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bb94:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3720      	adds	r7, #32
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}

0800bb9e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb9e:	b580      	push	{r7, lr}
 800bba0:	b088      	sub	sp, #32
 800bba2:	af02      	add	r7, sp, #8
 800bba4:	60f8      	str	r0, [r7, #12]
 800bba6:	60b9      	str	r1, [r7, #8]
 800bba8:	603b      	str	r3, [r7, #0]
 800bbaa:	4613      	mov	r3, r2
 800bbac:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bbba:	d112      	bne.n	800bbe2 <HAL_SPI_Receive+0x44>
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d10e      	bne.n	800bbe2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2204      	movs	r2, #4
 800bbc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bbcc:	88fa      	ldrh	r2, [r7, #6]
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	9300      	str	r3, [sp, #0]
 800bbd2:	4613      	mov	r3, r2
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	68b9      	ldr	r1, [r7, #8]
 800bbd8:	68f8      	ldr	r0, [r7, #12]
 800bbda:	f000 f910 	bl	800bdfe <HAL_SPI_TransmitReceive>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	e109      	b.n	800bdf6 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d101      	bne.n	800bbf0 <HAL_SPI_Receive+0x52>
 800bbec:	2302      	movs	r3, #2
 800bbee:	e102      	b.n	800bdf6 <HAL_SPI_Receive+0x258>
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bbf8:	f7fb fc9c 	bl	8007534 <HAL_GetTick>
 800bbfc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d002      	beq.n	800bc10 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bc0a:	2302      	movs	r3, #2
 800bc0c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bc0e:	e0e9      	b.n	800bde4 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d002      	beq.n	800bc1c <HAL_SPI_Receive+0x7e>
 800bc16:	88fb      	ldrh	r3, [r7, #6]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d102      	bne.n	800bc22 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bc20:	e0e0      	b.n	800bde4 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	2204      	movs	r2, #4
 800bc26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	68ba      	ldr	r2, [r7, #8]
 800bc34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	88fa      	ldrh	r2, [r7, #6]
 800bc3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	88fa      	ldrh	r2, [r7, #6]
 800bc42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	2200      	movs	r2, #0
 800bc4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	2200      	movs	r2, #0
 800bc56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	2200      	movs	r2, #0
 800bc62:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc6c:	d908      	bls.n	800bc80 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	685a      	ldr	r2, [r3, #4]
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bc7c:	605a      	str	r2, [r3, #4]
 800bc7e:	e007      	b.n	800bc90 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	685a      	ldr	r2, [r3, #4]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bc8e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc98:	d10f      	bne.n	800bcba <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	681a      	ldr	r2, [r3, #0]
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bca8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	681a      	ldr	r2, [r3, #0]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bcb8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcc4:	2b40      	cmp	r3, #64	; 0x40
 800bcc6:	d007      	beq.n	800bcd8 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	681a      	ldr	r2, [r3, #0]
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bcd6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	68db      	ldr	r3, [r3, #12]
 800bcdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bce0:	d867      	bhi.n	800bdb2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bce2:	e030      	b.n	800bd46 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	f003 0301 	and.w	r3, r3, #1
 800bcee:	2b01      	cmp	r3, #1
 800bcf0:	d117      	bne.n	800bd22 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f103 020c 	add.w	r2, r3, #12
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcfe:	7812      	ldrb	r2, [r2, #0]
 800bd00:	b2d2      	uxtb	r2, r2
 800bd02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd08:	1c5a      	adds	r2, r3, #1
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	3b01      	subs	r3, #1
 800bd18:	b29a      	uxth	r2, r3
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800bd20:	e011      	b.n	800bd46 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd22:	f7fb fc07 	bl	8007534 <HAL_GetTick>
 800bd26:	4602      	mov	r2, r0
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	1ad3      	subs	r3, r2, r3
 800bd2c:	683a      	ldr	r2, [r7, #0]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d803      	bhi.n	800bd3a <HAL_SPI_Receive+0x19c>
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd38:	d102      	bne.n	800bd40 <HAL_SPI_Receive+0x1a2>
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d102      	bne.n	800bd46 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800bd40:	2303      	movs	r3, #3
 800bd42:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bd44:	e04e      	b.n	800bde4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bd4c:	b29b      	uxth	r3, r3
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d1c8      	bne.n	800bce4 <HAL_SPI_Receive+0x146>
 800bd52:	e034      	b.n	800bdbe <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	689b      	ldr	r3, [r3, #8]
 800bd5a:	f003 0301 	and.w	r3, r3, #1
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d115      	bne.n	800bd8e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	68da      	ldr	r2, [r3, #12]
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd6c:	b292      	uxth	r2, r2
 800bd6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd74:	1c9a      	adds	r2, r3, #2
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	3b01      	subs	r3, #1
 800bd84:	b29a      	uxth	r2, r3
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800bd8c:	e011      	b.n	800bdb2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd8e:	f7fb fbd1 	bl	8007534 <HAL_GetTick>
 800bd92:	4602      	mov	r2, r0
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	1ad3      	subs	r3, r2, r3
 800bd98:	683a      	ldr	r2, [r7, #0]
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	d803      	bhi.n	800bda6 <HAL_SPI_Receive+0x208>
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bda4:	d102      	bne.n	800bdac <HAL_SPI_Receive+0x20e>
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d102      	bne.n	800bdb2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800bdac:	2303      	movs	r3, #3
 800bdae:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bdb0:	e018      	b.n	800bde4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bdb8:	b29b      	uxth	r3, r3
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1ca      	bne.n	800bd54 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bdbe:	693a      	ldr	r2, [r7, #16]
 800bdc0:	6839      	ldr	r1, [r7, #0]
 800bdc2:	68f8      	ldr	r0, [r7, #12]
 800bdc4:	f001 f846 	bl	800ce54 <SPI_EndRxTransaction>
 800bdc8:	4603      	mov	r3, r0
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d002      	beq.n	800bdd4 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	2220      	movs	r2, #32
 800bdd2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d002      	beq.n	800bde2 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800bddc:	2301      	movs	r3, #1
 800bdde:	75fb      	strb	r3, [r7, #23]
 800bde0:	e000      	b.n	800bde4 <HAL_SPI_Receive+0x246>
  }

error :
 800bde2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	2201      	movs	r2, #1
 800bde8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bdf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3718      	adds	r7, #24
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}

0800bdfe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bdfe:	b580      	push	{r7, lr}
 800be00:	b08a      	sub	sp, #40	; 0x28
 800be02:	af00      	add	r7, sp, #0
 800be04:	60f8      	str	r0, [r7, #12]
 800be06:	60b9      	str	r1, [r7, #8]
 800be08:	607a      	str	r2, [r7, #4]
 800be0a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800be0c:	2301      	movs	r3, #1
 800be0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800be10:	2300      	movs	r3, #0
 800be12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800be1c:	2b01      	cmp	r3, #1
 800be1e:	d101      	bne.n	800be24 <HAL_SPI_TransmitReceive+0x26>
 800be20:	2302      	movs	r3, #2
 800be22:	e1fb      	b.n	800c21c <HAL_SPI_TransmitReceive+0x41e>
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	2201      	movs	r2, #1
 800be28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be2c:	f7fb fb82 	bl	8007534 <HAL_GetTick>
 800be30:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800be38:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	685b      	ldr	r3, [r3, #4]
 800be3e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800be40:	887b      	ldrh	r3, [r7, #2]
 800be42:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800be44:	887b      	ldrh	r3, [r7, #2]
 800be46:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800be48:	7efb      	ldrb	r3, [r7, #27]
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d00e      	beq.n	800be6c <HAL_SPI_TransmitReceive+0x6e>
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be54:	d106      	bne.n	800be64 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	689b      	ldr	r3, [r3, #8]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d102      	bne.n	800be64 <HAL_SPI_TransmitReceive+0x66>
 800be5e:	7efb      	ldrb	r3, [r7, #27]
 800be60:	2b04      	cmp	r3, #4
 800be62:	d003      	beq.n	800be6c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800be64:	2302      	movs	r3, #2
 800be66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800be6a:	e1cd      	b.n	800c208 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d005      	beq.n	800be7e <HAL_SPI_TransmitReceive+0x80>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d002      	beq.n	800be7e <HAL_SPI_TransmitReceive+0x80>
 800be78:	887b      	ldrh	r3, [r7, #2]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d103      	bne.n	800be86 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800be7e:	2301      	movs	r3, #1
 800be80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800be84:	e1c0      	b.n	800c208 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800be8c:	b2db      	uxtb	r3, r3
 800be8e:	2b04      	cmp	r3, #4
 800be90:	d003      	beq.n	800be9a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	2205      	movs	r2, #5
 800be96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2200      	movs	r2, #0
 800be9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	687a      	ldr	r2, [r7, #4]
 800bea4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	887a      	ldrh	r2, [r7, #2]
 800beaa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	887a      	ldrh	r2, [r7, #2]
 800beb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	68ba      	ldr	r2, [r7, #8]
 800beba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	887a      	ldrh	r2, [r7, #2]
 800bec0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	887a      	ldrh	r2, [r7, #2]
 800bec6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2200      	movs	r2, #0
 800becc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	2200      	movs	r2, #0
 800bed2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	68db      	ldr	r3, [r3, #12]
 800bed8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bedc:	d802      	bhi.n	800bee4 <HAL_SPI_TransmitReceive+0xe6>
 800bede:	8a3b      	ldrh	r3, [r7, #16]
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	d908      	bls.n	800bef6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	685a      	ldr	r2, [r3, #4]
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bef2:	605a      	str	r2, [r3, #4]
 800bef4:	e007      	b.n	800bf06 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bf04:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf10:	2b40      	cmp	r3, #64	; 0x40
 800bf12:	d007      	beq.n	800bf24 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	681a      	ldr	r2, [r3, #0]
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bf2c:	d97c      	bls.n	800c028 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	685b      	ldr	r3, [r3, #4]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d002      	beq.n	800bf3c <HAL_SPI_TransmitReceive+0x13e>
 800bf36:	8a7b      	ldrh	r3, [r7, #18]
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d169      	bne.n	800c010 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf40:	881a      	ldrh	r2, [r3, #0]
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf4c:	1c9a      	adds	r2, r3, #2
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	3b01      	subs	r3, #1
 800bf5a:	b29a      	uxth	r2, r3
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf60:	e056      	b.n	800c010 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	689b      	ldr	r3, [r3, #8]
 800bf68:	f003 0302 	and.w	r3, r3, #2
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	d11b      	bne.n	800bfa8 <HAL_SPI_TransmitReceive+0x1aa>
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf74:	b29b      	uxth	r3, r3
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d016      	beq.n	800bfa8 <HAL_SPI_TransmitReceive+0x1aa>
 800bf7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7c:	2b01      	cmp	r3, #1
 800bf7e:	d113      	bne.n	800bfa8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf84:	881a      	ldrh	r2, [r3, #0]
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf90:	1c9a      	adds	r2, r3, #2
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	3b01      	subs	r3, #1
 800bf9e:	b29a      	uxth	r2, r3
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	689b      	ldr	r3, [r3, #8]
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	d11c      	bne.n	800bff0 <HAL_SPI_TransmitReceive+0x1f2>
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d016      	beq.n	800bff0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	68da      	ldr	r2, [r3, #12]
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfcc:	b292      	uxth	r2, r2
 800bfce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfd4:	1c9a      	adds	r2, r3, #2
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfe0:	b29b      	uxth	r3, r3
 800bfe2:	3b01      	subs	r3, #1
 800bfe4:	b29a      	uxth	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bfec:	2301      	movs	r3, #1
 800bfee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bff0:	f7fb faa0 	bl	8007534 <HAL_GetTick>
 800bff4:	4602      	mov	r2, r0
 800bff6:	69fb      	ldr	r3, [r7, #28]
 800bff8:	1ad3      	subs	r3, r2, r3
 800bffa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d807      	bhi.n	800c010 <HAL_SPI_TransmitReceive+0x212>
 800c000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c002:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c006:	d003      	beq.n	800c010 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800c008:	2303      	movs	r3, #3
 800c00a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c00e:	e0fb      	b.n	800c208 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c014:	b29b      	uxth	r3, r3
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1a3      	bne.n	800bf62 <HAL_SPI_TransmitReceive+0x164>
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c020:	b29b      	uxth	r3, r3
 800c022:	2b00      	cmp	r3, #0
 800c024:	d19d      	bne.n	800bf62 <HAL_SPI_TransmitReceive+0x164>
 800c026:	e0df      	b.n	800c1e8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d003      	beq.n	800c038 <HAL_SPI_TransmitReceive+0x23a>
 800c030:	8a7b      	ldrh	r3, [r7, #18]
 800c032:	2b01      	cmp	r3, #1
 800c034:	f040 80cb 	bne.w	800c1ce <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	2b01      	cmp	r3, #1
 800c040:	d912      	bls.n	800c068 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c046:	881a      	ldrh	r2, [r3, #0]
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c052:	1c9a      	adds	r2, r3, #2
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c05c:	b29b      	uxth	r3, r3
 800c05e:	3b02      	subs	r3, #2
 800c060:	b29a      	uxth	r2, r3
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c066:	e0b2      	b.n	800c1ce <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	330c      	adds	r3, #12
 800c072:	7812      	ldrb	r2, [r2, #0]
 800c074:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c07a:	1c5a      	adds	r2, r3, #1
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c084:	b29b      	uxth	r3, r3
 800c086:	3b01      	subs	r3, #1
 800c088:	b29a      	uxth	r2, r3
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c08e:	e09e      	b.n	800c1ce <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	f003 0302 	and.w	r3, r3, #2
 800c09a:	2b02      	cmp	r3, #2
 800c09c:	d134      	bne.n	800c108 <HAL_SPI_TransmitReceive+0x30a>
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0a2:	b29b      	uxth	r3, r3
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d02f      	beq.n	800c108 <HAL_SPI_TransmitReceive+0x30a>
 800c0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0aa:	2b01      	cmp	r3, #1
 800c0ac:	d12c      	bne.n	800c108 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	d912      	bls.n	800c0de <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0bc:	881a      	ldrh	r2, [r3, #0]
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0c8:	1c9a      	adds	r2, r3, #2
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0d2:	b29b      	uxth	r3, r3
 800c0d4:	3b02      	subs	r3, #2
 800c0d6:	b29a      	uxth	r2, r3
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c0dc:	e012      	b.n	800c104 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	330c      	adds	r3, #12
 800c0e8:	7812      	ldrb	r2, [r2, #0]
 800c0ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0f0:	1c5a      	adds	r2, r3, #1
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0fa:	b29b      	uxth	r3, r3
 800c0fc:	3b01      	subs	r3, #1
 800c0fe:	b29a      	uxth	r2, r3
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c104:	2300      	movs	r3, #0
 800c106:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	f003 0301 	and.w	r3, r3, #1
 800c112:	2b01      	cmp	r3, #1
 800c114:	d148      	bne.n	800c1a8 <HAL_SPI_TransmitReceive+0x3aa>
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d042      	beq.n	800c1a8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c128:	b29b      	uxth	r3, r3
 800c12a:	2b01      	cmp	r3, #1
 800c12c:	d923      	bls.n	800c176 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	68da      	ldr	r2, [r3, #12]
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c138:	b292      	uxth	r2, r2
 800c13a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c140:	1c9a      	adds	r2, r3, #2
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	3b02      	subs	r3, #2
 800c150:	b29a      	uxth	r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c15e:	b29b      	uxth	r3, r3
 800c160:	2b01      	cmp	r3, #1
 800c162:	d81f      	bhi.n	800c1a4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	685a      	ldr	r2, [r3, #4]
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c172:	605a      	str	r2, [r3, #4]
 800c174:	e016      	b.n	800c1a4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f103 020c 	add.w	r2, r3, #12
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c182:	7812      	ldrb	r2, [r2, #0]
 800c184:	b2d2      	uxtb	r2, r2
 800c186:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c18c:	1c5a      	adds	r2, r3, #1
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c198:	b29b      	uxth	r3, r3
 800c19a:	3b01      	subs	r3, #1
 800c19c:	b29a      	uxth	r2, r3
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c1a8:	f7fb f9c4 	bl	8007534 <HAL_GetTick>
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	69fb      	ldr	r3, [r7, #28]
 800c1b0:	1ad3      	subs	r3, r2, r3
 800c1b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d803      	bhi.n	800c1c0 <HAL_SPI_TransmitReceive+0x3c2>
 800c1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1be:	d102      	bne.n	800c1c6 <HAL_SPI_TransmitReceive+0x3c8>
 800c1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d103      	bne.n	800c1ce <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c1c6:	2303      	movs	r3, #3
 800c1c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c1cc:	e01c      	b.n	800c208 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	f47f af5b 	bne.w	800c090 <HAL_SPI_TransmitReceive+0x292>
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c1e0:	b29b      	uxth	r3, r3
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	f47f af54 	bne.w	800c090 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c1e8:	69fa      	ldr	r2, [r7, #28]
 800c1ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c1ec:	68f8      	ldr	r0, [r7, #12]
 800c1ee:	f000 fe89 	bl	800cf04 <SPI_EndRxTxTransaction>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d006      	beq.n	800c206 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	2220      	movs	r2, #32
 800c202:	661a      	str	r2, [r3, #96]	; 0x60
 800c204:	e000      	b.n	800c208 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800c206:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	2200      	movs	r2, #0
 800c214:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c218:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c21c:	4618      	mov	r0, r3
 800c21e:	3728      	adds	r7, #40	; 0x28
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}

0800c224 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	4613      	mov	r3, r2
 800c230:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c232:	2300      	movs	r3, #0
 800c234:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c23c:	2b01      	cmp	r3, #1
 800c23e:	d101      	bne.n	800c244 <HAL_SPI_Transmit_DMA+0x20>
 800c240:	2302      	movs	r3, #2
 800c242:	e0d8      	b.n	800c3f6 <HAL_SPI_Transmit_DMA+0x1d2>
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2201      	movs	r2, #1
 800c248:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c252:	b2db      	uxtb	r3, r3
 800c254:	2b01      	cmp	r3, #1
 800c256:	d002      	beq.n	800c25e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800c258:	2302      	movs	r3, #2
 800c25a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c25c:	e0c6      	b.n	800c3ec <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d002      	beq.n	800c26a <HAL_SPI_Transmit_DMA+0x46>
 800c264:	88fb      	ldrh	r3, [r7, #6]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d102      	bne.n	800c270 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800c26a:	2301      	movs	r3, #1
 800c26c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c26e:	e0bd      	b.n	800c3ec <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2203      	movs	r2, #3
 800c274:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2200      	movs	r2, #0
 800c27c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	68ba      	ldr	r2, [r7, #8]
 800c282:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	88fa      	ldrh	r2, [r7, #6]
 800c288:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	88fa      	ldrh	r2, [r7, #6]
 800c28e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	2200      	movs	r2, #0
 800c294:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2200      	movs	r2, #0
 800c29a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2ba:	d10f      	bne.n	800c2dc <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681a      	ldr	r2, [r3, #0]
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c2ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	681a      	ldr	r2, [r3, #0]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c2da:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2e0:	4a47      	ldr	r2, [pc, #284]	; (800c400 <HAL_SPI_Transmit_DMA+0x1dc>)
 800c2e2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2e8:	4a46      	ldr	r2, [pc, #280]	; (800c404 <HAL_SPI_Transmit_DMA+0x1e0>)
 800c2ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2f0:	4a45      	ldr	r2, [pc, #276]	; (800c408 <HAL_SPI_Transmit_DMA+0x1e4>)
 800c2f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	685a      	ldr	r2, [r3, #4]
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c30a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	68db      	ldr	r3, [r3, #12]
 800c310:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c314:	d82d      	bhi.n	800c372 <HAL_SPI_Transmit_DMA+0x14e>
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c31a:	699b      	ldr	r3, [r3, #24]
 800c31c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c320:	d127      	bne.n	800c372 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c326:	b29b      	uxth	r3, r3
 800c328:	f003 0301 	and.w	r3, r3, #1
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d10f      	bne.n	800c350 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	685a      	ldr	r2, [r3, #4]
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c33e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c344:	b29b      	uxth	r3, r3
 800c346:	085b      	lsrs	r3, r3, #1
 800c348:	b29a      	uxth	r2, r3
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c34e:	e010      	b.n	800c372 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	685a      	ldr	r2, [r3, #4]
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c35e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c364:	b29b      	uxth	r3, r3
 800c366:	085b      	lsrs	r3, r3, #1
 800c368:	b29b      	uxth	r3, r3
 800c36a:	3301      	adds	r3, #1
 800c36c:	b29a      	uxth	r2, r3
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c37a:	4619      	mov	r1, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	330c      	adds	r3, #12
 800c382:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c388:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c38a:	f7fb fa9d 	bl	80078c8 <HAL_DMA_Start_IT>
 800c38e:	4603      	mov	r3, r0
 800c390:	2b00      	cmp	r3, #0
 800c392:	d00c      	beq.n	800c3ae <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c398:	f043 0210 	orr.w	r2, r3, #16
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c3ac:	e01e      	b.n	800c3ec <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3b8:	2b40      	cmp	r3, #64	; 0x40
 800c3ba:	d007      	beq.n	800c3cc <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	681a      	ldr	r2, [r3, #0]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c3ca:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	685a      	ldr	r2, [r3, #4]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f042 0220 	orr.w	r2, r2, #32
 800c3da:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	685a      	ldr	r2, [r3, #4]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f042 0202 	orr.w	r2, r2, #2
 800c3ea:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c3f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3718      	adds	r7, #24
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	bf00      	nop
 800c400:	0800cb5b 	.word	0x0800cb5b
 800c404:	0800c97d 	.word	0x0800c97d
 800c408:	0800cbaf 	.word	0x0800cbaf

0800c40c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b086      	sub	sp, #24
 800c410:	af00      	add	r7, sp, #0
 800c412:	60f8      	str	r0, [r7, #12]
 800c414:	60b9      	str	r1, [r7, #8]
 800c416:	607a      	str	r2, [r7, #4]
 800c418:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c41a:	2300      	movs	r3, #0
 800c41c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c424:	2b01      	cmp	r3, #1
 800c426:	d101      	bne.n	800c42c <HAL_SPI_TransmitReceive_DMA+0x20>
 800c428:	2302      	movs	r3, #2
 800c42a:	e16c      	b.n	800c706 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2201      	movs	r2, #1
 800c430:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c43a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c442:	7dbb      	ldrb	r3, [r7, #22]
 800c444:	2b01      	cmp	r3, #1
 800c446:	d00d      	beq.n	800c464 <HAL_SPI_TransmitReceive_DMA+0x58>
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c44e:	d106      	bne.n	800c45e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	689b      	ldr	r3, [r3, #8]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d102      	bne.n	800c45e <HAL_SPI_TransmitReceive_DMA+0x52>
 800c458:	7dbb      	ldrb	r3, [r7, #22]
 800c45a:	2b04      	cmp	r3, #4
 800c45c:	d002      	beq.n	800c464 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800c45e:	2302      	movs	r3, #2
 800c460:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c462:	e14b      	b.n	800c6fc <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d005      	beq.n	800c476 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d002      	beq.n	800c476 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c470:	887b      	ldrh	r3, [r7, #2]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d102      	bne.n	800c47c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800c476:	2301      	movs	r3, #1
 800c478:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c47a:	e13f      	b.n	800c6fc <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c482:	b2db      	uxtb	r3, r3
 800c484:	2b04      	cmp	r3, #4
 800c486:	d003      	beq.n	800c490 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2205      	movs	r2, #5
 800c48c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	2200      	movs	r2, #0
 800c494:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	887a      	ldrh	r2, [r7, #2]
 800c4a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	887a      	ldrh	r2, [r7, #2]
 800c4a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	687a      	ldr	r2, [r7, #4]
 800c4ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	887a      	ldrh	r2, [r7, #2]
 800c4b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	887a      	ldrh	r2, [r7, #2]
 800c4ba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	685a      	ldr	r2, [r3, #4]
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800c4d8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c4e2:	d908      	bls.n	800c4f6 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	685a      	ldr	r2, [r3, #4]
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c4f2:	605a      	str	r2, [r3, #4]
 800c4f4:	e06f      	b.n	800c5d6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c504:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c50a:	699b      	ldr	r3, [r3, #24]
 800c50c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c510:	d126      	bne.n	800c560 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800c516:	f003 0301 	and.w	r3, r3, #1
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d10f      	bne.n	800c53e <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	685a      	ldr	r2, [r3, #4]
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c52c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c532:	b29b      	uxth	r3, r3
 800c534:	085b      	lsrs	r3, r3, #1
 800c536:	b29a      	uxth	r2, r3
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c53c:	e010      	b.n	800c560 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	685a      	ldr	r2, [r3, #4]
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c54c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c552:	b29b      	uxth	r3, r3
 800c554:	085b      	lsrs	r3, r3, #1
 800c556:	b29b      	uxth	r3, r3
 800c558:	3301      	adds	r3, #1
 800c55a:	b29a      	uxth	r2, r3
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c564:	699b      	ldr	r3, [r3, #24]
 800c566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c56a:	d134      	bne.n	800c5d6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	685a      	ldr	r2, [r3, #4]
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c57a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c582:	b29b      	uxth	r3, r3
 800c584:	f003 0301 	and.w	r3, r3, #1
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d111      	bne.n	800c5b0 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	685a      	ldr	r2, [r3, #4]
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c59a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	085b      	lsrs	r3, r3, #1
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c5ae:	e012      	b.n	800c5d6 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	685a      	ldr	r2, [r3, #4]
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c5be:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c5c6:	b29b      	uxth	r3, r3
 800c5c8:	085b      	lsrs	r3, r3, #1
 800c5ca:	b29b      	uxth	r3, r3
 800c5cc:	3301      	adds	r3, #1
 800c5ce:	b29a      	uxth	r2, r3
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c5dc:	b2db      	uxtb	r3, r3
 800c5de:	2b04      	cmp	r3, #4
 800c5e0:	d108      	bne.n	800c5f4 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5e6:	4a4a      	ldr	r2, [pc, #296]	; (800c710 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800c5e8:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5ee:	4a49      	ldr	r2, [pc, #292]	; (800c714 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800c5f0:	62da      	str	r2, [r3, #44]	; 0x2c
 800c5f2:	e007      	b.n	800c604 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5f8:	4a47      	ldr	r2, [pc, #284]	; (800c718 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800c5fa:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c600:	4a46      	ldr	r2, [pc, #280]	; (800c71c <HAL_SPI_TransmitReceive_DMA+0x310>)
 800c602:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c608:	4a45      	ldr	r2, [pc, #276]	; (800c720 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800c60a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c610:	2200      	movs	r2, #0
 800c612:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	330c      	adds	r3, #12
 800c61e:	4619      	mov	r1, r3
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c624:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c62c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c62e:	f7fb f94b 	bl	80078c8 <HAL_DMA_Start_IT>
 800c632:	4603      	mov	r3, r0
 800c634:	2b00      	cmp	r3, #0
 800c636:	d00c      	beq.n	800c652 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c63c:	f043 0210 	orr.w	r2, r3, #16
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c644:	2301      	movs	r3, #1
 800c646:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2201      	movs	r2, #1
 800c64c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c650:	e054      	b.n	800c6fc <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	685a      	ldr	r2, [r3, #4]
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f042 0201 	orr.w	r2, r2, #1
 800c660:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c666:	2200      	movs	r2, #0
 800c668:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c66e:	2200      	movs	r2, #0
 800c670:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c676:	2200      	movs	r2, #0
 800c678:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c67e:	2200      	movs	r2, #0
 800c680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c68a:	4619      	mov	r1, r3
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	330c      	adds	r3, #12
 800c692:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c698:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c69a:	f7fb f915 	bl	80078c8 <HAL_DMA_Start_IT>
 800c69e:	4603      	mov	r3, r0
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d00c      	beq.n	800c6be <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6a8:	f043 0210 	orr.w	r2, r3, #16
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c6bc:	e01e      	b.n	800c6fc <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6c8:	2b40      	cmp	r3, #64	; 0x40
 800c6ca:	d007      	beq.n	800c6dc <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c6da:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	685a      	ldr	r2, [r3, #4]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	f042 0220 	orr.w	r2, r2, #32
 800c6ea:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	685a      	ldr	r2, [r3, #4]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f042 0202 	orr.w	r2, r2, #2
 800c6fa:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2200      	movs	r2, #0
 800c700:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c704:	7dfb      	ldrb	r3, [r7, #23]
}
 800c706:	4618      	mov	r0, r3
 800c708:	3718      	adds	r7, #24
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	0800cb77 	.word	0x0800cb77
 800c714:	0800ca23 	.word	0x0800ca23
 800c718:	0800cb93 	.word	0x0800cb93
 800c71c:	0800cacb 	.word	0x0800cacb
 800c720:	0800cbaf 	.word	0x0800cbaf

0800c724 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b088      	sub	sp, #32
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	685b      	ldr	r3, [r3, #4]
 800c732:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	689b      	ldr	r3, [r3, #8]
 800c73a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	099b      	lsrs	r3, r3, #6
 800c740:	f003 0301 	and.w	r3, r3, #1
 800c744:	2b00      	cmp	r3, #0
 800c746:	d10f      	bne.n	800c768 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c748:	69bb      	ldr	r3, [r7, #24]
 800c74a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d00a      	beq.n	800c768 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c752:	69fb      	ldr	r3, [r7, #28]
 800c754:	099b      	lsrs	r3, r3, #6
 800c756:	f003 0301 	and.w	r3, r3, #1
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d004      	beq.n	800c768 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	4798      	blx	r3
    return;
 800c766:	e0d7      	b.n	800c918 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c768:	69bb      	ldr	r3, [r7, #24]
 800c76a:	085b      	lsrs	r3, r3, #1
 800c76c:	f003 0301 	and.w	r3, r3, #1
 800c770:	2b00      	cmp	r3, #0
 800c772:	d00a      	beq.n	800c78a <HAL_SPI_IRQHandler+0x66>
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	09db      	lsrs	r3, r3, #7
 800c778:	f003 0301 	and.w	r3, r3, #1
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d004      	beq.n	800c78a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	4798      	blx	r3
    return;
 800c788:	e0c6      	b.n	800c918 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	095b      	lsrs	r3, r3, #5
 800c78e:	f003 0301 	and.w	r3, r3, #1
 800c792:	2b00      	cmp	r3, #0
 800c794:	d10c      	bne.n	800c7b0 <HAL_SPI_IRQHandler+0x8c>
 800c796:	69bb      	ldr	r3, [r7, #24]
 800c798:	099b      	lsrs	r3, r3, #6
 800c79a:	f003 0301 	and.w	r3, r3, #1
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d106      	bne.n	800c7b0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	0a1b      	lsrs	r3, r3, #8
 800c7a6:	f003 0301 	and.w	r3, r3, #1
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	f000 80b4 	beq.w	800c918 <HAL_SPI_IRQHandler+0x1f4>
 800c7b0:	69fb      	ldr	r3, [r7, #28]
 800c7b2:	095b      	lsrs	r3, r3, #5
 800c7b4:	f003 0301 	and.w	r3, r3, #1
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	f000 80ad 	beq.w	800c918 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	099b      	lsrs	r3, r3, #6
 800c7c2:	f003 0301 	and.w	r3, r3, #1
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d023      	beq.n	800c812 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	2b03      	cmp	r3, #3
 800c7d4:	d011      	beq.n	800c7fa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c7da:	f043 0204 	orr.w	r2, r3, #4
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	617b      	str	r3, [r7, #20]
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68db      	ldr	r3, [r3, #12]
 800c7ec:	617b      	str	r3, [r7, #20]
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	617b      	str	r3, [r7, #20]
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	e00b      	b.n	800c812 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	613b      	str	r3, [r7, #16]
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	68db      	ldr	r3, [r3, #12]
 800c804:	613b      	str	r3, [r7, #16]
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	689b      	ldr	r3, [r3, #8]
 800c80c:	613b      	str	r3, [r7, #16]
 800c80e:	693b      	ldr	r3, [r7, #16]
        return;
 800c810:	e082      	b.n	800c918 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c812:	69bb      	ldr	r3, [r7, #24]
 800c814:	095b      	lsrs	r3, r3, #5
 800c816:	f003 0301 	and.w	r3, r3, #1
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d014      	beq.n	800c848 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c822:	f043 0201 	orr.w	r2, r3, #1
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c82a:	2300      	movs	r3, #0
 800c82c:	60fb      	str	r3, [r7, #12]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	60fb      	str	r3, [r7, #12]
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	681a      	ldr	r2, [r3, #0]
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c844:	601a      	str	r2, [r3, #0]
 800c846:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c848:	69bb      	ldr	r3, [r7, #24]
 800c84a:	0a1b      	lsrs	r3, r3, #8
 800c84c:	f003 0301 	and.w	r3, r3, #1
 800c850:	2b00      	cmp	r3, #0
 800c852:	d00c      	beq.n	800c86e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c858:	f043 0208 	orr.w	r2, r3, #8
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c860:	2300      	movs	r3, #0
 800c862:	60bb      	str	r3, [r7, #8]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	689b      	ldr	r3, [r3, #8]
 800c86a:	60bb      	str	r3, [r7, #8]
 800c86c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c872:	2b00      	cmp	r3, #0
 800c874:	d04f      	beq.n	800c916 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	685a      	ldr	r2, [r3, #4]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c884:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2201      	movs	r2, #1
 800c88a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	f003 0302 	and.w	r3, r3, #2
 800c894:	2b00      	cmp	r3, #0
 800c896:	d104      	bne.n	800c8a2 <HAL_SPI_IRQHandler+0x17e>
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	f003 0301 	and.w	r3, r3, #1
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d034      	beq.n	800c90c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	685a      	ldr	r2, [r3, #4]
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f022 0203 	bic.w	r2, r2, #3
 800c8b0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d011      	beq.n	800c8de <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8be:	4a18      	ldr	r2, [pc, #96]	; (800c920 <HAL_SPI_IRQHandler+0x1fc>)
 800c8c0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f7fb f89c 	bl	8007a04 <HAL_DMA_Abort_IT>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d005      	beq.n	800c8de <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d016      	beq.n	800c914 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ea:	4a0d      	ldr	r2, [pc, #52]	; (800c920 <HAL_SPI_IRQHandler+0x1fc>)
 800c8ec:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7fb f886 	bl	8007a04 <HAL_DMA_Abort_IT>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d00a      	beq.n	800c914 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c902:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800c90a:	e003      	b.n	800c914 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f7f6 ff2d 	bl	800376c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c912:	e000      	b.n	800c916 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c914:	bf00      	nop
    return;
 800c916:	bf00      	nop
  }
}
 800c918:	3720      	adds	r7, #32
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	0800cbef 	.word	0x0800cbef

0800c924 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c92c:	bf00      	nop
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr

0800c938 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c940:	bf00      	nop
 800c942:	370c      	adds	r7, #12
 800c944:	46bd      	mov	sp, r7
 800c946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94a:	4770      	bx	lr

0800c94c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c94c:	b480      	push	{r7}
 800c94e:	b083      	sub	sp, #12
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c954:	bf00      	nop
 800c956:	370c      	adds	r7, #12
 800c958:	46bd      	mov	sp, r7
 800c95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95e:	4770      	bx	lr

0800c960 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800c960:	b480      	push	{r7}
 800c962:	b083      	sub	sp, #12
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c96e:	b2db      	uxtb	r3, r3
}
 800c970:	4618      	mov	r0, r3
 800c972:	370c      	adds	r7, #12
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr

0800c97c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b086      	sub	sp, #24
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c988:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c98a:	f7fa fdd3 	bl	8007534 <HAL_GetTick>
 800c98e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f003 0320 	and.w	r3, r3, #32
 800c99a:	2b20      	cmp	r3, #32
 800c99c:	d03b      	beq.n	800ca16 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c99e:	697b      	ldr	r3, [r7, #20]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	685a      	ldr	r2, [r3, #4]
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f022 0220 	bic.w	r2, r2, #32
 800c9ac:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	685a      	ldr	r2, [r3, #4]
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	f022 0202 	bic.w	r2, r2, #2
 800c9bc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c9be:	693a      	ldr	r2, [r7, #16]
 800c9c0:	2164      	movs	r1, #100	; 0x64
 800c9c2:	6978      	ldr	r0, [r7, #20]
 800c9c4:	f000 fa9e 	bl	800cf04 <SPI_EndRxTxTransaction>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d005      	beq.n	800c9da <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9d2:	f043 0220 	orr.w	r2, r3, #32
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	689b      	ldr	r3, [r3, #8]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d10a      	bne.n	800c9f8 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	60fb      	str	r3, [r7, #12]
 800c9e6:	697b      	ldr	r3, [r7, #20]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	68db      	ldr	r3, [r3, #12]
 800c9ec:	60fb      	str	r3, [r7, #12]
 800c9ee:	697b      	ldr	r3, [r7, #20]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	689b      	ldr	r3, [r3, #8]
 800c9f4:	60fb      	str	r3, [r7, #12]
 800c9f6:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	2201      	movs	r2, #1
 800ca02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d003      	beq.n	800ca16 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ca0e:	6978      	ldr	r0, [r7, #20]
 800ca10:	f7f6 feac 	bl	800376c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ca14:	e002      	b.n	800ca1c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800ca16:	6978      	ldr	r0, [r7, #20]
 800ca18:	f7f6 fe91 	bl	800373e <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ca1c:	3718      	adds	r7, #24
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}

0800ca22 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b084      	sub	sp, #16
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca2e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ca30:	f7fa fd80 	bl	8007534 <HAL_GetTick>
 800ca34:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f003 0320 	and.w	r3, r3, #32
 800ca40:	2b20      	cmp	r3, #32
 800ca42:	d03c      	beq.n	800cabe <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	685a      	ldr	r2, [r3, #4]
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f022 0220 	bic.w	r2, r2, #32
 800ca52:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	689b      	ldr	r3, [r3, #8]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d10d      	bne.n	800ca78 <SPI_DMAReceiveCplt+0x56>
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca64:	d108      	bne.n	800ca78 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	685a      	ldr	r2, [r3, #4]
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f022 0203 	bic.w	r2, r2, #3
 800ca74:	605a      	str	r2, [r3, #4]
 800ca76:	e007      	b.n	800ca88 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	685a      	ldr	r2, [r3, #4]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f022 0201 	bic.w	r2, r2, #1
 800ca86:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ca88:	68ba      	ldr	r2, [r7, #8]
 800ca8a:	2164      	movs	r1, #100	; 0x64
 800ca8c:	68f8      	ldr	r0, [r7, #12]
 800ca8e:	f000 f9e1 	bl	800ce54 <SPI_EndRxTransaction>
 800ca92:	4603      	mov	r3, r0
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d002      	beq.n	800ca9e <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2220      	movs	r2, #32
 800ca9c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2201      	movs	r2, #1
 800caaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d003      	beq.n	800cabe <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cab6:	68f8      	ldr	r0, [r7, #12]
 800cab8:	f7f6 fe58 	bl	800376c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cabc:	e002      	b.n	800cac4 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800cabe:	68f8      	ldr	r0, [r7, #12]
 800cac0:	f7f6 fe32 	bl	8003728 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cac4:	3710      	adds	r7, #16
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}

0800caca <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800caca:	b580      	push	{r7, lr}
 800cacc:	b084      	sub	sp, #16
 800cace:	af00      	add	r7, sp, #0
 800cad0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cad6:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cad8:	f7fa fd2c 	bl	8007534 <HAL_GetTick>
 800cadc:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f003 0320 	and.w	r3, r3, #32
 800cae8:	2b20      	cmp	r3, #32
 800caea:	d030      	beq.n	800cb4e <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	685a      	ldr	r2, [r3, #4]
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f022 0220 	bic.w	r2, r2, #32
 800cafa:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cafc:	68ba      	ldr	r2, [r7, #8]
 800cafe:	2164      	movs	r1, #100	; 0x64
 800cb00:	68f8      	ldr	r0, [r7, #12]
 800cb02:	f000 f9ff 	bl	800cf04 <SPI_EndRxTxTransaction>
 800cb06:	4603      	mov	r3, r0
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d005      	beq.n	800cb18 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb10:	f043 0220 	orr.w	r2, r3, #32
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	685a      	ldr	r2, [r3, #4]
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f022 0203 	bic.w	r2, r2, #3
 800cb26:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	2200      	movs	r2, #0
 800cb32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	2201      	movs	r2, #1
 800cb3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d003      	beq.n	800cb4e <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cb46:	68f8      	ldr	r0, [r7, #12]
 800cb48:	f7f6 fe10 	bl	800376c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cb4c:	e002      	b.n	800cb54 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800cb4e:	68f8      	ldr	r0, [r7, #12]
 800cb50:	f7f6 fe00 	bl	8003754 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb54:	3710      	adds	r7, #16
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}

0800cb5a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cb5a:	b580      	push	{r7, lr}
 800cb5c:	b084      	sub	sp, #16
 800cb5e:	af00      	add	r7, sp, #0
 800cb60:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb66:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800cb68:	68f8      	ldr	r0, [r7, #12]
 800cb6a:	f7ff fedb 	bl	800c924 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb6e:	bf00      	nop
 800cb70:	3710      	adds	r7, #16
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}

0800cb76 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb76:	b580      	push	{r7, lr}
 800cb78:	b084      	sub	sp, #16
 800cb7a:	af00      	add	r7, sp, #0
 800cb7c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb82:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cb84:	68f8      	ldr	r0, [r7, #12]
 800cb86:	f7ff fed7 	bl	800c938 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb8a:	bf00      	nop
 800cb8c:	3710      	adds	r7, #16
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb92:	b580      	push	{r7, lr}
 800cb94:	b084      	sub	sp, #16
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb9e:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	f7ff fed3 	bl	800c94c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cba6:	bf00      	nop
 800cba8:	3710      	adds	r7, #16
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd80      	pop	{r7, pc}

0800cbae <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cbae:	b580      	push	{r7, lr}
 800cbb0:	b084      	sub	sp, #16
 800cbb2:	af00      	add	r7, sp, #0
 800cbb4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbba:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	685a      	ldr	r2, [r3, #4]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f022 0203 	bic.w	r2, r2, #3
 800cbca:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cbd0:	f043 0210 	orr.w	r2, r3, #16
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2201      	movs	r2, #1
 800cbdc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cbe0:	68f8      	ldr	r0, [r7, #12]
 800cbe2:	f7f6 fdc3 	bl	800376c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cbe6:	bf00      	nop
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}

0800cbee <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cbee:	b580      	push	{r7, lr}
 800cbf0:	b084      	sub	sp, #16
 800cbf2:	af00      	add	r7, sp, #0
 800cbf4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbfa:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2200      	movs	r2, #0
 800cc08:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cc0a:	68f8      	ldr	r0, [r7, #12]
 800cc0c:	f7f6 fdae 	bl	800376c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc10:	bf00      	nop
 800cc12:	3710      	adds	r7, #16
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b088      	sub	sp, #32
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	60f8      	str	r0, [r7, #12]
 800cc20:	60b9      	str	r1, [r7, #8]
 800cc22:	603b      	str	r3, [r7, #0]
 800cc24:	4613      	mov	r3, r2
 800cc26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800cc28:	f7fa fc84 	bl	8007534 <HAL_GetTick>
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc30:	1a9b      	subs	r3, r3, r2
 800cc32:	683a      	ldr	r2, [r7, #0]
 800cc34:	4413      	add	r3, r2
 800cc36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800cc38:	f7fa fc7c 	bl	8007534 <HAL_GetTick>
 800cc3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800cc3e:	4b39      	ldr	r3, [pc, #228]	; (800cd24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	015b      	lsls	r3, r3, #5
 800cc44:	0d1b      	lsrs	r3, r3, #20
 800cc46:	69fa      	ldr	r2, [r7, #28]
 800cc48:	fb02 f303 	mul.w	r3, r2, r3
 800cc4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cc4e:	e054      	b.n	800ccfa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cc56:	d050      	beq.n	800ccfa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cc58:	f7fa fc6c 	bl	8007534 <HAL_GetTick>
 800cc5c:	4602      	mov	r2, r0
 800cc5e:	69bb      	ldr	r3, [r7, #24]
 800cc60:	1ad3      	subs	r3, r2, r3
 800cc62:	69fa      	ldr	r2, [r7, #28]
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d902      	bls.n	800cc6e <SPI_WaitFlagStateUntilTimeout+0x56>
 800cc68:	69fb      	ldr	r3, [r7, #28]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d13d      	bne.n	800ccea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	685a      	ldr	r2, [r3, #4]
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cc7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	685b      	ldr	r3, [r3, #4]
 800cc82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc86:	d111      	bne.n	800ccac <SPI_WaitFlagStateUntilTimeout+0x94>
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	689b      	ldr	r3, [r3, #8]
 800cc8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc90:	d004      	beq.n	800cc9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	689b      	ldr	r3, [r3, #8]
 800cc96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc9a:	d107      	bne.n	800ccac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	681a      	ldr	r2, [r3, #0]
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ccb4:	d10f      	bne.n	800ccd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	681a      	ldr	r2, [r3, #0]
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ccc4:	601a      	str	r2, [r3, #0]
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	681a      	ldr	r2, [r3, #0]
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ccd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2201      	movs	r2, #1
 800ccda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	2200      	movs	r2, #0
 800cce2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cce6:	2303      	movs	r3, #3
 800cce8:	e017      	b.n	800cd1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ccea:	697b      	ldr	r3, [r7, #20]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d101      	bne.n	800ccf4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	3b01      	subs	r3, #1
 800ccf8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	689a      	ldr	r2, [r3, #8]
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	4013      	ands	r3, r2
 800cd04:	68ba      	ldr	r2, [r7, #8]
 800cd06:	429a      	cmp	r2, r3
 800cd08:	bf0c      	ite	eq
 800cd0a:	2301      	moveq	r3, #1
 800cd0c:	2300      	movne	r3, #0
 800cd0e:	b2db      	uxtb	r3, r3
 800cd10:	461a      	mov	r2, r3
 800cd12:	79fb      	ldrb	r3, [r7, #7]
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d19b      	bne.n	800cc50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cd18:	2300      	movs	r3, #0
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3720      	adds	r7, #32
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
 800cd22:	bf00      	nop
 800cd24:	20000134 	.word	0x20000134

0800cd28 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b08a      	sub	sp, #40	; 0x28
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	60f8      	str	r0, [r7, #12]
 800cd30:	60b9      	str	r1, [r7, #8]
 800cd32:	607a      	str	r2, [r7, #4]
 800cd34:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cd36:	2300      	movs	r3, #0
 800cd38:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cd3a:	f7fa fbfb 	bl	8007534 <HAL_GetTick>
 800cd3e:	4602      	mov	r2, r0
 800cd40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd42:	1a9b      	subs	r3, r3, r2
 800cd44:	683a      	ldr	r2, [r7, #0]
 800cd46:	4413      	add	r3, r2
 800cd48:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800cd4a:	f7fa fbf3 	bl	8007534 <HAL_GetTick>
 800cd4e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	330c      	adds	r3, #12
 800cd56:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cd58:	4b3d      	ldr	r3, [pc, #244]	; (800ce50 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800cd5a:	681a      	ldr	r2, [r3, #0]
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	4413      	add	r3, r2
 800cd62:	00da      	lsls	r2, r3, #3
 800cd64:	1ad3      	subs	r3, r2, r3
 800cd66:	0d1b      	lsrs	r3, r3, #20
 800cd68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd6a:	fb02 f303 	mul.w	r3, r2, r3
 800cd6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800cd70:	e060      	b.n	800ce34 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cd78:	d107      	bne.n	800cd8a <SPI_WaitFifoStateUntilTimeout+0x62>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d104      	bne.n	800cd8a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800cd80:	69fb      	ldr	r3, [r7, #28]
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	b2db      	uxtb	r3, r3
 800cd86:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800cd88:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd90:	d050      	beq.n	800ce34 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cd92:	f7fa fbcf 	bl	8007534 <HAL_GetTick>
 800cd96:	4602      	mov	r2, r0
 800cd98:	6a3b      	ldr	r3, [r7, #32]
 800cd9a:	1ad3      	subs	r3, r2, r3
 800cd9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d902      	bls.n	800cda8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800cda2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d13d      	bne.n	800ce24 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	685a      	ldr	r2, [r3, #4]
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cdb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	685b      	ldr	r3, [r3, #4]
 800cdbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cdc0:	d111      	bne.n	800cde6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	689b      	ldr	r3, [r3, #8]
 800cdc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cdca:	d004      	beq.n	800cdd6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	689b      	ldr	r3, [r3, #8]
 800cdd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdd4:	d107      	bne.n	800cde6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	681a      	ldr	r2, [r3, #0]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cde4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cdee:	d10f      	bne.n	800ce10 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cdfe:	601a      	str	r2, [r3, #0]
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	681a      	ldr	r2, [r3, #0]
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ce0e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ce20:	2303      	movs	r3, #3
 800ce22:	e010      	b.n	800ce46 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ce24:	69bb      	ldr	r3, [r7, #24]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d101      	bne.n	800ce2e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ce2e:	69bb      	ldr	r3, [r7, #24]
 800ce30:	3b01      	subs	r3, #1
 800ce32:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	689a      	ldr	r2, [r3, #8]
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	4013      	ands	r3, r2
 800ce3e:	687a      	ldr	r2, [r7, #4]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d196      	bne.n	800cd72 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3728      	adds	r7, #40	; 0x28
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}
 800ce4e:	bf00      	nop
 800ce50:	20000134 	.word	0x20000134

0800ce54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b086      	sub	sp, #24
 800ce58:	af02      	add	r7, sp, #8
 800ce5a:	60f8      	str	r0, [r7, #12]
 800ce5c:	60b9      	str	r1, [r7, #8]
 800ce5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	685b      	ldr	r3, [r3, #4]
 800ce64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ce68:	d111      	bne.n	800ce8e <SPI_EndRxTransaction+0x3a>
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	689b      	ldr	r3, [r3, #8]
 800ce6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ce72:	d004      	beq.n	800ce7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	689b      	ldr	r3, [r3, #8]
 800ce78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ce7c:	d107      	bne.n	800ce8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	681a      	ldr	r2, [r3, #0]
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ce8c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	9300      	str	r3, [sp, #0]
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	2200      	movs	r2, #0
 800ce96:	2180      	movs	r1, #128	; 0x80
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f7ff febd 	bl	800cc18 <SPI_WaitFlagStateUntilTimeout>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d007      	beq.n	800ceb4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cea8:	f043 0220 	orr.w	r2, r3, #32
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ceb0:	2303      	movs	r3, #3
 800ceb2:	e023      	b.n	800cefc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cebc:	d11d      	bne.n	800cefa <SPI_EndRxTransaction+0xa6>
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	689b      	ldr	r3, [r3, #8]
 800cec2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cec6:	d004      	beq.n	800ced2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	689b      	ldr	r3, [r3, #8]
 800cecc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ced0:	d113      	bne.n	800cefa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	9300      	str	r3, [sp, #0]
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	2200      	movs	r2, #0
 800ceda:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cede:	68f8      	ldr	r0, [r7, #12]
 800cee0:	f7ff ff22 	bl	800cd28 <SPI_WaitFifoStateUntilTimeout>
 800cee4:	4603      	mov	r3, r0
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d007      	beq.n	800cefa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ceee:	f043 0220 	orr.w	r2, r3, #32
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800cef6:	2303      	movs	r3, #3
 800cef8:	e000      	b.n	800cefc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cefa:	2300      	movs	r3, #0
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b086      	sub	sp, #24
 800cf08:	af02      	add	r7, sp, #8
 800cf0a:	60f8      	str	r0, [r7, #12]
 800cf0c:	60b9      	str	r1, [r7, #8]
 800cf0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	9300      	str	r3, [sp, #0]
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	2200      	movs	r2, #0
 800cf18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800cf1c:	68f8      	ldr	r0, [r7, #12]
 800cf1e:	f7ff ff03 	bl	800cd28 <SPI_WaitFifoStateUntilTimeout>
 800cf22:	4603      	mov	r3, r0
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d007      	beq.n	800cf38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cf2c:	f043 0220 	orr.w	r2, r3, #32
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cf34:	2303      	movs	r3, #3
 800cf36:	e027      	b.n	800cf88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	9300      	str	r3, [sp, #0]
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	2180      	movs	r1, #128	; 0x80
 800cf42:	68f8      	ldr	r0, [r7, #12]
 800cf44:	f7ff fe68 	bl	800cc18 <SPI_WaitFlagStateUntilTimeout>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d007      	beq.n	800cf5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cf52:	f043 0220 	orr.w	r2, r3, #32
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cf5a:	2303      	movs	r3, #3
 800cf5c:	e014      	b.n	800cf88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	9300      	str	r3, [sp, #0]
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	2200      	movs	r2, #0
 800cf66:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cf6a:	68f8      	ldr	r0, [r7, #12]
 800cf6c:	f7ff fedc 	bl	800cd28 <SPI_WaitFifoStateUntilTimeout>
 800cf70:	4603      	mov	r3, r0
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d007      	beq.n	800cf86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cf7a:	f043 0220 	orr.w	r2, r3, #32
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cf82:	2303      	movs	r3, #3
 800cf84:	e000      	b.n	800cf88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cf86:	2300      	movs	r3, #0
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	3710      	adds	r7, #16
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bd80      	pop	{r7, pc}

0800cf90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	b082      	sub	sp, #8
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d101      	bne.n	800cfa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	e049      	b.n	800d036 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cfa8:	b2db      	uxtb	r3, r3
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d106      	bne.n	800cfbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cfb6:	6878      	ldr	r0, [r7, #4]
 800cfb8:	f7f9 f98e 	bl	80062d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2202      	movs	r2, #2
 800cfc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681a      	ldr	r2, [r3, #0]
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	3304      	adds	r3, #4
 800cfcc:	4619      	mov	r1, r3
 800cfce:	4610      	mov	r0, r2
 800cfd0:	f000 fab6 	bl	800d540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2201      	movs	r2, #1
 800cfe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2201      	movs	r2, #1
 800cff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2201      	movs	r2, #1
 800cff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2201      	movs	r2, #1
 800d008:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2201      	movs	r2, #1
 800d010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2201      	movs	r2, #1
 800d018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2201      	movs	r2, #1
 800d020:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	2201      	movs	r2, #1
 800d028:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2201      	movs	r2, #1
 800d030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d034:	2300      	movs	r3, #0
}
 800d036:	4618      	mov	r0, r3
 800d038:	3708      	adds	r7, #8
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}
	...

0800d040 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d040:	b480      	push	{r7}
 800d042:	b085      	sub	sp, #20
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d04e:	b2db      	uxtb	r3, r3
 800d050:	2b01      	cmp	r3, #1
 800d052:	d001      	beq.n	800d058 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d054:	2301      	movs	r3, #1
 800d056:	e04f      	b.n	800d0f8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2202      	movs	r2, #2
 800d05c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	68da      	ldr	r2, [r3, #12]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	f042 0201 	orr.w	r2, r2, #1
 800d06e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	4a23      	ldr	r2, [pc, #140]	; (800d104 <HAL_TIM_Base_Start_IT+0xc4>)
 800d076:	4293      	cmp	r3, r2
 800d078:	d01d      	beq.n	800d0b6 <HAL_TIM_Base_Start_IT+0x76>
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d082:	d018      	beq.n	800d0b6 <HAL_TIM_Base_Start_IT+0x76>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4a1f      	ldr	r2, [pc, #124]	; (800d108 <HAL_TIM_Base_Start_IT+0xc8>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d013      	beq.n	800d0b6 <HAL_TIM_Base_Start_IT+0x76>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	4a1e      	ldr	r2, [pc, #120]	; (800d10c <HAL_TIM_Base_Start_IT+0xcc>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d00e      	beq.n	800d0b6 <HAL_TIM_Base_Start_IT+0x76>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4a1c      	ldr	r2, [pc, #112]	; (800d110 <HAL_TIM_Base_Start_IT+0xd0>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d009      	beq.n	800d0b6 <HAL_TIM_Base_Start_IT+0x76>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a1b      	ldr	r2, [pc, #108]	; (800d114 <HAL_TIM_Base_Start_IT+0xd4>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d004      	beq.n	800d0b6 <HAL_TIM_Base_Start_IT+0x76>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a19      	ldr	r2, [pc, #100]	; (800d118 <HAL_TIM_Base_Start_IT+0xd8>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d115      	bne.n	800d0e2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	689a      	ldr	r2, [r3, #8]
 800d0bc:	4b17      	ldr	r3, [pc, #92]	; (800d11c <HAL_TIM_Base_Start_IT+0xdc>)
 800d0be:	4013      	ands	r3, r2
 800d0c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2b06      	cmp	r3, #6
 800d0c6:	d015      	beq.n	800d0f4 <HAL_TIM_Base_Start_IT+0xb4>
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d0ce:	d011      	beq.n	800d0f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	681a      	ldr	r2, [r3, #0]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f042 0201 	orr.w	r2, r2, #1
 800d0de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0e0:	e008      	b.n	800d0f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	681a      	ldr	r2, [r3, #0]
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f042 0201 	orr.w	r2, r2, #1
 800d0f0:	601a      	str	r2, [r3, #0]
 800d0f2:	e000      	b.n	800d0f6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d0f6:	2300      	movs	r3, #0
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	3714      	adds	r7, #20
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr
 800d104:	40012c00 	.word	0x40012c00
 800d108:	40000400 	.word	0x40000400
 800d10c:	40000800 	.word	0x40000800
 800d110:	40000c00 	.word	0x40000c00
 800d114:	40013400 	.word	0x40013400
 800d118:	40014000 	.word	0x40014000
 800d11c:	00010007 	.word	0x00010007

0800d120 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b082      	sub	sp, #8
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	691b      	ldr	r3, [r3, #16]
 800d12e:	f003 0302 	and.w	r3, r3, #2
 800d132:	2b02      	cmp	r3, #2
 800d134:	d122      	bne.n	800d17c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	68db      	ldr	r3, [r3, #12]
 800d13c:	f003 0302 	and.w	r3, r3, #2
 800d140:	2b02      	cmp	r3, #2
 800d142:	d11b      	bne.n	800d17c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f06f 0202 	mvn.w	r2, #2
 800d14c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	2201      	movs	r2, #1
 800d152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	699b      	ldr	r3, [r3, #24]
 800d15a:	f003 0303 	and.w	r3, r3, #3
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d003      	beq.n	800d16a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d162:	6878      	ldr	r0, [r7, #4]
 800d164:	f000 f9ce 	bl	800d504 <HAL_TIM_IC_CaptureCallback>
 800d168:	e005      	b.n	800d176 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f000 f9c0 	bl	800d4f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f000 f9d1 	bl	800d518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2200      	movs	r2, #0
 800d17a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	691b      	ldr	r3, [r3, #16]
 800d182:	f003 0304 	and.w	r3, r3, #4
 800d186:	2b04      	cmp	r3, #4
 800d188:	d122      	bne.n	800d1d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	68db      	ldr	r3, [r3, #12]
 800d190:	f003 0304 	and.w	r3, r3, #4
 800d194:	2b04      	cmp	r3, #4
 800d196:	d11b      	bne.n	800d1d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	f06f 0204 	mvn.w	r2, #4
 800d1a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2202      	movs	r2, #2
 800d1a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	699b      	ldr	r3, [r3, #24]
 800d1ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d003      	beq.n	800d1be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f000 f9a4 	bl	800d504 <HAL_TIM_IC_CaptureCallback>
 800d1bc:	e005      	b.n	800d1ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f000 f996 	bl	800d4f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 f9a7 	bl	800d518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	691b      	ldr	r3, [r3, #16]
 800d1d6:	f003 0308 	and.w	r3, r3, #8
 800d1da:	2b08      	cmp	r3, #8
 800d1dc:	d122      	bne.n	800d224 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	68db      	ldr	r3, [r3, #12]
 800d1e4:	f003 0308 	and.w	r3, r3, #8
 800d1e8:	2b08      	cmp	r3, #8
 800d1ea:	d11b      	bne.n	800d224 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	f06f 0208 	mvn.w	r2, #8
 800d1f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2204      	movs	r2, #4
 800d1fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	69db      	ldr	r3, [r3, #28]
 800d202:	f003 0303 	and.w	r3, r3, #3
 800d206:	2b00      	cmp	r3, #0
 800d208:	d003      	beq.n	800d212 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 f97a 	bl	800d504 <HAL_TIM_IC_CaptureCallback>
 800d210:	e005      	b.n	800d21e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d212:	6878      	ldr	r0, [r7, #4]
 800d214:	f000 f96c 	bl	800d4f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d218:	6878      	ldr	r0, [r7, #4]
 800d21a:	f000 f97d 	bl	800d518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	2200      	movs	r2, #0
 800d222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	691b      	ldr	r3, [r3, #16]
 800d22a:	f003 0310 	and.w	r3, r3, #16
 800d22e:	2b10      	cmp	r3, #16
 800d230:	d122      	bne.n	800d278 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	68db      	ldr	r3, [r3, #12]
 800d238:	f003 0310 	and.w	r3, r3, #16
 800d23c:	2b10      	cmp	r3, #16
 800d23e:	d11b      	bne.n	800d278 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	f06f 0210 	mvn.w	r2, #16
 800d248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2208      	movs	r2, #8
 800d24e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	69db      	ldr	r3, [r3, #28]
 800d256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d003      	beq.n	800d266 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f000 f950 	bl	800d504 <HAL_TIM_IC_CaptureCallback>
 800d264:	e005      	b.n	800d272 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f000 f942 	bl	800d4f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d26c:	6878      	ldr	r0, [r7, #4]
 800d26e:	f000 f953 	bl	800d518 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2200      	movs	r2, #0
 800d276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	691b      	ldr	r3, [r3, #16]
 800d27e:	f003 0301 	and.w	r3, r3, #1
 800d282:	2b01      	cmp	r3, #1
 800d284:	d10e      	bne.n	800d2a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	68db      	ldr	r3, [r3, #12]
 800d28c:	f003 0301 	and.w	r3, r3, #1
 800d290:	2b01      	cmp	r3, #1
 800d292:	d107      	bne.n	800d2a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f06f 0201 	mvn.w	r2, #1
 800d29c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f7f8 f85e 	bl	8005360 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	691b      	ldr	r3, [r3, #16]
 800d2aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2ae:	2b80      	cmp	r3, #128	; 0x80
 800d2b0:	d10e      	bne.n	800d2d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	68db      	ldr	r3, [r3, #12]
 800d2b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2bc:	2b80      	cmp	r3, #128	; 0x80
 800d2be:	d107      	bne.n	800d2d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d2c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f000 fafe 	bl	800d8cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	691b      	ldr	r3, [r3, #16]
 800d2d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d2de:	d10e      	bne.n	800d2fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	68db      	ldr	r3, [r3, #12]
 800d2e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2ea:	2b80      	cmp	r3, #128	; 0x80
 800d2ec:	d107      	bne.n	800d2fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d2f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f000 faf1 	bl	800d8e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	691b      	ldr	r3, [r3, #16]
 800d304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d308:	2b40      	cmp	r3, #64	; 0x40
 800d30a:	d10e      	bne.n	800d32a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	68db      	ldr	r3, [r3, #12]
 800d312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d316:	2b40      	cmp	r3, #64	; 0x40
 800d318:	d107      	bne.n	800d32a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d322:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f000 f901 	bl	800d52c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	691b      	ldr	r3, [r3, #16]
 800d330:	f003 0320 	and.w	r3, r3, #32
 800d334:	2b20      	cmp	r3, #32
 800d336:	d10e      	bne.n	800d356 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	68db      	ldr	r3, [r3, #12]
 800d33e:	f003 0320 	and.w	r3, r3, #32
 800d342:	2b20      	cmp	r3, #32
 800d344:	d107      	bne.n	800d356 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f06f 0220 	mvn.w	r2, #32
 800d34e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f000 fab1 	bl	800d8b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d356:	bf00      	nop
 800d358:	3708      	adds	r7, #8
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}

0800d35e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d35e:	b580      	push	{r7, lr}
 800d360:	b084      	sub	sp, #16
 800d362:	af00      	add	r7, sp, #0
 800d364:	6078      	str	r0, [r7, #4]
 800d366:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d368:	2300      	movs	r3, #0
 800d36a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d372:	2b01      	cmp	r3, #1
 800d374:	d101      	bne.n	800d37a <HAL_TIM_ConfigClockSource+0x1c>
 800d376:	2302      	movs	r3, #2
 800d378:	e0b6      	b.n	800d4e8 <HAL_TIM_ConfigClockSource+0x18a>
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2201      	movs	r2, #1
 800d37e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2202      	movs	r2, #2
 800d386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	689b      	ldr	r3, [r3, #8]
 800d390:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d398:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d39c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d3a4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	68ba      	ldr	r2, [r7, #8]
 800d3ac:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d3b6:	d03e      	beq.n	800d436 <HAL_TIM_ConfigClockSource+0xd8>
 800d3b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d3bc:	f200 8087 	bhi.w	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3c4:	f000 8086 	beq.w	800d4d4 <HAL_TIM_ConfigClockSource+0x176>
 800d3c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3cc:	d87f      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3ce:	2b70      	cmp	r3, #112	; 0x70
 800d3d0:	d01a      	beq.n	800d408 <HAL_TIM_ConfigClockSource+0xaa>
 800d3d2:	2b70      	cmp	r3, #112	; 0x70
 800d3d4:	d87b      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3d6:	2b60      	cmp	r3, #96	; 0x60
 800d3d8:	d050      	beq.n	800d47c <HAL_TIM_ConfigClockSource+0x11e>
 800d3da:	2b60      	cmp	r3, #96	; 0x60
 800d3dc:	d877      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3de:	2b50      	cmp	r3, #80	; 0x50
 800d3e0:	d03c      	beq.n	800d45c <HAL_TIM_ConfigClockSource+0xfe>
 800d3e2:	2b50      	cmp	r3, #80	; 0x50
 800d3e4:	d873      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3e6:	2b40      	cmp	r3, #64	; 0x40
 800d3e8:	d058      	beq.n	800d49c <HAL_TIM_ConfigClockSource+0x13e>
 800d3ea:	2b40      	cmp	r3, #64	; 0x40
 800d3ec:	d86f      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3ee:	2b30      	cmp	r3, #48	; 0x30
 800d3f0:	d064      	beq.n	800d4bc <HAL_TIM_ConfigClockSource+0x15e>
 800d3f2:	2b30      	cmp	r3, #48	; 0x30
 800d3f4:	d86b      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3f6:	2b20      	cmp	r3, #32
 800d3f8:	d060      	beq.n	800d4bc <HAL_TIM_ConfigClockSource+0x15e>
 800d3fa:	2b20      	cmp	r3, #32
 800d3fc:	d867      	bhi.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d05c      	beq.n	800d4bc <HAL_TIM_ConfigClockSource+0x15e>
 800d402:	2b10      	cmp	r3, #16
 800d404:	d05a      	beq.n	800d4bc <HAL_TIM_ConfigClockSource+0x15e>
 800d406:	e062      	b.n	800d4ce <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6818      	ldr	r0, [r3, #0]
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	6899      	ldr	r1, [r3, #8]
 800d410:	683b      	ldr	r3, [r7, #0]
 800d412:	685a      	ldr	r2, [r3, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	68db      	ldr	r3, [r3, #12]
 800d418:	f000 f9a6 	bl	800d768 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	689b      	ldr	r3, [r3, #8]
 800d422:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d42a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	68ba      	ldr	r2, [r7, #8]
 800d432:	609a      	str	r2, [r3, #8]
      break;
 800d434:	e04f      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6818      	ldr	r0, [r3, #0]
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	6899      	ldr	r1, [r3, #8]
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	685a      	ldr	r2, [r3, #4]
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	68db      	ldr	r3, [r3, #12]
 800d446:	f000 f98f 	bl	800d768 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	689a      	ldr	r2, [r3, #8]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d458:	609a      	str	r2, [r3, #8]
      break;
 800d45a:	e03c      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6818      	ldr	r0, [r3, #0]
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	6859      	ldr	r1, [r3, #4]
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	68db      	ldr	r3, [r3, #12]
 800d468:	461a      	mov	r2, r3
 800d46a:	f000 f903 	bl	800d674 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	2150      	movs	r1, #80	; 0x50
 800d474:	4618      	mov	r0, r3
 800d476:	f000 f95c 	bl	800d732 <TIM_ITRx_SetConfig>
      break;
 800d47a:	e02c      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6818      	ldr	r0, [r3, #0]
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	6859      	ldr	r1, [r3, #4]
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	68db      	ldr	r3, [r3, #12]
 800d488:	461a      	mov	r2, r3
 800d48a:	f000 f922 	bl	800d6d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	2160      	movs	r1, #96	; 0x60
 800d494:	4618      	mov	r0, r3
 800d496:	f000 f94c 	bl	800d732 <TIM_ITRx_SetConfig>
      break;
 800d49a:	e01c      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6818      	ldr	r0, [r3, #0]
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	6859      	ldr	r1, [r3, #4]
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	f000 f8e3 	bl	800d674 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	2140      	movs	r1, #64	; 0x40
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f000 f93c 	bl	800d732 <TIM_ITRx_SetConfig>
      break;
 800d4ba:	e00c      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681a      	ldr	r2, [r3, #0]
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	4610      	mov	r0, r2
 800d4c8:	f000 f933 	bl	800d732 <TIM_ITRx_SetConfig>
      break;
 800d4cc:	e003      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800d4d2:	e000      	b.n	800d4d6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d4d4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2201      	movs	r2, #1
 800d4da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d4e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3710      	adds	r7, #16
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b083      	sub	sp, #12
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d4f8:	bf00      	nop
 800d4fa:	370c      	adds	r7, #12
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d502:	4770      	bx	lr

0800d504 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d504:	b480      	push	{r7}
 800d506:	b083      	sub	sp, #12
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d50c:	bf00      	nop
 800d50e:	370c      	adds	r7, #12
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr

0800d518 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d518:	b480      	push	{r7}
 800d51a:	b083      	sub	sp, #12
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d520:	bf00      	nop
 800d522:	370c      	adds	r7, #12
 800d524:	46bd      	mov	sp, r7
 800d526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52a:	4770      	bx	lr

0800d52c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d52c:	b480      	push	{r7}
 800d52e:	b083      	sub	sp, #12
 800d530:	af00      	add	r7, sp, #0
 800d532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d534:	bf00      	nop
 800d536:	370c      	adds	r7, #12
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d540:	b480      	push	{r7}
 800d542:	b085      	sub	sp, #20
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	4a40      	ldr	r2, [pc, #256]	; (800d654 <TIM_Base_SetConfig+0x114>)
 800d554:	4293      	cmp	r3, r2
 800d556:	d013      	beq.n	800d580 <TIM_Base_SetConfig+0x40>
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d55e:	d00f      	beq.n	800d580 <TIM_Base_SetConfig+0x40>
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	4a3d      	ldr	r2, [pc, #244]	; (800d658 <TIM_Base_SetConfig+0x118>)
 800d564:	4293      	cmp	r3, r2
 800d566:	d00b      	beq.n	800d580 <TIM_Base_SetConfig+0x40>
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	4a3c      	ldr	r2, [pc, #240]	; (800d65c <TIM_Base_SetConfig+0x11c>)
 800d56c:	4293      	cmp	r3, r2
 800d56e:	d007      	beq.n	800d580 <TIM_Base_SetConfig+0x40>
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	4a3b      	ldr	r2, [pc, #236]	; (800d660 <TIM_Base_SetConfig+0x120>)
 800d574:	4293      	cmp	r3, r2
 800d576:	d003      	beq.n	800d580 <TIM_Base_SetConfig+0x40>
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	4a3a      	ldr	r2, [pc, #232]	; (800d664 <TIM_Base_SetConfig+0x124>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d108      	bne.n	800d592 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d586:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	68fa      	ldr	r2, [r7, #12]
 800d58e:	4313      	orrs	r3, r2
 800d590:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	4a2f      	ldr	r2, [pc, #188]	; (800d654 <TIM_Base_SetConfig+0x114>)
 800d596:	4293      	cmp	r3, r2
 800d598:	d01f      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d5a0:	d01b      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	4a2c      	ldr	r2, [pc, #176]	; (800d658 <TIM_Base_SetConfig+0x118>)
 800d5a6:	4293      	cmp	r3, r2
 800d5a8:	d017      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	4a2b      	ldr	r2, [pc, #172]	; (800d65c <TIM_Base_SetConfig+0x11c>)
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	d013      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	4a2a      	ldr	r2, [pc, #168]	; (800d660 <TIM_Base_SetConfig+0x120>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d00f      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	4a29      	ldr	r2, [pc, #164]	; (800d664 <TIM_Base_SetConfig+0x124>)
 800d5be:	4293      	cmp	r3, r2
 800d5c0:	d00b      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	4a28      	ldr	r2, [pc, #160]	; (800d668 <TIM_Base_SetConfig+0x128>)
 800d5c6:	4293      	cmp	r3, r2
 800d5c8:	d007      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	4a27      	ldr	r2, [pc, #156]	; (800d66c <TIM_Base_SetConfig+0x12c>)
 800d5ce:	4293      	cmp	r3, r2
 800d5d0:	d003      	beq.n	800d5da <TIM_Base_SetConfig+0x9a>
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	4a26      	ldr	r2, [pc, #152]	; (800d670 <TIM_Base_SetConfig+0x130>)
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	d108      	bne.n	800d5ec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d5e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	68db      	ldr	r3, [r3, #12]
 800d5e6:	68fa      	ldr	r2, [r7, #12]
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	695b      	ldr	r3, [r3, #20]
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	689a      	ldr	r2, [r3, #8]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	681a      	ldr	r2, [r3, #0]
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	4a10      	ldr	r2, [pc, #64]	; (800d654 <TIM_Base_SetConfig+0x114>)
 800d614:	4293      	cmp	r3, r2
 800d616:	d00f      	beq.n	800d638 <TIM_Base_SetConfig+0xf8>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	4a12      	ldr	r2, [pc, #72]	; (800d664 <TIM_Base_SetConfig+0x124>)
 800d61c:	4293      	cmp	r3, r2
 800d61e:	d00b      	beq.n	800d638 <TIM_Base_SetConfig+0xf8>
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	4a11      	ldr	r2, [pc, #68]	; (800d668 <TIM_Base_SetConfig+0x128>)
 800d624:	4293      	cmp	r3, r2
 800d626:	d007      	beq.n	800d638 <TIM_Base_SetConfig+0xf8>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	4a10      	ldr	r2, [pc, #64]	; (800d66c <TIM_Base_SetConfig+0x12c>)
 800d62c:	4293      	cmp	r3, r2
 800d62e:	d003      	beq.n	800d638 <TIM_Base_SetConfig+0xf8>
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	4a0f      	ldr	r2, [pc, #60]	; (800d670 <TIM_Base_SetConfig+0x130>)
 800d634:	4293      	cmp	r3, r2
 800d636:	d103      	bne.n	800d640 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	691a      	ldr	r2, [r3, #16]
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2201      	movs	r2, #1
 800d644:	615a      	str	r2, [r3, #20]
}
 800d646:	bf00      	nop
 800d648:	3714      	adds	r7, #20
 800d64a:	46bd      	mov	sp, r7
 800d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d650:	4770      	bx	lr
 800d652:	bf00      	nop
 800d654:	40012c00 	.word	0x40012c00
 800d658:	40000400 	.word	0x40000400
 800d65c:	40000800 	.word	0x40000800
 800d660:	40000c00 	.word	0x40000c00
 800d664:	40013400 	.word	0x40013400
 800d668:	40014000 	.word	0x40014000
 800d66c:	40014400 	.word	0x40014400
 800d670:	40014800 	.word	0x40014800

0800d674 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d674:	b480      	push	{r7}
 800d676:	b087      	sub	sp, #28
 800d678:	af00      	add	r7, sp, #0
 800d67a:	60f8      	str	r0, [r7, #12]
 800d67c:	60b9      	str	r1, [r7, #8]
 800d67e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	6a1b      	ldr	r3, [r3, #32]
 800d684:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	6a1b      	ldr	r3, [r3, #32]
 800d68a:	f023 0201 	bic.w	r2, r3, #1
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	699b      	ldr	r3, [r3, #24]
 800d696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d698:	693b      	ldr	r3, [r7, #16]
 800d69a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d69e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	011b      	lsls	r3, r3, #4
 800d6a4:	693a      	ldr	r2, [r7, #16]
 800d6a6:	4313      	orrs	r3, r2
 800d6a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	f023 030a 	bic.w	r3, r3, #10
 800d6b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d6b2:	697a      	ldr	r2, [r7, #20]
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	693a      	ldr	r2, [r7, #16]
 800d6be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	697a      	ldr	r2, [r7, #20]
 800d6c4:	621a      	str	r2, [r3, #32]
}
 800d6c6:	bf00      	nop
 800d6c8:	371c      	adds	r7, #28
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr

0800d6d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d6d2:	b480      	push	{r7}
 800d6d4:	b087      	sub	sp, #28
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	60f8      	str	r0, [r7, #12]
 800d6da:	60b9      	str	r1, [r7, #8]
 800d6dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	6a1b      	ldr	r3, [r3, #32]
 800d6e2:	f023 0210 	bic.w	r2, r3, #16
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	699b      	ldr	r3, [r3, #24]
 800d6ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	6a1b      	ldr	r3, [r3, #32]
 800d6f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d6fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	031b      	lsls	r3, r3, #12
 800d702:	697a      	ldr	r2, [r7, #20]
 800d704:	4313      	orrs	r3, r2
 800d706:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d70e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	011b      	lsls	r3, r3, #4
 800d714:	693a      	ldr	r2, [r7, #16]
 800d716:	4313      	orrs	r3, r2
 800d718:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	697a      	ldr	r2, [r7, #20]
 800d71e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	693a      	ldr	r2, [r7, #16]
 800d724:	621a      	str	r2, [r3, #32]
}
 800d726:	bf00      	nop
 800d728:	371c      	adds	r7, #28
 800d72a:	46bd      	mov	sp, r7
 800d72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d730:	4770      	bx	lr

0800d732 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d732:	b480      	push	{r7}
 800d734:	b085      	sub	sp, #20
 800d736:	af00      	add	r7, sp, #0
 800d738:	6078      	str	r0, [r7, #4]
 800d73a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	689b      	ldr	r3, [r3, #8]
 800d740:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d748:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d74a:	683a      	ldr	r2, [r7, #0]
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	4313      	orrs	r3, r2
 800d750:	f043 0307 	orr.w	r3, r3, #7
 800d754:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	68fa      	ldr	r2, [r7, #12]
 800d75a:	609a      	str	r2, [r3, #8]
}
 800d75c:	bf00      	nop
 800d75e:	3714      	adds	r7, #20
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr

0800d768 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d768:	b480      	push	{r7}
 800d76a:	b087      	sub	sp, #28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	60f8      	str	r0, [r7, #12]
 800d770:	60b9      	str	r1, [r7, #8]
 800d772:	607a      	str	r2, [r7, #4]
 800d774:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	689b      	ldr	r3, [r3, #8]
 800d77a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d77c:	697b      	ldr	r3, [r7, #20]
 800d77e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d782:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	021a      	lsls	r2, r3, #8
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	431a      	orrs	r2, r3
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	4313      	orrs	r3, r2
 800d790:	697a      	ldr	r2, [r7, #20]
 800d792:	4313      	orrs	r3, r2
 800d794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	697a      	ldr	r2, [r7, #20]
 800d79a:	609a      	str	r2, [r3, #8]
}
 800d79c:	bf00      	nop
 800d79e:	371c      	adds	r7, #28
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr

0800d7a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b085      	sub	sp, #20
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7b8:	2b01      	cmp	r3, #1
 800d7ba:	d101      	bne.n	800d7c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7bc:	2302      	movs	r3, #2
 800d7be:	e068      	b.n	800d892 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2201      	movs	r2, #1
 800d7c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	2202      	movs	r2, #2
 800d7cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	689b      	ldr	r3, [r3, #8]
 800d7de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	4a2e      	ldr	r2, [pc, #184]	; (800d8a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d004      	beq.n	800d7f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	4a2d      	ldr	r2, [pc, #180]	; (800d8a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800d7f0:	4293      	cmp	r3, r2
 800d7f2:	d108      	bne.n	800d806 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d7fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	685b      	ldr	r3, [r3, #4]
 800d800:	68fa      	ldr	r2, [r7, #12]
 800d802:	4313      	orrs	r3, r2
 800d804:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d80c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	68fa      	ldr	r2, [r7, #12]
 800d814:	4313      	orrs	r3, r2
 800d816:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	68fa      	ldr	r2, [r7, #12]
 800d81e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4a1e      	ldr	r2, [pc, #120]	; (800d8a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d01d      	beq.n	800d866 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d832:	d018      	beq.n	800d866 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	4a1b      	ldr	r2, [pc, #108]	; (800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d013      	beq.n	800d866 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4a1a      	ldr	r2, [pc, #104]	; (800d8ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d00e      	beq.n	800d866 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a18      	ldr	r2, [pc, #96]	; (800d8b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d009      	beq.n	800d866 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a13      	ldr	r2, [pc, #76]	; (800d8a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800d858:	4293      	cmp	r3, r2
 800d85a:	d004      	beq.n	800d866 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4a14      	ldr	r2, [pc, #80]	; (800d8b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d10c      	bne.n	800d880 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d866:	68bb      	ldr	r3, [r7, #8]
 800d868:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d86c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	689b      	ldr	r3, [r3, #8]
 800d872:	68ba      	ldr	r2, [r7, #8]
 800d874:	4313      	orrs	r3, r2
 800d876:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	68ba      	ldr	r2, [r7, #8]
 800d87e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d890:	2300      	movs	r3, #0
}
 800d892:	4618      	mov	r0, r3
 800d894:	3714      	adds	r7, #20
 800d896:	46bd      	mov	sp, r7
 800d898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89c:	4770      	bx	lr
 800d89e:	bf00      	nop
 800d8a0:	40012c00 	.word	0x40012c00
 800d8a4:	40013400 	.word	0x40013400
 800d8a8:	40000400 	.word	0x40000400
 800d8ac:	40000800 	.word	0x40000800
 800d8b0:	40000c00 	.word	0x40000c00
 800d8b4:	40014000 	.word	0x40014000

0800d8b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b083      	sub	sp, #12
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d8c0:	bf00      	nop
 800d8c2:	370c      	adds	r7, #12
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ca:	4770      	bx	lr

0800d8cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d8cc:	b480      	push	{r7}
 800d8ce:	b083      	sub	sp, #12
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d8d4:	bf00      	nop
 800d8d6:	370c      	adds	r7, #12
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr

0800d8e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	b083      	sub	sp, #12
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d8e8:	bf00      	nop
 800d8ea:	370c      	adds	r7, #12
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f2:	4770      	bx	lr

0800d8f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b082      	sub	sp, #8
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d101      	bne.n	800d906 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d902:	2301      	movs	r3, #1
 800d904:	e040      	b.n	800d988 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d106      	bne.n	800d91c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2200      	movs	r2, #0
 800d912:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d916:	6878      	ldr	r0, [r7, #4]
 800d918:	f7f8 fd20 	bl	800635c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2224      	movs	r2, #36	; 0x24
 800d920:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	681a      	ldr	r2, [r3, #0]
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f022 0201 	bic.w	r2, r2, #1
 800d930:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 fc0a 	bl	800e14c <UART_SetConfig>
 800d938:	4603      	mov	r3, r0
 800d93a:	2b01      	cmp	r3, #1
 800d93c:	d101      	bne.n	800d942 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d93e:	2301      	movs	r3, #1
 800d940:	e022      	b.n	800d988 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d946:	2b00      	cmp	r3, #0
 800d948:	d002      	beq.n	800d950 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	f000 feb6 	bl	800e6bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	685a      	ldr	r2, [r3, #4]
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d95e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	689a      	ldr	r2, [r3, #8]
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d96e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	681a      	ldr	r2, [r3, #0]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	f042 0201 	orr.w	r2, r2, #1
 800d97e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d980:	6878      	ldr	r0, [r7, #4]
 800d982:	f000 ff3d 	bl	800e800 <UART_CheckIdleState>
 800d986:	4603      	mov	r3, r0
}
 800d988:	4618      	mov	r0, r3
 800d98a:	3708      	adds	r7, #8
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b08a      	sub	sp, #40	; 0x28
 800d994:	af00      	add	r7, sp, #0
 800d996:	60f8      	str	r0, [r7, #12]
 800d998:	60b9      	str	r1, [r7, #8]
 800d99a:	4613      	mov	r3, r2
 800d99c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d9a2:	2b20      	cmp	r3, #32
 800d9a4:	d142      	bne.n	800da2c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d9a6:	68bb      	ldr	r3, [r7, #8]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d002      	beq.n	800d9b2 <HAL_UART_Receive_IT+0x22>
 800d9ac:	88fb      	ldrh	r3, [r7, #6]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d101      	bne.n	800d9b6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e03b      	b.n	800da2e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d9bc:	2b01      	cmp	r3, #1
 800d9be:	d101      	bne.n	800d9c4 <HAL_UART_Receive_IT+0x34>
 800d9c0:	2302      	movs	r3, #2
 800d9c2:	e034      	b.n	800da2e <HAL_UART_Receive_IT+0x9e>
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	4a18      	ldr	r2, [pc, #96]	; (800da38 <HAL_UART_Receive_IT+0xa8>)
 800d9d8:	4293      	cmp	r3, r2
 800d9da:	d01f      	beq.n	800da1c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	685b      	ldr	r3, [r3, #4]
 800d9e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d018      	beq.n	800da1c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	e853 3f00 	ldrex	r3, [r3]
 800d9f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d9f8:	693b      	ldr	r3, [r7, #16]
 800d9fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d9fe:	627b      	str	r3, [r7, #36]	; 0x24
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	461a      	mov	r2, r3
 800da06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da08:	623b      	str	r3, [r7, #32]
 800da0a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da0c:	69f9      	ldr	r1, [r7, #28]
 800da0e:	6a3a      	ldr	r2, [r7, #32]
 800da10:	e841 2300 	strex	r3, r2, [r1]
 800da14:	61bb      	str	r3, [r7, #24]
   return(result);
 800da16:	69bb      	ldr	r3, [r7, #24]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d1e6      	bne.n	800d9ea <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800da1c:	88fb      	ldrh	r3, [r7, #6]
 800da1e:	461a      	mov	r2, r3
 800da20:	68b9      	ldr	r1, [r7, #8]
 800da22:	68f8      	ldr	r0, [r7, #12]
 800da24:	f000 fffa 	bl	800ea1c <UART_Start_Receive_IT>
 800da28:	4603      	mov	r3, r0
 800da2a:	e000      	b.n	800da2e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800da2c:	2302      	movs	r3, #2
  }
}
 800da2e:	4618      	mov	r0, r3
 800da30:	3728      	adds	r7, #40	; 0x28
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}
 800da36:	bf00      	nop
 800da38:	40008000 	.word	0x40008000

0800da3c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b08a      	sub	sp, #40	; 0x28
 800da40:	af00      	add	r7, sp, #0
 800da42:	60f8      	str	r0, [r7, #12]
 800da44:	60b9      	str	r1, [r7, #8]
 800da46:	4613      	mov	r3, r2
 800da48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800da4e:	2b20      	cmp	r3, #32
 800da50:	d178      	bne.n	800db44 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d002      	beq.n	800da5e <HAL_UART_Transmit_DMA+0x22>
 800da58:	88fb      	ldrh	r3, [r7, #6]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d101      	bne.n	800da62 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800da5e:	2301      	movs	r3, #1
 800da60:	e071      	b.n	800db46 <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800da68:	2b01      	cmp	r3, #1
 800da6a:	d101      	bne.n	800da70 <HAL_UART_Transmit_DMA+0x34>
 800da6c:	2302      	movs	r3, #2
 800da6e:	e06a      	b.n	800db46 <HAL_UART_Transmit_DMA+0x10a>
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	2201      	movs	r2, #1
 800da74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	68ba      	ldr	r2, [r7, #8]
 800da7c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	88fa      	ldrh	r2, [r7, #6]
 800da82:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	88fa      	ldrh	r2, [r7, #6]
 800da8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2200      	movs	r2, #0
 800da92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	2221      	movs	r2, #33	; 0x21
 800da9a:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d02b      	beq.n	800dafc <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800daa8:	4a29      	ldr	r2, [pc, #164]	; (800db50 <HAL_UART_Transmit_DMA+0x114>)
 800daaa:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dab0:	4a28      	ldr	r2, [pc, #160]	; (800db54 <HAL_UART_Transmit_DMA+0x118>)
 800dab2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dab8:	4a27      	ldr	r2, [pc, #156]	; (800db58 <HAL_UART_Transmit_DMA+0x11c>)
 800daba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dac0:	2200      	movs	r2, #0
 800dac2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dacc:	4619      	mov	r1, r3
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	3328      	adds	r3, #40	; 0x28
 800dad4:	461a      	mov	r2, r3
 800dad6:	88fb      	ldrh	r3, [r7, #6]
 800dad8:	f7f9 fef6 	bl	80078c8 <HAL_DMA_Start_IT>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d00c      	beq.n	800dafc <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	2210      	movs	r2, #16
 800dae6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	2200      	movs	r2, #0
 800daee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2220      	movs	r2, #32
 800daf6:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800daf8:	2301      	movs	r3, #1
 800dafa:	e024      	b.n	800db46 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2240      	movs	r2, #64	; 0x40
 800db02:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	2200      	movs	r2, #0
 800db08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	3308      	adds	r3, #8
 800db12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db14:	697b      	ldr	r3, [r7, #20]
 800db16:	e853 3f00 	ldrex	r3, [r3]
 800db1a:	613b      	str	r3, [r7, #16]
   return(result);
 800db1c:	693b      	ldr	r3, [r7, #16]
 800db1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db22:	627b      	str	r3, [r7, #36]	; 0x24
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	3308      	adds	r3, #8
 800db2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db2c:	623a      	str	r2, [r7, #32]
 800db2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db30:	69f9      	ldr	r1, [r7, #28]
 800db32:	6a3a      	ldr	r2, [r7, #32]
 800db34:	e841 2300 	strex	r3, r2, [r1]
 800db38:	61bb      	str	r3, [r7, #24]
   return(result);
 800db3a:	69bb      	ldr	r3, [r7, #24]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d1e5      	bne.n	800db0c <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 800db40:	2300      	movs	r3, #0
 800db42:	e000      	b.n	800db46 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800db44:	2302      	movs	r3, #2
  }
}
 800db46:	4618      	mov	r0, r3
 800db48:	3728      	adds	r7, #40	; 0x28
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	0800ecc3 	.word	0x0800ecc3
 800db54:	0800ed5d 	.word	0x0800ed5d
 800db58:	0800ed79 	.word	0x0800ed79

0800db5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b0ba      	sub	sp, #232	; 0xe8
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	69db      	ldr	r3, [r3, #28]
 800db6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800db82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800db86:	f640 030f 	movw	r3, #2063	; 0x80f
 800db8a:	4013      	ands	r3, r2
 800db8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800db90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800db94:	2b00      	cmp	r3, #0
 800db96:	d115      	bne.n	800dbc4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800db98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db9c:	f003 0320 	and.w	r3, r3, #32
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d00f      	beq.n	800dbc4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800dba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dba8:	f003 0320 	and.w	r3, r3, #32
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d009      	beq.n	800dbc4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	f000 82a6 	beq.w	800e106 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dbbe:	6878      	ldr	r0, [r7, #4]
 800dbc0:	4798      	blx	r3
      }
      return;
 800dbc2:	e2a0      	b.n	800e106 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800dbc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	f000 8117 	beq.w	800ddfc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800dbce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dbd2:	f003 0301 	and.w	r3, r3, #1
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d106      	bne.n	800dbe8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800dbda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800dbde:	4b85      	ldr	r3, [pc, #532]	; (800ddf4 <HAL_UART_IRQHandler+0x298>)
 800dbe0:	4013      	ands	r3, r2
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	f000 810a 	beq.w	800ddfc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dbe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dbec:	f003 0301 	and.w	r3, r3, #1
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d011      	beq.n	800dc18 <HAL_UART_IRQHandler+0xbc>
 800dbf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dbf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d00b      	beq.n	800dc18 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	2201      	movs	r2, #1
 800dc06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc0e:	f043 0201 	orr.w	r2, r3, #1
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc1c:	f003 0302 	and.w	r3, r3, #2
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d011      	beq.n	800dc48 <HAL_UART_IRQHandler+0xec>
 800dc24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc28:	f003 0301 	and.w	r3, r3, #1
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d00b      	beq.n	800dc48 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	2202      	movs	r2, #2
 800dc36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc3e:	f043 0204 	orr.w	r2, r3, #4
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc4c:	f003 0304 	and.w	r3, r3, #4
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d011      	beq.n	800dc78 <HAL_UART_IRQHandler+0x11c>
 800dc54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc58:	f003 0301 	and.w	r3, r3, #1
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d00b      	beq.n	800dc78 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	2204      	movs	r2, #4
 800dc66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc6e:	f043 0202 	orr.w	r2, r3, #2
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dc78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc7c:	f003 0308 	and.w	r3, r3, #8
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d017      	beq.n	800dcb4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dc84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dc88:	f003 0320 	and.w	r3, r3, #32
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d105      	bne.n	800dc9c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800dc90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc94:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d00b      	beq.n	800dcb4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	2208      	movs	r2, #8
 800dca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcaa:	f043 0208 	orr.w	r2, r3, #8
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dcb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d012      	beq.n	800dce6 <HAL_UART_IRQHandler+0x18a>
 800dcc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dcc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d00c      	beq.n	800dce6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dcd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcdc:	f043 0220 	orr.w	r2, r3, #32
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f000 820c 	beq.w	800e10a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800dcf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcf6:	f003 0320 	and.w	r3, r3, #32
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00d      	beq.n	800dd1a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800dcfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dd02:	f003 0320 	and.w	r3, r3, #32
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d007      	beq.n	800dd1a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d003      	beq.n	800dd1a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd20:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	689b      	ldr	r3, [r3, #8]
 800dd2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd2e:	2b40      	cmp	r3, #64	; 0x40
 800dd30:	d005      	beq.n	800dd3e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dd32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dd36:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d04f      	beq.n	800ddde <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 ff5c 	bl	800ebfc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	689b      	ldr	r3, [r3, #8]
 800dd4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd4e:	2b40      	cmp	r3, #64	; 0x40
 800dd50:	d141      	bne.n	800ddd6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	3308      	adds	r3, #8
 800dd58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dd60:	e853 3f00 	ldrex	r3, [r3]
 800dd64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800dd68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dd6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dd70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	3308      	adds	r3, #8
 800dd7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800dd7e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800dd82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800dd8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800dd8e:	e841 2300 	strex	r3, r2, [r1]
 800dd92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800dd96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d1d9      	bne.n	800dd52 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d013      	beq.n	800ddce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ddaa:	4a13      	ldr	r2, [pc, #76]	; (800ddf8 <HAL_UART_IRQHandler+0x29c>)
 800ddac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7f9 fe26 	bl	8007a04 <HAL_DMA_Abort_IT>
 800ddb8:	4603      	mov	r3, r0
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d017      	beq.n	800ddee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ddc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddc4:	687a      	ldr	r2, [r7, #4]
 800ddc6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800ddc8:	4610      	mov	r0, r2
 800ddca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddcc:	e00f      	b.n	800ddee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ddce:	6878      	ldr	r0, [r7, #4]
 800ddd0:	f7f5 f9e2 	bl	8003198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddd4:	e00b      	b.n	800ddee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f7f5 f9de 	bl	8003198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dddc:	e007      	b.n	800ddee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f7f5 f9da 	bl	8003198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2200      	movs	r2, #0
 800dde8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800ddec:	e18d      	b.n	800e10a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddee:	bf00      	nop
    return;
 800ddf0:	e18b      	b.n	800e10a <HAL_UART_IRQHandler+0x5ae>
 800ddf2:	bf00      	nop
 800ddf4:	04000120 	.word	0x04000120
 800ddf8:	0800edf5 	.word	0x0800edf5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800de00:	2b01      	cmp	r3, #1
 800de02:	f040 8146 	bne.w	800e092 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800de06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de0a:	f003 0310 	and.w	r3, r3, #16
 800de0e:	2b00      	cmp	r3, #0
 800de10:	f000 813f 	beq.w	800e092 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800de14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de18:	f003 0310 	and.w	r3, r3, #16
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	f000 8138 	beq.w	800e092 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	2210      	movs	r2, #16
 800de28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	689b      	ldr	r3, [r3, #8]
 800de30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de34:	2b40      	cmp	r3, #64	; 0x40
 800de36:	f040 80b4 	bne.w	800dfa2 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	685b      	ldr	r3, [r3, #4]
 800de42:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800de46:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	f000 815f 	beq.w	800e10e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800de56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800de5a:	429a      	cmp	r2, r3
 800de5c:	f080 8157 	bcs.w	800e10e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800de66:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f003 0320 	and.w	r3, r3, #32
 800de76:	2b00      	cmp	r3, #0
 800de78:	f040 8085 	bne.w	800df86 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800de88:	e853 3f00 	ldrex	r3, [r3]
 800de8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800de90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800de94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800de98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	461a      	mov	r2, r3
 800dea2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dea6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800deaa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800deb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800deb6:	e841 2300 	strex	r3, r2, [r1]
 800deba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800debe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d1da      	bne.n	800de7c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	3308      	adds	r3, #8
 800decc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dece:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ded0:	e853 3f00 	ldrex	r3, [r3]
 800ded4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ded6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ded8:	f023 0301 	bic.w	r3, r3, #1
 800dedc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	3308      	adds	r3, #8
 800dee6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800deea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800deee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800def0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800def2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800def6:	e841 2300 	strex	r3, r2, [r1]
 800defa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800defc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800defe:	2b00      	cmp	r3, #0
 800df00:	d1e1      	bne.n	800dec6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	3308      	adds	r3, #8
 800df08:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800df0c:	e853 3f00 	ldrex	r3, [r3]
 800df10:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800df12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800df18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	3308      	adds	r3, #8
 800df22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800df26:	66fa      	str	r2, [r7, #108]	; 0x6c
 800df28:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df2a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800df2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800df2e:	e841 2300 	strex	r3, r2, [r1]
 800df32:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800df34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800df36:	2b00      	cmp	r3, #0
 800df38:	d1e3      	bne.n	800df02 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	2220      	movs	r2, #32
 800df3e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2200      	movs	r2, #0
 800df44:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df4e:	e853 3f00 	ldrex	r3, [r3]
 800df52:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800df54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800df56:	f023 0310 	bic.w	r3, r3, #16
 800df5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	461a      	mov	r2, r3
 800df64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800df68:	65bb      	str	r3, [r7, #88]	; 0x58
 800df6a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800df6e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800df70:	e841 2300 	strex	r3, r2, [r1]
 800df74:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800df76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d1e4      	bne.n	800df46 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df80:	4618      	mov	r0, r3
 800df82:	f7f9 fd01 	bl	8007988 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800df92:	b29b      	uxth	r3, r3
 800df94:	1ad3      	subs	r3, r2, r3
 800df96:	b29b      	uxth	r3, r3
 800df98:	4619      	mov	r1, r3
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f000 f8ca 	bl	800e134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dfa0:	e0b5      	b.n	800e10e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dfae:	b29b      	uxth	r3, r3
 800dfb0:	1ad3      	subs	r3, r2, r3
 800dfb2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	f000 80a7 	beq.w	800e112 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800dfc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	f000 80a2 	beq.w	800e112 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd6:	e853 3f00 	ldrex	r3, [r3]
 800dfda:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dfdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dfde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dfe2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	461a      	mov	r2, r3
 800dfec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dff0:	647b      	str	r3, [r7, #68]	; 0x44
 800dff2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dff4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dff6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dff8:	e841 2300 	strex	r3, r2, [r1]
 800dffc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e000:	2b00      	cmp	r3, #0
 800e002:	d1e4      	bne.n	800dfce <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	3308      	adds	r3, #8
 800e00a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e00e:	e853 3f00 	ldrex	r3, [r3]
 800e012:	623b      	str	r3, [r7, #32]
   return(result);
 800e014:	6a3b      	ldr	r3, [r7, #32]
 800e016:	f023 0301 	bic.w	r3, r3, #1
 800e01a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	3308      	adds	r3, #8
 800e024:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e028:	633a      	str	r2, [r7, #48]	; 0x30
 800e02a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e02c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e02e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e030:	e841 2300 	strex	r3, r2, [r1]
 800e034:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d1e3      	bne.n	800e004 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2220      	movs	r2, #32
 800e040:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	2200      	movs	r2, #0
 800e046:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2200      	movs	r2, #0
 800e04c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e054:	693b      	ldr	r3, [r7, #16]
 800e056:	e853 3f00 	ldrex	r3, [r3]
 800e05a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f023 0310 	bic.w	r3, r3, #16
 800e062:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	461a      	mov	r2, r3
 800e06c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e070:	61fb      	str	r3, [r7, #28]
 800e072:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e074:	69b9      	ldr	r1, [r7, #24]
 800e076:	69fa      	ldr	r2, [r7, #28]
 800e078:	e841 2300 	strex	r3, r2, [r1]
 800e07c:	617b      	str	r3, [r7, #20]
   return(result);
 800e07e:	697b      	ldr	r3, [r7, #20]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d1e4      	bne.n	800e04e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e084:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e088:	4619      	mov	r1, r3
 800e08a:	6878      	ldr	r0, [r7, #4]
 800e08c:	f000 f852 	bl	800e134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e090:	e03f      	b.n	800e112 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d00e      	beq.n	800e0bc <HAL_UART_IRQHandler+0x560>
 800e09e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e0a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d008      	beq.n	800e0bc <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e0b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e0b4:	6878      	ldr	r0, [r7, #4]
 800e0b6:	f001 f83d 	bl	800f134 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e0ba:	e02d      	b.n	800e118 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e0bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d00e      	beq.n	800e0e6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e0c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e0cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d008      	beq.n	800e0e6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d01c      	beq.n	800e116 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	4798      	blx	r3
    }
    return;
 800e0e4:	e017      	b.n	800e116 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e0e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d012      	beq.n	800e118 <HAL_UART_IRQHandler+0x5bc>
 800e0f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e0f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d00c      	beq.n	800e118 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800e0fe:	6878      	ldr	r0, [r7, #4]
 800e100:	f000 fe8e 	bl	800ee20 <UART_EndTransmit_IT>
    return;
 800e104:	e008      	b.n	800e118 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e106:	bf00      	nop
 800e108:	e006      	b.n	800e118 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e10a:	bf00      	nop
 800e10c:	e004      	b.n	800e118 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e10e:	bf00      	nop
 800e110:	e002      	b.n	800e118 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e112:	bf00      	nop
 800e114:	e000      	b.n	800e118 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e116:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800e118:	37e8      	adds	r7, #232	; 0xe8
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}
 800e11e:	bf00      	nop

0800e120 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e120:	b480      	push	{r7}
 800e122:	b083      	sub	sp, #12
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e128:	bf00      	nop
 800e12a:	370c      	adds	r7, #12
 800e12c:	46bd      	mov	sp, r7
 800e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e132:	4770      	bx	lr

0800e134 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e134:	b480      	push	{r7}
 800e136:	b083      	sub	sp, #12
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	460b      	mov	r3, r1
 800e13e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e140:	bf00      	nop
 800e142:	370c      	adds	r7, #12
 800e144:	46bd      	mov	sp, r7
 800e146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14a:	4770      	bx	lr

0800e14c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e14c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e150:	b08a      	sub	sp, #40	; 0x28
 800e152:	af00      	add	r7, sp, #0
 800e154:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e156:	2300      	movs	r3, #0
 800e158:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	689a      	ldr	r2, [r3, #8]
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	691b      	ldr	r3, [r3, #16]
 800e164:	431a      	orrs	r2, r3
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	695b      	ldr	r3, [r3, #20]
 800e16a:	431a      	orrs	r2, r3
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	69db      	ldr	r3, [r3, #28]
 800e170:	4313      	orrs	r3, r2
 800e172:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	681a      	ldr	r2, [r3, #0]
 800e17a:	4ba4      	ldr	r3, [pc, #656]	; (800e40c <UART_SetConfig+0x2c0>)
 800e17c:	4013      	ands	r3, r2
 800e17e:	68fa      	ldr	r2, [r7, #12]
 800e180:	6812      	ldr	r2, [r2, #0]
 800e182:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e184:	430b      	orrs	r3, r1
 800e186:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	68da      	ldr	r2, [r3, #12]
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	430a      	orrs	r2, r1
 800e19c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	699b      	ldr	r3, [r3, #24]
 800e1a2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	4a99      	ldr	r2, [pc, #612]	; (800e410 <UART_SetConfig+0x2c4>)
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	d004      	beq.n	800e1b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	6a1b      	ldr	r3, [r3, #32]
 800e1b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1b4:	4313      	orrs	r3, r2
 800e1b6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	689b      	ldr	r3, [r3, #8]
 800e1be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1c8:	430a      	orrs	r2, r1
 800e1ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	4a90      	ldr	r2, [pc, #576]	; (800e414 <UART_SetConfig+0x2c8>)
 800e1d2:	4293      	cmp	r3, r2
 800e1d4:	d126      	bne.n	800e224 <UART_SetConfig+0xd8>
 800e1d6:	4b90      	ldr	r3, [pc, #576]	; (800e418 <UART_SetConfig+0x2cc>)
 800e1d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e1dc:	f003 0303 	and.w	r3, r3, #3
 800e1e0:	2b03      	cmp	r3, #3
 800e1e2:	d81b      	bhi.n	800e21c <UART_SetConfig+0xd0>
 800e1e4:	a201      	add	r2, pc, #4	; (adr r2, 800e1ec <UART_SetConfig+0xa0>)
 800e1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ea:	bf00      	nop
 800e1ec:	0800e1fd 	.word	0x0800e1fd
 800e1f0:	0800e20d 	.word	0x0800e20d
 800e1f4:	0800e205 	.word	0x0800e205
 800e1f8:	0800e215 	.word	0x0800e215
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e202:	e116      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e204:	2302      	movs	r3, #2
 800e206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e20a:	e112      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e20c:	2304      	movs	r3, #4
 800e20e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e212:	e10e      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e214:	2308      	movs	r3, #8
 800e216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e21a:	e10a      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e21c:	2310      	movs	r3, #16
 800e21e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e222:	e106      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	4a7c      	ldr	r2, [pc, #496]	; (800e41c <UART_SetConfig+0x2d0>)
 800e22a:	4293      	cmp	r3, r2
 800e22c:	d138      	bne.n	800e2a0 <UART_SetConfig+0x154>
 800e22e:	4b7a      	ldr	r3, [pc, #488]	; (800e418 <UART_SetConfig+0x2cc>)
 800e230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e234:	f003 030c 	and.w	r3, r3, #12
 800e238:	2b0c      	cmp	r3, #12
 800e23a:	d82d      	bhi.n	800e298 <UART_SetConfig+0x14c>
 800e23c:	a201      	add	r2, pc, #4	; (adr r2, 800e244 <UART_SetConfig+0xf8>)
 800e23e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e242:	bf00      	nop
 800e244:	0800e279 	.word	0x0800e279
 800e248:	0800e299 	.word	0x0800e299
 800e24c:	0800e299 	.word	0x0800e299
 800e250:	0800e299 	.word	0x0800e299
 800e254:	0800e289 	.word	0x0800e289
 800e258:	0800e299 	.word	0x0800e299
 800e25c:	0800e299 	.word	0x0800e299
 800e260:	0800e299 	.word	0x0800e299
 800e264:	0800e281 	.word	0x0800e281
 800e268:	0800e299 	.word	0x0800e299
 800e26c:	0800e299 	.word	0x0800e299
 800e270:	0800e299 	.word	0x0800e299
 800e274:	0800e291 	.word	0x0800e291
 800e278:	2300      	movs	r3, #0
 800e27a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e27e:	e0d8      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e280:	2302      	movs	r3, #2
 800e282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e286:	e0d4      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e288:	2304      	movs	r3, #4
 800e28a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e28e:	e0d0      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e290:	2308      	movs	r3, #8
 800e292:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e296:	e0cc      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e298:	2310      	movs	r3, #16
 800e29a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e29e:	e0c8      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	4a5e      	ldr	r2, [pc, #376]	; (800e420 <UART_SetConfig+0x2d4>)
 800e2a6:	4293      	cmp	r3, r2
 800e2a8:	d125      	bne.n	800e2f6 <UART_SetConfig+0x1aa>
 800e2aa:	4b5b      	ldr	r3, [pc, #364]	; (800e418 <UART_SetConfig+0x2cc>)
 800e2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e2b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e2b4:	2b30      	cmp	r3, #48	; 0x30
 800e2b6:	d016      	beq.n	800e2e6 <UART_SetConfig+0x19a>
 800e2b8:	2b30      	cmp	r3, #48	; 0x30
 800e2ba:	d818      	bhi.n	800e2ee <UART_SetConfig+0x1a2>
 800e2bc:	2b20      	cmp	r3, #32
 800e2be:	d00a      	beq.n	800e2d6 <UART_SetConfig+0x18a>
 800e2c0:	2b20      	cmp	r3, #32
 800e2c2:	d814      	bhi.n	800e2ee <UART_SetConfig+0x1a2>
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d002      	beq.n	800e2ce <UART_SetConfig+0x182>
 800e2c8:	2b10      	cmp	r3, #16
 800e2ca:	d008      	beq.n	800e2de <UART_SetConfig+0x192>
 800e2cc:	e00f      	b.n	800e2ee <UART_SetConfig+0x1a2>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e2d4:	e0ad      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e2d6:	2302      	movs	r3, #2
 800e2d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e2dc:	e0a9      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e2de:	2304      	movs	r3, #4
 800e2e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e2e4:	e0a5      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e2e6:	2308      	movs	r3, #8
 800e2e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e2ec:	e0a1      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e2ee:	2310      	movs	r3, #16
 800e2f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e2f4:	e09d      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	4a4a      	ldr	r2, [pc, #296]	; (800e424 <UART_SetConfig+0x2d8>)
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	d125      	bne.n	800e34c <UART_SetConfig+0x200>
 800e300:	4b45      	ldr	r3, [pc, #276]	; (800e418 <UART_SetConfig+0x2cc>)
 800e302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e306:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e30a:	2bc0      	cmp	r3, #192	; 0xc0
 800e30c:	d016      	beq.n	800e33c <UART_SetConfig+0x1f0>
 800e30e:	2bc0      	cmp	r3, #192	; 0xc0
 800e310:	d818      	bhi.n	800e344 <UART_SetConfig+0x1f8>
 800e312:	2b80      	cmp	r3, #128	; 0x80
 800e314:	d00a      	beq.n	800e32c <UART_SetConfig+0x1e0>
 800e316:	2b80      	cmp	r3, #128	; 0x80
 800e318:	d814      	bhi.n	800e344 <UART_SetConfig+0x1f8>
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d002      	beq.n	800e324 <UART_SetConfig+0x1d8>
 800e31e:	2b40      	cmp	r3, #64	; 0x40
 800e320:	d008      	beq.n	800e334 <UART_SetConfig+0x1e8>
 800e322:	e00f      	b.n	800e344 <UART_SetConfig+0x1f8>
 800e324:	2300      	movs	r3, #0
 800e326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e32a:	e082      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e32c:	2302      	movs	r3, #2
 800e32e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e332:	e07e      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e334:	2304      	movs	r3, #4
 800e336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e33a:	e07a      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e33c:	2308      	movs	r3, #8
 800e33e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e342:	e076      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e344:	2310      	movs	r3, #16
 800e346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e34a:	e072      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	4a35      	ldr	r2, [pc, #212]	; (800e428 <UART_SetConfig+0x2dc>)
 800e352:	4293      	cmp	r3, r2
 800e354:	d12a      	bne.n	800e3ac <UART_SetConfig+0x260>
 800e356:	4b30      	ldr	r3, [pc, #192]	; (800e418 <UART_SetConfig+0x2cc>)
 800e358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e35c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e364:	d01a      	beq.n	800e39c <UART_SetConfig+0x250>
 800e366:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e36a:	d81b      	bhi.n	800e3a4 <UART_SetConfig+0x258>
 800e36c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e370:	d00c      	beq.n	800e38c <UART_SetConfig+0x240>
 800e372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e376:	d815      	bhi.n	800e3a4 <UART_SetConfig+0x258>
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d003      	beq.n	800e384 <UART_SetConfig+0x238>
 800e37c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e380:	d008      	beq.n	800e394 <UART_SetConfig+0x248>
 800e382:	e00f      	b.n	800e3a4 <UART_SetConfig+0x258>
 800e384:	2300      	movs	r3, #0
 800e386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e38a:	e052      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e38c:	2302      	movs	r3, #2
 800e38e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e392:	e04e      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e394:	2304      	movs	r3, #4
 800e396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e39a:	e04a      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e39c:	2308      	movs	r3, #8
 800e39e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e3a2:	e046      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e3a4:	2310      	movs	r3, #16
 800e3a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e3aa:	e042      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	4a17      	ldr	r2, [pc, #92]	; (800e410 <UART_SetConfig+0x2c4>)
 800e3b2:	4293      	cmp	r3, r2
 800e3b4:	d13a      	bne.n	800e42c <UART_SetConfig+0x2e0>
 800e3b6:	4b18      	ldr	r3, [pc, #96]	; (800e418 <UART_SetConfig+0x2cc>)
 800e3b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e3bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e3c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e3c4:	d01a      	beq.n	800e3fc <UART_SetConfig+0x2b0>
 800e3c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e3ca:	d81b      	bhi.n	800e404 <UART_SetConfig+0x2b8>
 800e3cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e3d0:	d00c      	beq.n	800e3ec <UART_SetConfig+0x2a0>
 800e3d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e3d6:	d815      	bhi.n	800e404 <UART_SetConfig+0x2b8>
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d003      	beq.n	800e3e4 <UART_SetConfig+0x298>
 800e3dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e3e0:	d008      	beq.n	800e3f4 <UART_SetConfig+0x2a8>
 800e3e2:	e00f      	b.n	800e404 <UART_SetConfig+0x2b8>
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e3ea:	e022      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e3ec:	2302      	movs	r3, #2
 800e3ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e3f2:	e01e      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e3f4:	2304      	movs	r3, #4
 800e3f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e3fa:	e01a      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e3fc:	2308      	movs	r3, #8
 800e3fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e402:	e016      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e404:	2310      	movs	r3, #16
 800e406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e40a:	e012      	b.n	800e432 <UART_SetConfig+0x2e6>
 800e40c:	efff69f3 	.word	0xefff69f3
 800e410:	40008000 	.word	0x40008000
 800e414:	40013800 	.word	0x40013800
 800e418:	40021000 	.word	0x40021000
 800e41c:	40004400 	.word	0x40004400
 800e420:	40004800 	.word	0x40004800
 800e424:	40004c00 	.word	0x40004c00
 800e428:	40005000 	.word	0x40005000
 800e42c:	2310      	movs	r3, #16
 800e42e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	4a9f      	ldr	r2, [pc, #636]	; (800e6b4 <UART_SetConfig+0x568>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d17a      	bne.n	800e532 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e43c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e440:	2b08      	cmp	r3, #8
 800e442:	d824      	bhi.n	800e48e <UART_SetConfig+0x342>
 800e444:	a201      	add	r2, pc, #4	; (adr r2, 800e44c <UART_SetConfig+0x300>)
 800e446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e44a:	bf00      	nop
 800e44c:	0800e471 	.word	0x0800e471
 800e450:	0800e48f 	.word	0x0800e48f
 800e454:	0800e479 	.word	0x0800e479
 800e458:	0800e48f 	.word	0x0800e48f
 800e45c:	0800e47f 	.word	0x0800e47f
 800e460:	0800e48f 	.word	0x0800e48f
 800e464:	0800e48f 	.word	0x0800e48f
 800e468:	0800e48f 	.word	0x0800e48f
 800e46c:	0800e487 	.word	0x0800e487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e470:	f7fc f8f0 	bl	800a654 <HAL_RCC_GetPCLK1Freq>
 800e474:	61f8      	str	r0, [r7, #28]
        break;
 800e476:	e010      	b.n	800e49a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e478:	4b8f      	ldr	r3, [pc, #572]	; (800e6b8 <UART_SetConfig+0x56c>)
 800e47a:	61fb      	str	r3, [r7, #28]
        break;
 800e47c:	e00d      	b.n	800e49a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e47e:	f7fc f851 	bl	800a524 <HAL_RCC_GetSysClockFreq>
 800e482:	61f8      	str	r0, [r7, #28]
        break;
 800e484:	e009      	b.n	800e49a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e486:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e48a:	61fb      	str	r3, [r7, #28]
        break;
 800e48c:	e005      	b.n	800e49a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800e48e:	2300      	movs	r3, #0
 800e490:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e492:	2301      	movs	r3, #1
 800e494:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e498:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e49a:	69fb      	ldr	r3, [r7, #28]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f000 80fb 	beq.w	800e698 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	685a      	ldr	r2, [r3, #4]
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	005b      	lsls	r3, r3, #1
 800e4aa:	4413      	add	r3, r2
 800e4ac:	69fa      	ldr	r2, [r7, #28]
 800e4ae:	429a      	cmp	r2, r3
 800e4b0:	d305      	bcc.n	800e4be <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	685b      	ldr	r3, [r3, #4]
 800e4b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e4b8:	69fa      	ldr	r2, [r7, #28]
 800e4ba:	429a      	cmp	r2, r3
 800e4bc:	d903      	bls.n	800e4c6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800e4be:	2301      	movs	r3, #1
 800e4c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e4c4:	e0e8      	b.n	800e698 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e4c6:	69fb      	ldr	r3, [r7, #28]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	461c      	mov	r4, r3
 800e4cc:	4615      	mov	r5, r2
 800e4ce:	f04f 0200 	mov.w	r2, #0
 800e4d2:	f04f 0300 	mov.w	r3, #0
 800e4d6:	022b      	lsls	r3, r5, #8
 800e4d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e4dc:	0222      	lsls	r2, r4, #8
 800e4de:	68f9      	ldr	r1, [r7, #12]
 800e4e0:	6849      	ldr	r1, [r1, #4]
 800e4e2:	0849      	lsrs	r1, r1, #1
 800e4e4:	2000      	movs	r0, #0
 800e4e6:	4688      	mov	r8, r1
 800e4e8:	4681      	mov	r9, r0
 800e4ea:	eb12 0a08 	adds.w	sl, r2, r8
 800e4ee:	eb43 0b09 	adc.w	fp, r3, r9
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	685b      	ldr	r3, [r3, #4]
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	603b      	str	r3, [r7, #0]
 800e4fa:	607a      	str	r2, [r7, #4]
 800e4fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e500:	4650      	mov	r0, sl
 800e502:	4659      	mov	r1, fp
 800e504:	f7f2 fc10 	bl	8000d28 <__aeabi_uldivmod>
 800e508:	4602      	mov	r2, r0
 800e50a:	460b      	mov	r3, r1
 800e50c:	4613      	mov	r3, r2
 800e50e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e510:	69bb      	ldr	r3, [r7, #24]
 800e512:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e516:	d308      	bcc.n	800e52a <UART_SetConfig+0x3de>
 800e518:	69bb      	ldr	r3, [r7, #24]
 800e51a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e51e:	d204      	bcs.n	800e52a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	69ba      	ldr	r2, [r7, #24]
 800e526:	60da      	str	r2, [r3, #12]
 800e528:	e0b6      	b.n	800e698 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800e52a:	2301      	movs	r3, #1
 800e52c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e530:	e0b2      	b.n	800e698 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	69db      	ldr	r3, [r3, #28]
 800e536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e53a:	d15e      	bne.n	800e5fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800e53c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e540:	2b08      	cmp	r3, #8
 800e542:	d828      	bhi.n	800e596 <UART_SetConfig+0x44a>
 800e544:	a201      	add	r2, pc, #4	; (adr r2, 800e54c <UART_SetConfig+0x400>)
 800e546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e54a:	bf00      	nop
 800e54c:	0800e571 	.word	0x0800e571
 800e550:	0800e579 	.word	0x0800e579
 800e554:	0800e581 	.word	0x0800e581
 800e558:	0800e597 	.word	0x0800e597
 800e55c:	0800e587 	.word	0x0800e587
 800e560:	0800e597 	.word	0x0800e597
 800e564:	0800e597 	.word	0x0800e597
 800e568:	0800e597 	.word	0x0800e597
 800e56c:	0800e58f 	.word	0x0800e58f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e570:	f7fc f870 	bl	800a654 <HAL_RCC_GetPCLK1Freq>
 800e574:	61f8      	str	r0, [r7, #28]
        break;
 800e576:	e014      	b.n	800e5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e578:	f7fc f882 	bl	800a680 <HAL_RCC_GetPCLK2Freq>
 800e57c:	61f8      	str	r0, [r7, #28]
        break;
 800e57e:	e010      	b.n	800e5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e580:	4b4d      	ldr	r3, [pc, #308]	; (800e6b8 <UART_SetConfig+0x56c>)
 800e582:	61fb      	str	r3, [r7, #28]
        break;
 800e584:	e00d      	b.n	800e5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e586:	f7fb ffcd 	bl	800a524 <HAL_RCC_GetSysClockFreq>
 800e58a:	61f8      	str	r0, [r7, #28]
        break;
 800e58c:	e009      	b.n	800e5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e58e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e592:	61fb      	str	r3, [r7, #28]
        break;
 800e594:	e005      	b.n	800e5a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800e596:	2300      	movs	r3, #0
 800e598:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e59a:	2301      	movs	r3, #1
 800e59c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e5a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e5a2:	69fb      	ldr	r3, [r7, #28]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d077      	beq.n	800e698 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e5a8:	69fb      	ldr	r3, [r7, #28]
 800e5aa:	005a      	lsls	r2, r3, #1
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	685b      	ldr	r3, [r3, #4]
 800e5b0:	085b      	lsrs	r3, r3, #1
 800e5b2:	441a      	add	r2, r3
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	685b      	ldr	r3, [r3, #4]
 800e5b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e5be:	69bb      	ldr	r3, [r7, #24]
 800e5c0:	2b0f      	cmp	r3, #15
 800e5c2:	d916      	bls.n	800e5f2 <UART_SetConfig+0x4a6>
 800e5c4:	69bb      	ldr	r3, [r7, #24]
 800e5c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e5ca:	d212      	bcs.n	800e5f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e5cc:	69bb      	ldr	r3, [r7, #24]
 800e5ce:	b29b      	uxth	r3, r3
 800e5d0:	f023 030f 	bic.w	r3, r3, #15
 800e5d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e5d6:	69bb      	ldr	r3, [r7, #24]
 800e5d8:	085b      	lsrs	r3, r3, #1
 800e5da:	b29b      	uxth	r3, r3
 800e5dc:	f003 0307 	and.w	r3, r3, #7
 800e5e0:	b29a      	uxth	r2, r3
 800e5e2:	8afb      	ldrh	r3, [r7, #22]
 800e5e4:	4313      	orrs	r3, r2
 800e5e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	8afa      	ldrh	r2, [r7, #22]
 800e5ee:	60da      	str	r2, [r3, #12]
 800e5f0:	e052      	b.n	800e698 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e5f8:	e04e      	b.n	800e698 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e5fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5fe:	2b08      	cmp	r3, #8
 800e600:	d827      	bhi.n	800e652 <UART_SetConfig+0x506>
 800e602:	a201      	add	r2, pc, #4	; (adr r2, 800e608 <UART_SetConfig+0x4bc>)
 800e604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e608:	0800e62d 	.word	0x0800e62d
 800e60c:	0800e635 	.word	0x0800e635
 800e610:	0800e63d 	.word	0x0800e63d
 800e614:	0800e653 	.word	0x0800e653
 800e618:	0800e643 	.word	0x0800e643
 800e61c:	0800e653 	.word	0x0800e653
 800e620:	0800e653 	.word	0x0800e653
 800e624:	0800e653 	.word	0x0800e653
 800e628:	0800e64b 	.word	0x0800e64b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e62c:	f7fc f812 	bl	800a654 <HAL_RCC_GetPCLK1Freq>
 800e630:	61f8      	str	r0, [r7, #28]
        break;
 800e632:	e014      	b.n	800e65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e634:	f7fc f824 	bl	800a680 <HAL_RCC_GetPCLK2Freq>
 800e638:	61f8      	str	r0, [r7, #28]
        break;
 800e63a:	e010      	b.n	800e65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e63c:	4b1e      	ldr	r3, [pc, #120]	; (800e6b8 <UART_SetConfig+0x56c>)
 800e63e:	61fb      	str	r3, [r7, #28]
        break;
 800e640:	e00d      	b.n	800e65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e642:	f7fb ff6f 	bl	800a524 <HAL_RCC_GetSysClockFreq>
 800e646:	61f8      	str	r0, [r7, #28]
        break;
 800e648:	e009      	b.n	800e65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e64a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e64e:	61fb      	str	r3, [r7, #28]
        break;
 800e650:	e005      	b.n	800e65e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800e652:	2300      	movs	r3, #0
 800e654:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e656:	2301      	movs	r3, #1
 800e658:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e65c:	bf00      	nop
    }

    if (pclk != 0U)
 800e65e:	69fb      	ldr	r3, [r7, #28]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d019      	beq.n	800e698 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	685b      	ldr	r3, [r3, #4]
 800e668:	085a      	lsrs	r2, r3, #1
 800e66a:	69fb      	ldr	r3, [r7, #28]
 800e66c:	441a      	add	r2, r3
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	685b      	ldr	r3, [r3, #4]
 800e672:	fbb2 f3f3 	udiv	r3, r2, r3
 800e676:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e678:	69bb      	ldr	r3, [r7, #24]
 800e67a:	2b0f      	cmp	r3, #15
 800e67c:	d909      	bls.n	800e692 <UART_SetConfig+0x546>
 800e67e:	69bb      	ldr	r3, [r7, #24]
 800e680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e684:	d205      	bcs.n	800e692 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e686:	69bb      	ldr	r3, [r7, #24]
 800e688:	b29a      	uxth	r2, r3
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	60da      	str	r2, [r3, #12]
 800e690:	e002      	b.n	800e698 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800e692:	2301      	movs	r3, #1
 800e694:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2200      	movs	r2, #0
 800e69c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800e6a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	3728      	adds	r7, #40	; 0x28
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e6b2:	bf00      	nop
 800e6b4:	40008000 	.word	0x40008000
 800e6b8:	00f42400 	.word	0x00f42400

0800e6bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e6bc:	b480      	push	{r7}
 800e6be:	b083      	sub	sp, #12
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6c8:	f003 0301 	and.w	r3, r3, #1
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d00a      	beq.n	800e6e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	685b      	ldr	r3, [r3, #4]
 800e6d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	430a      	orrs	r2, r1
 800e6e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6ea:	f003 0302 	and.w	r3, r3, #2
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d00a      	beq.n	800e708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	685b      	ldr	r3, [r3, #4]
 800e6f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	430a      	orrs	r2, r1
 800e706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e70c:	f003 0304 	and.w	r3, r3, #4
 800e710:	2b00      	cmp	r3, #0
 800e712:	d00a      	beq.n	800e72a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	685b      	ldr	r3, [r3, #4]
 800e71a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	430a      	orrs	r2, r1
 800e728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e72e:	f003 0308 	and.w	r3, r3, #8
 800e732:	2b00      	cmp	r3, #0
 800e734:	d00a      	beq.n	800e74c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	430a      	orrs	r2, r1
 800e74a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e750:	f003 0310 	and.w	r3, r3, #16
 800e754:	2b00      	cmp	r3, #0
 800e756:	d00a      	beq.n	800e76e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	689b      	ldr	r3, [r3, #8]
 800e75e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	430a      	orrs	r2, r1
 800e76c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e772:	f003 0320 	and.w	r3, r3, #32
 800e776:	2b00      	cmp	r3, #0
 800e778:	d00a      	beq.n	800e790 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	689b      	ldr	r3, [r3, #8]
 800e780:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	430a      	orrs	r2, r1
 800e78e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d01a      	beq.n	800e7d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	685b      	ldr	r3, [r3, #4]
 800e7a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	430a      	orrs	r2, r1
 800e7b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e7ba:	d10a      	bne.n	800e7d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	685b      	ldr	r3, [r3, #4]
 800e7c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	430a      	orrs	r2, r1
 800e7d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d00a      	beq.n	800e7f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	685b      	ldr	r3, [r3, #4]
 800e7e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	430a      	orrs	r2, r1
 800e7f2:	605a      	str	r2, [r3, #4]
  }
}
 800e7f4:	bf00      	nop
 800e7f6:	370c      	adds	r7, #12
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fe:	4770      	bx	lr

0800e800 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b086      	sub	sp, #24
 800e804:	af02      	add	r7, sp, #8
 800e806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	2200      	movs	r2, #0
 800e80c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e810:	f7f8 fe90 	bl	8007534 <HAL_GetTick>
 800e814:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	f003 0308 	and.w	r3, r3, #8
 800e820:	2b08      	cmp	r3, #8
 800e822:	d10e      	bne.n	800e842 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e824:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e828:	9300      	str	r3, [sp, #0]
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2200      	movs	r2, #0
 800e82e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 f82d 	bl	800e892 <UART_WaitOnFlagUntilTimeout>
 800e838:	4603      	mov	r3, r0
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d001      	beq.n	800e842 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e83e:	2303      	movs	r3, #3
 800e840:	e023      	b.n	800e88a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f003 0304 	and.w	r3, r3, #4
 800e84c:	2b04      	cmp	r3, #4
 800e84e:	d10e      	bne.n	800e86e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e850:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e854:	9300      	str	r3, [sp, #0]
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	2200      	movs	r2, #0
 800e85a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e85e:	6878      	ldr	r0, [r7, #4]
 800e860:	f000 f817 	bl	800e892 <UART_WaitOnFlagUntilTimeout>
 800e864:	4603      	mov	r3, r0
 800e866:	2b00      	cmp	r3, #0
 800e868:	d001      	beq.n	800e86e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e86a:	2303      	movs	r3, #3
 800e86c:	e00d      	b.n	800e88a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	2220      	movs	r2, #32
 800e872:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2220      	movs	r2, #32
 800e878:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	2200      	movs	r2, #0
 800e87e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	2200      	movs	r2, #0
 800e884:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800e888:	2300      	movs	r3, #0
}
 800e88a:	4618      	mov	r0, r3
 800e88c:	3710      	adds	r7, #16
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}

0800e892 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e892:	b580      	push	{r7, lr}
 800e894:	b09c      	sub	sp, #112	; 0x70
 800e896:	af00      	add	r7, sp, #0
 800e898:	60f8      	str	r0, [r7, #12]
 800e89a:	60b9      	str	r1, [r7, #8]
 800e89c:	603b      	str	r3, [r7, #0]
 800e89e:	4613      	mov	r3, r2
 800e8a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e8a2:	e0a5      	b.n	800e9f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e8a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e8a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e8aa:	f000 80a1 	beq.w	800e9f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e8ae:	f7f8 fe41 	bl	8007534 <HAL_GetTick>
 800e8b2:	4602      	mov	r2, r0
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	1ad3      	subs	r3, r2, r3
 800e8b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e8ba:	429a      	cmp	r2, r3
 800e8bc:	d302      	bcc.n	800e8c4 <UART_WaitOnFlagUntilTimeout+0x32>
 800e8be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d13e      	bne.n	800e942 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e8cc:	e853 3f00 	ldrex	r3, [r3]
 800e8d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e8d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e8d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e8d8:	667b      	str	r3, [r7, #100]	; 0x64
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	461a      	mov	r2, r3
 800e8e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e8e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e8e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e8e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e8ea:	e841 2300 	strex	r3, r2, [r1]
 800e8ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e8f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d1e6      	bne.n	800e8c4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	3308      	adds	r3, #8
 800e8fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e900:	e853 3f00 	ldrex	r3, [r3]
 800e904:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e908:	f023 0301 	bic.w	r3, r3, #1
 800e90c:	663b      	str	r3, [r7, #96]	; 0x60
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	3308      	adds	r3, #8
 800e914:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e916:	64ba      	str	r2, [r7, #72]	; 0x48
 800e918:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e91a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e91c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e91e:	e841 2300 	strex	r3, r2, [r1]
 800e922:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e926:	2b00      	cmp	r3, #0
 800e928:	d1e5      	bne.n	800e8f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	2220      	movs	r2, #32
 800e92e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	2220      	movs	r2, #32
 800e934:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	2200      	movs	r2, #0
 800e93a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800e93e:	2303      	movs	r3, #3
 800e940:	e067      	b.n	800ea12 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f003 0304 	and.w	r3, r3, #4
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d04f      	beq.n	800e9f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	69db      	ldr	r3, [r3, #28]
 800e956:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e95a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e95e:	d147      	bne.n	800e9f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e968:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e972:	e853 3f00 	ldrex	r3, [r3]
 800e976:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e97a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e97e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	461a      	mov	r2, r3
 800e986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e988:	637b      	str	r3, [r7, #52]	; 0x34
 800e98a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e98c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e98e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e990:	e841 2300 	strex	r3, r2, [r1]
 800e994:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d1e6      	bne.n	800e96a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	3308      	adds	r3, #8
 800e9a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9a4:	697b      	ldr	r3, [r7, #20]
 800e9a6:	e853 3f00 	ldrex	r3, [r3]
 800e9aa:	613b      	str	r3, [r7, #16]
   return(result);
 800e9ac:	693b      	ldr	r3, [r7, #16]
 800e9ae:	f023 0301 	bic.w	r3, r3, #1
 800e9b2:	66bb      	str	r3, [r7, #104]	; 0x68
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	3308      	adds	r3, #8
 800e9ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e9bc:	623a      	str	r2, [r7, #32]
 800e9be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9c0:	69f9      	ldr	r1, [r7, #28]
 800e9c2:	6a3a      	ldr	r2, [r7, #32]
 800e9c4:	e841 2300 	strex	r3, r2, [r1]
 800e9c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e9ca:	69bb      	ldr	r3, [r7, #24]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d1e5      	bne.n	800e99c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	2220      	movs	r2, #32
 800e9d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2220      	movs	r2, #32
 800e9da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2220      	movs	r2, #32
 800e9e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800e9ec:	2303      	movs	r3, #3
 800e9ee:	e010      	b.n	800ea12 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	69da      	ldr	r2, [r3, #28]
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	4013      	ands	r3, r2
 800e9fa:	68ba      	ldr	r2, [r7, #8]
 800e9fc:	429a      	cmp	r2, r3
 800e9fe:	bf0c      	ite	eq
 800ea00:	2301      	moveq	r3, #1
 800ea02:	2300      	movne	r3, #0
 800ea04:	b2db      	uxtb	r3, r3
 800ea06:	461a      	mov	r2, r3
 800ea08:	79fb      	ldrb	r3, [r7, #7]
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	f43f af4a 	beq.w	800e8a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ea10:	2300      	movs	r3, #0
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3770      	adds	r7, #112	; 0x70
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
	...

0800ea1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ea1c:	b480      	push	{r7}
 800ea1e:	b097      	sub	sp, #92	; 0x5c
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	60b9      	str	r1, [r7, #8]
 800ea26:	4613      	mov	r3, r2
 800ea28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	68ba      	ldr	r2, [r7, #8]
 800ea2e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	88fa      	ldrh	r2, [r7, #6]
 800ea34:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	88fa      	ldrh	r2, [r7, #6]
 800ea3c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	2200      	movs	r2, #0
 800ea44:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	689b      	ldr	r3, [r3, #8]
 800ea4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ea4e:	d10e      	bne.n	800ea6e <UART_Start_Receive_IT+0x52>
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	691b      	ldr	r3, [r3, #16]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d105      	bne.n	800ea64 <UART_Start_Receive_IT+0x48>
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ea5e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ea62:	e02d      	b.n	800eac0 <UART_Start_Receive_IT+0xa4>
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	22ff      	movs	r2, #255	; 0xff
 800ea68:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ea6c:	e028      	b.n	800eac0 <UART_Start_Receive_IT+0xa4>
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	689b      	ldr	r3, [r3, #8]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d10d      	bne.n	800ea92 <UART_Start_Receive_IT+0x76>
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	691b      	ldr	r3, [r3, #16]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d104      	bne.n	800ea88 <UART_Start_Receive_IT+0x6c>
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	22ff      	movs	r2, #255	; 0xff
 800ea82:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ea86:	e01b      	b.n	800eac0 <UART_Start_Receive_IT+0xa4>
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	227f      	movs	r2, #127	; 0x7f
 800ea8c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ea90:	e016      	b.n	800eac0 <UART_Start_Receive_IT+0xa4>
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	689b      	ldr	r3, [r3, #8]
 800ea96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ea9a:	d10d      	bne.n	800eab8 <UART_Start_Receive_IT+0x9c>
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	691b      	ldr	r3, [r3, #16]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d104      	bne.n	800eaae <UART_Start_Receive_IT+0x92>
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	227f      	movs	r2, #127	; 0x7f
 800eaa8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800eaac:	e008      	b.n	800eac0 <UART_Start_Receive_IT+0xa4>
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	223f      	movs	r2, #63	; 0x3f
 800eab2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800eab6:	e003      	b.n	800eac0 <UART_Start_Receive_IT+0xa4>
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2200      	movs	r2, #0
 800eabc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	2200      	movs	r2, #0
 800eac4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	2222      	movs	r2, #34	; 0x22
 800eacc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	3308      	adds	r3, #8
 800ead4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ead6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ead8:	e853 3f00 	ldrex	r3, [r3]
 800eadc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800eade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eae0:	f043 0301 	orr.w	r3, r3, #1
 800eae4:	657b      	str	r3, [r7, #84]	; 0x54
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	3308      	adds	r3, #8
 800eaec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800eaee:	64ba      	str	r2, [r7, #72]	; 0x48
 800eaf0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaf2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eaf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eaf6:	e841 2300 	strex	r3, r2, [r1]
 800eafa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800eafc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d1e5      	bne.n	800eace <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	689b      	ldr	r3, [r3, #8]
 800eb06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eb0a:	d107      	bne.n	800eb1c <UART_Start_Receive_IT+0x100>
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	691b      	ldr	r3, [r3, #16]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d103      	bne.n	800eb1c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	4a24      	ldr	r2, [pc, #144]	; (800eba8 <UART_Start_Receive_IT+0x18c>)
 800eb18:	665a      	str	r2, [r3, #100]	; 0x64
 800eb1a:	e002      	b.n	800eb22 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	4a23      	ldr	r2, [pc, #140]	; (800ebac <UART_Start_Receive_IT+0x190>)
 800eb20:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	691b      	ldr	r3, [r3, #16]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d019      	beq.n	800eb66 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb3a:	e853 3f00 	ldrex	r3, [r3]
 800eb3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb42:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800eb46:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb50:	637b      	str	r3, [r7, #52]	; 0x34
 800eb52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eb56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eb58:	e841 2300 	strex	r3, r2, [r1]
 800eb5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800eb5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d1e6      	bne.n	800eb32 <UART_Start_Receive_IT+0x116>
 800eb64:	e018      	b.n	800eb98 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb6c:	697b      	ldr	r3, [r7, #20]
 800eb6e:	e853 3f00 	ldrex	r3, [r3]
 800eb72:	613b      	str	r3, [r7, #16]
   return(result);
 800eb74:	693b      	ldr	r3, [r7, #16]
 800eb76:	f043 0320 	orr.w	r3, r3, #32
 800eb7a:	653b      	str	r3, [r7, #80]	; 0x50
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	461a      	mov	r2, r3
 800eb82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eb84:	623b      	str	r3, [r7, #32]
 800eb86:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb88:	69f9      	ldr	r1, [r7, #28]
 800eb8a:	6a3a      	ldr	r2, [r7, #32]
 800eb8c:	e841 2300 	strex	r3, r2, [r1]
 800eb90:	61bb      	str	r3, [r7, #24]
   return(result);
 800eb92:	69bb      	ldr	r3, [r7, #24]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d1e6      	bne.n	800eb66 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800eb98:	2300      	movs	r3, #0
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	375c      	adds	r7, #92	; 0x5c
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr
 800eba6:	bf00      	nop
 800eba8:	0800efd5 	.word	0x0800efd5
 800ebac:	0800ee75 	.word	0x0800ee75

0800ebb0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ebb0:	b480      	push	{r7}
 800ebb2:	b089      	sub	sp, #36	; 0x24
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	e853 3f00 	ldrex	r3, [r3]
 800ebc4:	60bb      	str	r3, [r7, #8]
   return(result);
 800ebc6:	68bb      	ldr	r3, [r7, #8]
 800ebc8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ebcc:	61fb      	str	r3, [r7, #28]
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	69fb      	ldr	r3, [r7, #28]
 800ebd6:	61bb      	str	r3, [r7, #24]
 800ebd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebda:	6979      	ldr	r1, [r7, #20]
 800ebdc:	69ba      	ldr	r2, [r7, #24]
 800ebde:	e841 2300 	strex	r3, r2, [r1]
 800ebe2:	613b      	str	r3, [r7, #16]
   return(result);
 800ebe4:	693b      	ldr	r3, [r7, #16]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d1e6      	bne.n	800ebb8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	2220      	movs	r2, #32
 800ebee:	679a      	str	r2, [r3, #120]	; 0x78
}
 800ebf0:	bf00      	nop
 800ebf2:	3724      	adds	r7, #36	; 0x24
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfa:	4770      	bx	lr

0800ebfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ebfc:	b480      	push	{r7}
 800ebfe:	b095      	sub	sp, #84	; 0x54
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec0c:	e853 3f00 	ldrex	r3, [r3]
 800ec10:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ec12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ec18:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	461a      	mov	r2, r3
 800ec20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec22:	643b      	str	r3, [r7, #64]	; 0x40
 800ec24:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ec28:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ec2a:	e841 2300 	strex	r3, r2, [r1]
 800ec2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ec30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1e6      	bne.n	800ec04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	3308      	adds	r3, #8
 800ec3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec3e:	6a3b      	ldr	r3, [r7, #32]
 800ec40:	e853 3f00 	ldrex	r3, [r3]
 800ec44:	61fb      	str	r3, [r7, #28]
   return(result);
 800ec46:	69fb      	ldr	r3, [r7, #28]
 800ec48:	f023 0301 	bic.w	r3, r3, #1
 800ec4c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	3308      	adds	r3, #8
 800ec54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec56:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ec58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ec5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ec5e:	e841 2300 	strex	r3, r2, [r1]
 800ec62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ec64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d1e5      	bne.n	800ec36 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec6e:	2b01      	cmp	r3, #1
 800ec70:	d118      	bne.n	800eca4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	e853 3f00 	ldrex	r3, [r3]
 800ec7e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ec80:	68bb      	ldr	r3, [r7, #8]
 800ec82:	f023 0310 	bic.w	r3, r3, #16
 800ec86:	647b      	str	r3, [r7, #68]	; 0x44
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	461a      	mov	r2, r3
 800ec8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec90:	61bb      	str	r3, [r7, #24]
 800ec92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec94:	6979      	ldr	r1, [r7, #20]
 800ec96:	69ba      	ldr	r2, [r7, #24]
 800ec98:	e841 2300 	strex	r3, r2, [r1]
 800ec9c:	613b      	str	r3, [r7, #16]
   return(result);
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d1e6      	bne.n	800ec72 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2220      	movs	r2, #32
 800eca8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	2200      	movs	r2, #0
 800ecae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2200      	movs	r2, #0
 800ecb4:	665a      	str	r2, [r3, #100]	; 0x64
}
 800ecb6:	bf00      	nop
 800ecb8:	3754      	adds	r7, #84	; 0x54
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc0:	4770      	bx	lr

0800ecc2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ecc2:	b580      	push	{r7, lr}
 800ecc4:	b090      	sub	sp, #64	; 0x40
 800ecc6:	af00      	add	r7, sp, #0
 800ecc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecce:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	f003 0320 	and.w	r3, r3, #32
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d137      	bne.n	800ed4e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ecde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ece0:	2200      	movs	r2, #0
 800ece2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ece6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	3308      	adds	r3, #8
 800ecec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecf0:	e853 3f00 	ldrex	r3, [r3]
 800ecf4:	623b      	str	r3, [r7, #32]
   return(result);
 800ecf6:	6a3b      	ldr	r3, [r7, #32]
 800ecf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecfc:	63bb      	str	r3, [r7, #56]	; 0x38
 800ecfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	3308      	adds	r3, #8
 800ed04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed06:	633a      	str	r2, [r7, #48]	; 0x30
 800ed08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ed0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed0e:	e841 2300 	strex	r3, r2, [r1]
 800ed12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ed14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d1e5      	bne.n	800ece6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ed1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed20:	693b      	ldr	r3, [r7, #16]
 800ed22:	e853 3f00 	ldrex	r3, [r3]
 800ed26:	60fb      	str	r3, [r7, #12]
   return(result);
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed2e:	637b      	str	r3, [r7, #52]	; 0x34
 800ed30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	461a      	mov	r2, r3
 800ed36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed38:	61fb      	str	r3, [r7, #28]
 800ed3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed3c:	69b9      	ldr	r1, [r7, #24]
 800ed3e:	69fa      	ldr	r2, [r7, #28]
 800ed40:	e841 2300 	strex	r3, r2, [r1]
 800ed44:	617b      	str	r3, [r7, #20]
   return(result);
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d1e6      	bne.n	800ed1a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ed4c:	e002      	b.n	800ed54 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ed4e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ed50:	f7f4 fa0c 	bl	800316c <HAL_UART_TxCpltCallback>
}
 800ed54:	bf00      	nop
 800ed56:	3740      	adds	r7, #64	; 0x40
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	bd80      	pop	{r7, pc}

0800ed5c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b084      	sub	sp, #16
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed68:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ed6a:	68f8      	ldr	r0, [r7, #12]
 800ed6c:	f7ff f9d8 	bl	800e120 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ed70:	bf00      	nop
 800ed72:	3710      	adds	r7, #16
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}

0800ed78 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b086      	sub	sp, #24
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed84:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ed8a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ed90:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	689b      	ldr	r3, [r3, #8]
 800ed98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed9c:	2b80      	cmp	r3, #128	; 0x80
 800ed9e:	d109      	bne.n	800edb4 <UART_DMAError+0x3c>
 800eda0:	693b      	ldr	r3, [r7, #16]
 800eda2:	2b21      	cmp	r3, #33	; 0x21
 800eda4:	d106      	bne.n	800edb4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800eda6:	697b      	ldr	r3, [r7, #20]
 800eda8:	2200      	movs	r2, #0
 800edaa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800edae:	6978      	ldr	r0, [r7, #20]
 800edb0:	f7ff fefe 	bl	800ebb0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800edb4:	697b      	ldr	r3, [r7, #20]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	689b      	ldr	r3, [r3, #8]
 800edba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edbe:	2b40      	cmp	r3, #64	; 0x40
 800edc0:	d109      	bne.n	800edd6 <UART_DMAError+0x5e>
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	2b22      	cmp	r3, #34	; 0x22
 800edc6:	d106      	bne.n	800edd6 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800edc8:	697b      	ldr	r3, [r7, #20]
 800edca:	2200      	movs	r2, #0
 800edcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800edd0:	6978      	ldr	r0, [r7, #20]
 800edd2:	f7ff ff13 	bl	800ebfc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800eddc:	f043 0210 	orr.w	r2, r3, #16
 800ede0:	697b      	ldr	r3, [r7, #20]
 800ede2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ede6:	6978      	ldr	r0, [r7, #20]
 800ede8:	f7f4 f9d6 	bl	8003198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800edec:	bf00      	nop
 800edee:	3718      	adds	r7, #24
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd80      	pop	{r7, pc}

0800edf4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b084      	sub	sp, #16
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	2200      	movs	r2, #0
 800ee06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee12:	68f8      	ldr	r0, [r7, #12]
 800ee14:	f7f4 f9c0 	bl	8003198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee18:	bf00      	nop
 800ee1a:	3710      	adds	r7, #16
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	bd80      	pop	{r7, pc}

0800ee20 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b088      	sub	sp, #32
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	e853 3f00 	ldrex	r3, [r3]
 800ee34:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ee3c:	61fb      	str	r3, [r7, #28]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	461a      	mov	r2, r3
 800ee44:	69fb      	ldr	r3, [r7, #28]
 800ee46:	61bb      	str	r3, [r7, #24]
 800ee48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee4a:	6979      	ldr	r1, [r7, #20]
 800ee4c:	69ba      	ldr	r2, [r7, #24]
 800ee4e:	e841 2300 	strex	r3, r2, [r1]
 800ee52:	613b      	str	r3, [r7, #16]
   return(result);
 800ee54:	693b      	ldr	r3, [r7, #16]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d1e6      	bne.n	800ee28 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2220      	movs	r2, #32
 800ee5e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2200      	movs	r2, #0
 800ee64:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f7f4 f980 	bl	800316c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee6c:	bf00      	nop
 800ee6e:	3720      	adds	r7, #32
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd80      	pop	{r7, pc}

0800ee74 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b096      	sub	sp, #88	; 0x58
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ee82:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ee8a:	2b22      	cmp	r3, #34	; 0x22
 800ee8c:	f040 8094 	bne.w	800efb8 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ee96:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ee9a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800ee9e:	b2d9      	uxtb	r1, r3
 800eea0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800eea4:	b2da      	uxtb	r2, r3
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eeaa:	400a      	ands	r2, r1
 800eeac:	b2d2      	uxtb	r2, r2
 800eeae:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eeb4:	1c5a      	adds	r2, r3, #1
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800eec0:	b29b      	uxth	r3, r3
 800eec2:	3b01      	subs	r3, #1
 800eec4:	b29a      	uxth	r2, r3
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800eed2:	b29b      	uxth	r3, r3
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d179      	bne.n	800efcc <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eee0:	e853 3f00 	ldrex	r3, [r3]
 800eee4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800eee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eee8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eeec:	653b      	str	r3, [r7, #80]	; 0x50
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	461a      	mov	r2, r3
 800eef4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eef6:	647b      	str	r3, [r7, #68]	; 0x44
 800eef8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eefa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eefc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eefe:	e841 2300 	strex	r3, r2, [r1]
 800ef02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ef04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d1e6      	bne.n	800eed8 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	3308      	adds	r3, #8
 800ef10:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef14:	e853 3f00 	ldrex	r3, [r3]
 800ef18:	623b      	str	r3, [r7, #32]
   return(result);
 800ef1a:	6a3b      	ldr	r3, [r7, #32]
 800ef1c:	f023 0301 	bic.w	r3, r3, #1
 800ef20:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	3308      	adds	r3, #8
 800ef28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ef2a:	633a      	str	r2, [r7, #48]	; 0x30
 800ef2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ef30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef32:	e841 2300 	strex	r3, r2, [r1]
 800ef36:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ef38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d1e5      	bne.n	800ef0a <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2220      	movs	r2, #32
 800ef42:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2200      	movs	r2, #0
 800ef48:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ef4e:	2b01      	cmp	r3, #1
 800ef50:	d12e      	bne.n	800efb0 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	2200      	movs	r2, #0
 800ef56:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	e853 3f00 	ldrex	r3, [r3]
 800ef64:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	f023 0310 	bic.w	r3, r3, #16
 800ef6c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	461a      	mov	r2, r3
 800ef74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef76:	61fb      	str	r3, [r7, #28]
 800ef78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef7a:	69b9      	ldr	r1, [r7, #24]
 800ef7c:	69fa      	ldr	r2, [r7, #28]
 800ef7e:	e841 2300 	strex	r3, r2, [r1]
 800ef82:	617b      	str	r3, [r7, #20]
   return(result);
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d1e6      	bne.n	800ef58 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	69db      	ldr	r3, [r3, #28]
 800ef90:	f003 0310 	and.w	r3, r3, #16
 800ef94:	2b10      	cmp	r3, #16
 800ef96:	d103      	bne.n	800efa0 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	2210      	movs	r2, #16
 800ef9e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800efa6:	4619      	mov	r1, r3
 800efa8:	6878      	ldr	r0, [r7, #4]
 800efaa:	f7ff f8c3 	bl	800e134 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800efae:	e00d      	b.n	800efcc <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f7f4 f90b 	bl	80031cc <HAL_UART_RxCpltCallback>
}
 800efb6:	e009      	b.n	800efcc <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	8b1b      	ldrh	r3, [r3, #24]
 800efbe:	b29a      	uxth	r2, r3
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	f042 0208 	orr.w	r2, r2, #8
 800efc8:	b292      	uxth	r2, r2
 800efca:	831a      	strh	r2, [r3, #24]
}
 800efcc:	bf00      	nop
 800efce:	3758      	adds	r7, #88	; 0x58
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}

0800efd4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b096      	sub	sp, #88	; 0x58
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800efe2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800efea:	2b22      	cmp	r3, #34	; 0x22
 800efec:	f040 8094 	bne.w	800f118 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800eff6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800effe:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f000:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f004:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f008:	4013      	ands	r3, r2
 800f00a:	b29a      	uxth	r2, r3
 800f00c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f00e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f014:	1c9a      	adds	r2, r3, #2
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f020:	b29b      	uxth	r3, r3
 800f022:	3b01      	subs	r3, #1
 800f024:	b29a      	uxth	r2, r3
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f032:	b29b      	uxth	r3, r3
 800f034:	2b00      	cmp	r3, #0
 800f036:	d179      	bne.n	800f12c <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f03e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f040:	e853 3f00 	ldrex	r3, [r3]
 800f044:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f048:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f04c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	461a      	mov	r2, r3
 800f054:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f056:	643b      	str	r3, [r7, #64]	; 0x40
 800f058:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f05a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f05c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f05e:	e841 2300 	strex	r3, r2, [r1]
 800f062:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f066:	2b00      	cmp	r3, #0
 800f068:	d1e6      	bne.n	800f038 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	3308      	adds	r3, #8
 800f070:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f072:	6a3b      	ldr	r3, [r7, #32]
 800f074:	e853 3f00 	ldrex	r3, [r3]
 800f078:	61fb      	str	r3, [r7, #28]
   return(result);
 800f07a:	69fb      	ldr	r3, [r7, #28]
 800f07c:	f023 0301 	bic.w	r3, r3, #1
 800f080:	64bb      	str	r3, [r7, #72]	; 0x48
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	3308      	adds	r3, #8
 800f088:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f08a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f08c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f08e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f092:	e841 2300 	strex	r3, r2, [r1]
 800f096:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d1e5      	bne.n	800f06a <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	2220      	movs	r2, #32
 800f0a2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	2200      	movs	r2, #0
 800f0a8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f0ae:	2b01      	cmp	r3, #1
 800f0b0:	d12e      	bne.n	800f110 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	e853 3f00 	ldrex	r3, [r3]
 800f0c4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	f023 0310 	bic.w	r3, r3, #16
 800f0cc:	647b      	str	r3, [r7, #68]	; 0x44
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	461a      	mov	r2, r3
 800f0d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0d6:	61bb      	str	r3, [r7, #24]
 800f0d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0da:	6979      	ldr	r1, [r7, #20]
 800f0dc:	69ba      	ldr	r2, [r7, #24]
 800f0de:	e841 2300 	strex	r3, r2, [r1]
 800f0e2:	613b      	str	r3, [r7, #16]
   return(result);
 800f0e4:	693b      	ldr	r3, [r7, #16]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d1e6      	bne.n	800f0b8 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	69db      	ldr	r3, [r3, #28]
 800f0f0:	f003 0310 	and.w	r3, r3, #16
 800f0f4:	2b10      	cmp	r3, #16
 800f0f6:	d103      	bne.n	800f100 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	2210      	movs	r2, #16
 800f0fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f106:	4619      	mov	r1, r3
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f7ff f813 	bl	800e134 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f10e:	e00d      	b.n	800f12c <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f110:	6878      	ldr	r0, [r7, #4]
 800f112:	f7f4 f85b 	bl	80031cc <HAL_UART_RxCpltCallback>
}
 800f116:	e009      	b.n	800f12c <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	8b1b      	ldrh	r3, [r3, #24]
 800f11e:	b29a      	uxth	r2, r3
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	f042 0208 	orr.w	r2, r2, #8
 800f128:	b292      	uxth	r2, r2
 800f12a:	831a      	strh	r2, [r3, #24]
}
 800f12c:	bf00      	nop
 800f12e:	3758      	adds	r7, #88	; 0x58
 800f130:	46bd      	mov	sp, r7
 800f132:	bd80      	pop	{r7, pc}

0800f134 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f134:	b480      	push	{r7}
 800f136:	b083      	sub	sp, #12
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f13c:	bf00      	nop
 800f13e:	370c      	adds	r7, #12
 800f140:	46bd      	mov	sp, r7
 800f142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f146:	4770      	bx	lr

0800f148 <__NVIC_SetPriority>:
{
 800f148:	b480      	push	{r7}
 800f14a:	b083      	sub	sp, #12
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	4603      	mov	r3, r0
 800f150:	6039      	str	r1, [r7, #0]
 800f152:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	db0a      	blt.n	800f172 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	b2da      	uxtb	r2, r3
 800f160:	490c      	ldr	r1, [pc, #48]	; (800f194 <__NVIC_SetPriority+0x4c>)
 800f162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f166:	0112      	lsls	r2, r2, #4
 800f168:	b2d2      	uxtb	r2, r2
 800f16a:	440b      	add	r3, r1
 800f16c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800f170:	e00a      	b.n	800f188 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	b2da      	uxtb	r2, r3
 800f176:	4908      	ldr	r1, [pc, #32]	; (800f198 <__NVIC_SetPriority+0x50>)
 800f178:	79fb      	ldrb	r3, [r7, #7]
 800f17a:	f003 030f 	and.w	r3, r3, #15
 800f17e:	3b04      	subs	r3, #4
 800f180:	0112      	lsls	r2, r2, #4
 800f182:	b2d2      	uxtb	r2, r2
 800f184:	440b      	add	r3, r1
 800f186:	761a      	strb	r2, [r3, #24]
}
 800f188:	bf00      	nop
 800f18a:	370c      	adds	r7, #12
 800f18c:	46bd      	mov	sp, r7
 800f18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f192:	4770      	bx	lr
 800f194:	e000e100 	.word	0xe000e100
 800f198:	e000ed00 	.word	0xe000ed00

0800f19c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f19c:	b580      	push	{r7, lr}
 800f19e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f1a0:	4b05      	ldr	r3, [pc, #20]	; (800f1b8 <SysTick_Handler+0x1c>)
 800f1a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f1a4:	f002 fb22 	bl	80117ec <xTaskGetSchedulerState>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	2b01      	cmp	r3, #1
 800f1ac:	d001      	beq.n	800f1b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f1ae:	f003 fa0b 	bl	80125c8 <xPortSysTickHandler>
  }
}
 800f1b2:	bf00      	nop
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	e000e010 	.word	0xe000e010

0800f1bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f1c0:	2100      	movs	r1, #0
 800f1c2:	f06f 0004 	mvn.w	r0, #4
 800f1c6:	f7ff ffbf 	bl	800f148 <__NVIC_SetPriority>
#endif
}
 800f1ca:	bf00      	nop
 800f1cc:	bd80      	pop	{r7, pc}
	...

0800f1d0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b082      	sub	sp, #8
 800f1d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1d6:	f3ef 8305 	mrs	r3, IPSR
 800f1da:	603b      	str	r3, [r7, #0]
  return(result);
 800f1dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d003      	beq.n	800f1ea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f1e2:	f06f 0305 	mvn.w	r3, #5
 800f1e6:	607b      	str	r3, [r7, #4]
 800f1e8:	e00f      	b.n	800f20a <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f1ea:	4b0a      	ldr	r3, [pc, #40]	; (800f214 <osKernelInitialize+0x44>)
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d108      	bne.n	800f204 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800f1f2:	4809      	ldr	r0, [pc, #36]	; (800f218 <osKernelInitialize+0x48>)
 800f1f4:	f003 fbd8 	bl	80129a8 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 800f1f8:	4b06      	ldr	r3, [pc, #24]	; (800f214 <osKernelInitialize+0x44>)
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f1fe:	2300      	movs	r3, #0
 800f200:	607b      	str	r3, [r7, #4]
 800f202:	e002      	b.n	800f20a <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800f204:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f208:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f20a:	687b      	ldr	r3, [r7, #4]
}
 800f20c:	4618      	mov	r0, r3
 800f20e:	3708      	adds	r7, #8
 800f210:	46bd      	mov	sp, r7
 800f212:	bd80      	pop	{r7, pc}
 800f214:	200034a4 	.word	0x200034a4
 800f218:	2000016c 	.word	0x2000016c

0800f21c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b082      	sub	sp, #8
 800f220:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f222:	f3ef 8305 	mrs	r3, IPSR
 800f226:	603b      	str	r3, [r7, #0]
  return(result);
 800f228:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d003      	beq.n	800f236 <osKernelStart+0x1a>
    stat = osErrorISR;
 800f22e:	f06f 0305 	mvn.w	r3, #5
 800f232:	607b      	str	r3, [r7, #4]
 800f234:	e010      	b.n	800f258 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f236:	4b0b      	ldr	r3, [pc, #44]	; (800f264 <osKernelStart+0x48>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	2b01      	cmp	r3, #1
 800f23c:	d109      	bne.n	800f252 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f23e:	f7ff ffbd 	bl	800f1bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f242:	4b08      	ldr	r3, [pc, #32]	; (800f264 <osKernelStart+0x48>)
 800f244:	2202      	movs	r2, #2
 800f246:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f248:	f001 fe74 	bl	8010f34 <vTaskStartScheduler>
      stat = osOK;
 800f24c:	2300      	movs	r3, #0
 800f24e:	607b      	str	r3, [r7, #4]
 800f250:	e002      	b.n	800f258 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f252:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f256:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f258:	687b      	ldr	r3, [r7, #4]
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	3708      	adds	r7, #8
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}
 800f262:	bf00      	nop
 800f264:	200034a4 	.word	0x200034a4

0800f268 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f268:	b580      	push	{r7, lr}
 800f26a:	b08e      	sub	sp, #56	; 0x38
 800f26c:	af04      	add	r7, sp, #16
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	60b9      	str	r1, [r7, #8]
 800f272:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f274:	2300      	movs	r3, #0
 800f276:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f278:	f3ef 8305 	mrs	r3, IPSR
 800f27c:	617b      	str	r3, [r7, #20]
  return(result);
 800f27e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f280:	2b00      	cmp	r3, #0
 800f282:	d17e      	bne.n	800f382 <osThreadNew+0x11a>
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d07b      	beq.n	800f382 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f28a:	2380      	movs	r3, #128	; 0x80
 800f28c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f28e:	2318      	movs	r3, #24
 800f290:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f292:	2300      	movs	r3, #0
 800f294:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f296:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f29a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d045      	beq.n	800f32e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d002      	beq.n	800f2b0 <osThreadNew+0x48>
        name = attr->name;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	699b      	ldr	r3, [r3, #24]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d002      	beq.n	800f2be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	699b      	ldr	r3, [r3, #24]
 800f2bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f2be:	69fb      	ldr	r3, [r7, #28]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d008      	beq.n	800f2d6 <osThreadNew+0x6e>
 800f2c4:	69fb      	ldr	r3, [r7, #28]
 800f2c6:	2b38      	cmp	r3, #56	; 0x38
 800f2c8:	d805      	bhi.n	800f2d6 <osThreadNew+0x6e>
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	685b      	ldr	r3, [r3, #4]
 800f2ce:	f003 0301 	and.w	r3, r3, #1
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d001      	beq.n	800f2da <osThreadNew+0x72>
        return (NULL);
 800f2d6:	2300      	movs	r3, #0
 800f2d8:	e054      	b.n	800f384 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	695b      	ldr	r3, [r3, #20]
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d003      	beq.n	800f2ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	695b      	ldr	r3, [r3, #20]
 800f2e6:	089b      	lsrs	r3, r3, #2
 800f2e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	689b      	ldr	r3, [r3, #8]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d00e      	beq.n	800f310 <osThreadNew+0xa8>
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	68db      	ldr	r3, [r3, #12]
 800f2f6:	2bbb      	cmp	r3, #187	; 0xbb
 800f2f8:	d90a      	bls.n	800f310 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d006      	beq.n	800f310 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	695b      	ldr	r3, [r3, #20]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d002      	beq.n	800f310 <osThreadNew+0xa8>
        mem = 1;
 800f30a:	2301      	movs	r3, #1
 800f30c:	61bb      	str	r3, [r7, #24]
 800f30e:	e010      	b.n	800f332 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	689b      	ldr	r3, [r3, #8]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d10c      	bne.n	800f332 <osThreadNew+0xca>
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	68db      	ldr	r3, [r3, #12]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d108      	bne.n	800f332 <osThreadNew+0xca>
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	691b      	ldr	r3, [r3, #16]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d104      	bne.n	800f332 <osThreadNew+0xca>
          mem = 0;
 800f328:	2300      	movs	r3, #0
 800f32a:	61bb      	str	r3, [r7, #24]
 800f32c:	e001      	b.n	800f332 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f32e:	2300      	movs	r3, #0
 800f330:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f332:	69bb      	ldr	r3, [r7, #24]
 800f334:	2b01      	cmp	r3, #1
 800f336:	d110      	bne.n	800f35a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f33c:	687a      	ldr	r2, [r7, #4]
 800f33e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f340:	9202      	str	r2, [sp, #8]
 800f342:	9301      	str	r3, [sp, #4]
 800f344:	69fb      	ldr	r3, [r7, #28]
 800f346:	9300      	str	r3, [sp, #0]
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	6a3a      	ldr	r2, [r7, #32]
 800f34c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f34e:	68f8      	ldr	r0, [r7, #12]
 800f350:	f001 fbc6 	bl	8010ae0 <xTaskCreateStatic>
 800f354:	4603      	mov	r3, r0
 800f356:	613b      	str	r3, [r7, #16]
 800f358:	e013      	b.n	800f382 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f35a:	69bb      	ldr	r3, [r7, #24]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d110      	bne.n	800f382 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f360:	6a3b      	ldr	r3, [r7, #32]
 800f362:	b29a      	uxth	r2, r3
 800f364:	f107 0310 	add.w	r3, r7, #16
 800f368:	9301      	str	r3, [sp, #4]
 800f36a:	69fb      	ldr	r3, [r7, #28]
 800f36c:	9300      	str	r3, [sp, #0]
 800f36e:	68bb      	ldr	r3, [r7, #8]
 800f370:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f372:	68f8      	ldr	r0, [r7, #12]
 800f374:	f001 fc11 	bl	8010b9a <xTaskCreate>
 800f378:	4603      	mov	r3, r0
 800f37a:	2b01      	cmp	r3, #1
 800f37c:	d001      	beq.n	800f382 <osThreadNew+0x11a>
            hTask = NULL;
 800f37e:	2300      	movs	r3, #0
 800f380:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f382:	693b      	ldr	r3, [r7, #16]
}
 800f384:	4618      	mov	r0, r3
 800f386:	3728      	adds	r7, #40	; 0x28
 800f388:	46bd      	mov	sp, r7
 800f38a:	bd80      	pop	{r7, pc}

0800f38c <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 800f38c:	b580      	push	{r7, lr}
 800f38e:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 800f390:	2000      	movs	r0, #0
 800f392:	f001 fd5d 	bl	8010e50 <vTaskDelete>
#endif
  for (;;);
 800f396:	e7fe      	b.n	800f396 <osThreadExit+0xa>

0800f398 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f398:	b580      	push	{r7, lr}
 800f39a:	b08a      	sub	sp, #40	; 0x28
 800f39c:	af02      	add	r7, sp, #8
 800f39e:	60f8      	str	r0, [r7, #12]
 800f3a0:	60b9      	str	r1, [r7, #8]
 800f3a2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f3a8:	f3ef 8305 	mrs	r3, IPSR
 800f3ac:	613b      	str	r3, [r7, #16]
  return(result);
 800f3ae:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d175      	bne.n	800f4a0 <osSemaphoreNew+0x108>
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d072      	beq.n	800f4a0 <osSemaphoreNew+0x108>
 800f3ba:	68ba      	ldr	r2, [r7, #8]
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d86e      	bhi.n	800f4a0 <osSemaphoreNew+0x108>
    mem = -1;
 800f3c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f3c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d015      	beq.n	800f3fa <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	689b      	ldr	r3, [r3, #8]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d006      	beq.n	800f3e4 <osSemaphoreNew+0x4c>
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	68db      	ldr	r3, [r3, #12]
 800f3da:	2b4f      	cmp	r3, #79	; 0x4f
 800f3dc:	d902      	bls.n	800f3e4 <osSemaphoreNew+0x4c>
        mem = 1;
 800f3de:	2301      	movs	r3, #1
 800f3e0:	61bb      	str	r3, [r7, #24]
 800f3e2:	e00c      	b.n	800f3fe <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	689b      	ldr	r3, [r3, #8]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d108      	bne.n	800f3fe <osSemaphoreNew+0x66>
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	68db      	ldr	r3, [r3, #12]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d104      	bne.n	800f3fe <osSemaphoreNew+0x66>
          mem = 0;
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	61bb      	str	r3, [r7, #24]
 800f3f8:	e001      	b.n	800f3fe <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f404:	d04c      	beq.n	800f4a0 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	2b01      	cmp	r3, #1
 800f40a:	d128      	bne.n	800f45e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800f40c:	69bb      	ldr	r3, [r7, #24]
 800f40e:	2b01      	cmp	r3, #1
 800f410:	d10a      	bne.n	800f428 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	689b      	ldr	r3, [r3, #8]
 800f416:	2203      	movs	r2, #3
 800f418:	9200      	str	r2, [sp, #0]
 800f41a:	2200      	movs	r2, #0
 800f41c:	2100      	movs	r1, #0
 800f41e:	2001      	movs	r0, #1
 800f420:	f000 fb7c 	bl	800fb1c <xQueueGenericCreateStatic>
 800f424:	61f8      	str	r0, [r7, #28]
 800f426:	e005      	b.n	800f434 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800f428:	2203      	movs	r2, #3
 800f42a:	2100      	movs	r1, #0
 800f42c:	2001      	movs	r0, #1
 800f42e:	f000 fbed 	bl	800fc0c <xQueueGenericCreate>
 800f432:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f434:	69fb      	ldr	r3, [r7, #28]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d022      	beq.n	800f480 <osSemaphoreNew+0xe8>
 800f43a:	68bb      	ldr	r3, [r7, #8]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d01f      	beq.n	800f480 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f440:	2300      	movs	r3, #0
 800f442:	2200      	movs	r2, #0
 800f444:	2100      	movs	r1, #0
 800f446:	69f8      	ldr	r0, [r7, #28]
 800f448:	f000 fca8 	bl	800fd9c <xQueueGenericSend>
 800f44c:	4603      	mov	r3, r0
 800f44e:	2b01      	cmp	r3, #1
 800f450:	d016      	beq.n	800f480 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800f452:	69f8      	ldr	r0, [r7, #28]
 800f454:	f001 f970 	bl	8010738 <vQueueDelete>
            hSemaphore = NULL;
 800f458:	2300      	movs	r3, #0
 800f45a:	61fb      	str	r3, [r7, #28]
 800f45c:	e010      	b.n	800f480 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800f45e:	69bb      	ldr	r3, [r7, #24]
 800f460:	2b01      	cmp	r3, #1
 800f462:	d108      	bne.n	800f476 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	689b      	ldr	r3, [r3, #8]
 800f468:	461a      	mov	r2, r3
 800f46a:	68b9      	ldr	r1, [r7, #8]
 800f46c:	68f8      	ldr	r0, [r7, #12]
 800f46e:	f000 fc2a 	bl	800fcc6 <xQueueCreateCountingSemaphoreStatic>
 800f472:	61f8      	str	r0, [r7, #28]
 800f474:	e004      	b.n	800f480 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f476:	68b9      	ldr	r1, [r7, #8]
 800f478:	68f8      	ldr	r0, [r7, #12]
 800f47a:	f000 fc5b 	bl	800fd34 <xQueueCreateCountingSemaphore>
 800f47e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f480:	69fb      	ldr	r3, [r7, #28]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d00c      	beq.n	800f4a0 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d003      	beq.n	800f494 <osSemaphoreNew+0xfc>
          name = attr->name;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	617b      	str	r3, [r7, #20]
 800f492:	e001      	b.n	800f498 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800f494:	2300      	movs	r3, #0
 800f496:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f498:	6979      	ldr	r1, [r7, #20]
 800f49a:	69f8      	ldr	r0, [r7, #28]
 800f49c:	f001 fa98 	bl	80109d0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f4a0:	69fb      	ldr	r3, [r7, #28]
}
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3720      	adds	r7, #32
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
	...

0800f4ac <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b086      	sub	sp, #24
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
 800f4b4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f4be:	693b      	ldr	r3, [r7, #16]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d103      	bne.n	800f4cc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f4c4:	f06f 0303 	mvn.w	r3, #3
 800f4c8:	617b      	str	r3, [r7, #20]
 800f4ca:	e039      	b.n	800f540 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4cc:	f3ef 8305 	mrs	r3, IPSR
 800f4d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800f4d2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d022      	beq.n	800f51e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d003      	beq.n	800f4e6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800f4de:	f06f 0303 	mvn.w	r3, #3
 800f4e2:	617b      	str	r3, [r7, #20]
 800f4e4:	e02c      	b.n	800f540 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f4ea:	f107 0308 	add.w	r3, r7, #8
 800f4ee:	461a      	mov	r2, r3
 800f4f0:	2100      	movs	r1, #0
 800f4f2:	6938      	ldr	r0, [r7, #16]
 800f4f4:	f001 f864 	bl	80105c0 <xQueueReceiveFromISR>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	2b01      	cmp	r3, #1
 800f4fc:	d003      	beq.n	800f506 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800f4fe:	f06f 0302 	mvn.w	r3, #2
 800f502:	617b      	str	r3, [r7, #20]
 800f504:	e01c      	b.n	800f540 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800f506:	68bb      	ldr	r3, [r7, #8]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d019      	beq.n	800f540 <osSemaphoreAcquire+0x94>
 800f50c:	4b0f      	ldr	r3, [pc, #60]	; (800f54c <osSemaphoreAcquire+0xa0>)
 800f50e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f512:	601a      	str	r2, [r3, #0]
 800f514:	f3bf 8f4f 	dsb	sy
 800f518:	f3bf 8f6f 	isb	sy
 800f51c:	e010      	b.n	800f540 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f51e:	6839      	ldr	r1, [r7, #0]
 800f520:	6938      	ldr	r0, [r7, #16]
 800f522:	f000 ff41 	bl	80103a8 <xQueueSemaphoreTake>
 800f526:	4603      	mov	r3, r0
 800f528:	2b01      	cmp	r3, #1
 800f52a:	d009      	beq.n	800f540 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d003      	beq.n	800f53a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800f532:	f06f 0301 	mvn.w	r3, #1
 800f536:	617b      	str	r3, [r7, #20]
 800f538:	e002      	b.n	800f540 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800f53a:	f06f 0302 	mvn.w	r3, #2
 800f53e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f540:	697b      	ldr	r3, [r7, #20]
}
 800f542:	4618      	mov	r0, r3
 800f544:	3718      	adds	r7, #24
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}
 800f54a:	bf00      	nop
 800f54c:	e000ed04 	.word	0xe000ed04

0800f550 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f550:	b580      	push	{r7, lr}
 800f552:	b086      	sub	sp, #24
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f55c:	2300      	movs	r3, #0
 800f55e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f560:	693b      	ldr	r3, [r7, #16]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d103      	bne.n	800f56e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f566:	f06f 0303 	mvn.w	r3, #3
 800f56a:	617b      	str	r3, [r7, #20]
 800f56c:	e02c      	b.n	800f5c8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f56e:	f3ef 8305 	mrs	r3, IPSR
 800f572:	60fb      	str	r3, [r7, #12]
  return(result);
 800f574:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f576:	2b00      	cmp	r3, #0
 800f578:	d01a      	beq.n	800f5b0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800f57a:	2300      	movs	r3, #0
 800f57c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f57e:	f107 0308 	add.w	r3, r7, #8
 800f582:	4619      	mov	r1, r3
 800f584:	6938      	ldr	r0, [r7, #16]
 800f586:	f000 fda2 	bl	80100ce <xQueueGiveFromISR>
 800f58a:	4603      	mov	r3, r0
 800f58c:	2b01      	cmp	r3, #1
 800f58e:	d003      	beq.n	800f598 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800f590:	f06f 0302 	mvn.w	r3, #2
 800f594:	617b      	str	r3, [r7, #20]
 800f596:	e017      	b.n	800f5c8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800f598:	68bb      	ldr	r3, [r7, #8]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d014      	beq.n	800f5c8 <osSemaphoreRelease+0x78>
 800f59e:	4b0d      	ldr	r3, [pc, #52]	; (800f5d4 <osSemaphoreRelease+0x84>)
 800f5a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5a4:	601a      	str	r2, [r3, #0]
 800f5a6:	f3bf 8f4f 	dsb	sy
 800f5aa:	f3bf 8f6f 	isb	sy
 800f5ae:	e00b      	b.n	800f5c8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f5b0:	2300      	movs	r3, #0
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	2100      	movs	r1, #0
 800f5b6:	6938      	ldr	r0, [r7, #16]
 800f5b8:	f000 fbf0 	bl	800fd9c <xQueueGenericSend>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	2b01      	cmp	r3, #1
 800f5c0:	d002      	beq.n	800f5c8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800f5c2:	f06f 0302 	mvn.w	r3, #2
 800f5c6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f5c8:	697b      	ldr	r3, [r7, #20]
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3718      	adds	r7, #24
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}
 800f5d2:	bf00      	nop
 800f5d4:	e000ed04 	.word	0xe000ed04

0800f5d8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b08a      	sub	sp, #40	; 0x28
 800f5dc:	af02      	add	r7, sp, #8
 800f5de:	60f8      	str	r0, [r7, #12]
 800f5e0:	60b9      	str	r1, [r7, #8]
 800f5e2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5e8:	f3ef 8305 	mrs	r3, IPSR
 800f5ec:	613b      	str	r3, [r7, #16]
  return(result);
 800f5ee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d15f      	bne.n	800f6b4 <osMessageQueueNew+0xdc>
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d05c      	beq.n	800f6b4 <osMessageQueueNew+0xdc>
 800f5fa:	68bb      	ldr	r3, [r7, #8]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d059      	beq.n	800f6b4 <osMessageQueueNew+0xdc>
    mem = -1;
 800f600:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f604:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d029      	beq.n	800f660 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	689b      	ldr	r3, [r3, #8]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d012      	beq.n	800f63a <osMessageQueueNew+0x62>
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	68db      	ldr	r3, [r3, #12]
 800f618:	2b4f      	cmp	r3, #79	; 0x4f
 800f61a:	d90e      	bls.n	800f63a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f620:	2b00      	cmp	r3, #0
 800f622:	d00a      	beq.n	800f63a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	695a      	ldr	r2, [r3, #20]
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	68b9      	ldr	r1, [r7, #8]
 800f62c:	fb01 f303 	mul.w	r3, r1, r3
 800f630:	429a      	cmp	r2, r3
 800f632:	d302      	bcc.n	800f63a <osMessageQueueNew+0x62>
        mem = 1;
 800f634:	2301      	movs	r3, #1
 800f636:	61bb      	str	r3, [r7, #24]
 800f638:	e014      	b.n	800f664 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	689b      	ldr	r3, [r3, #8]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d110      	bne.n	800f664 <osMessageQueueNew+0x8c>
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	68db      	ldr	r3, [r3, #12]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d10c      	bne.n	800f664 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d108      	bne.n	800f664 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	695b      	ldr	r3, [r3, #20]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d104      	bne.n	800f664 <osMessageQueueNew+0x8c>
          mem = 0;
 800f65a:	2300      	movs	r3, #0
 800f65c:	61bb      	str	r3, [r7, #24]
 800f65e:	e001      	b.n	800f664 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f660:	2300      	movs	r3, #0
 800f662:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f664:	69bb      	ldr	r3, [r7, #24]
 800f666:	2b01      	cmp	r3, #1
 800f668:	d10b      	bne.n	800f682 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	691a      	ldr	r2, [r3, #16]
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	689b      	ldr	r3, [r3, #8]
 800f672:	2100      	movs	r1, #0
 800f674:	9100      	str	r1, [sp, #0]
 800f676:	68b9      	ldr	r1, [r7, #8]
 800f678:	68f8      	ldr	r0, [r7, #12]
 800f67a:	f000 fa4f 	bl	800fb1c <xQueueGenericCreateStatic>
 800f67e:	61f8      	str	r0, [r7, #28]
 800f680:	e008      	b.n	800f694 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f682:	69bb      	ldr	r3, [r7, #24]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d105      	bne.n	800f694 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f688:	2200      	movs	r2, #0
 800f68a:	68b9      	ldr	r1, [r7, #8]
 800f68c:	68f8      	ldr	r0, [r7, #12]
 800f68e:	f000 fabd 	bl	800fc0c <xQueueGenericCreate>
 800f692:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f694:	69fb      	ldr	r3, [r7, #28]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d00c      	beq.n	800f6b4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d003      	beq.n	800f6a8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	617b      	str	r3, [r7, #20]
 800f6a6:	e001      	b.n	800f6ac <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f6ac:	6979      	ldr	r1, [r7, #20]
 800f6ae:	69f8      	ldr	r0, [r7, #28]
 800f6b0:	f001 f98e 	bl	80109d0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f6b4:	69fb      	ldr	r3, [r7, #28]
}
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	3720      	adds	r7, #32
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	bd80      	pop	{r7, pc}
	...

0800f6c0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b088      	sub	sp, #32
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	60f8      	str	r0, [r7, #12]
 800f6c8:	60b9      	str	r1, [r7, #8]
 800f6ca:	603b      	str	r3, [r7, #0]
 800f6cc:	4613      	mov	r3, r2
 800f6ce:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f6d8:	f3ef 8305 	mrs	r3, IPSR
 800f6dc:	617b      	str	r3, [r7, #20]
  return(result);
 800f6de:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d028      	beq.n	800f736 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f6e4:	69bb      	ldr	r3, [r7, #24]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d005      	beq.n	800f6f6 <osMessageQueuePut+0x36>
 800f6ea:	68bb      	ldr	r3, [r7, #8]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d002      	beq.n	800f6f6 <osMessageQueuePut+0x36>
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d003      	beq.n	800f6fe <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f6f6:	f06f 0303 	mvn.w	r3, #3
 800f6fa:	61fb      	str	r3, [r7, #28]
 800f6fc:	e038      	b.n	800f770 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f6fe:	2300      	movs	r3, #0
 800f700:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f702:	f107 0210 	add.w	r2, r7, #16
 800f706:	2300      	movs	r3, #0
 800f708:	68b9      	ldr	r1, [r7, #8]
 800f70a:	69b8      	ldr	r0, [r7, #24]
 800f70c:	f000 fc44 	bl	800ff98 <xQueueGenericSendFromISR>
 800f710:	4603      	mov	r3, r0
 800f712:	2b01      	cmp	r3, #1
 800f714:	d003      	beq.n	800f71e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f716:	f06f 0302 	mvn.w	r3, #2
 800f71a:	61fb      	str	r3, [r7, #28]
 800f71c:	e028      	b.n	800f770 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f71e:	693b      	ldr	r3, [r7, #16]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d025      	beq.n	800f770 <osMessageQueuePut+0xb0>
 800f724:	4b15      	ldr	r3, [pc, #84]	; (800f77c <osMessageQueuePut+0xbc>)
 800f726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f72a:	601a      	str	r2, [r3, #0]
 800f72c:	f3bf 8f4f 	dsb	sy
 800f730:	f3bf 8f6f 	isb	sy
 800f734:	e01c      	b.n	800f770 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f736:	69bb      	ldr	r3, [r7, #24]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d002      	beq.n	800f742 <osMessageQueuePut+0x82>
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d103      	bne.n	800f74a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f742:	f06f 0303 	mvn.w	r3, #3
 800f746:	61fb      	str	r3, [r7, #28]
 800f748:	e012      	b.n	800f770 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f74a:	2300      	movs	r3, #0
 800f74c:	683a      	ldr	r2, [r7, #0]
 800f74e:	68b9      	ldr	r1, [r7, #8]
 800f750:	69b8      	ldr	r0, [r7, #24]
 800f752:	f000 fb23 	bl	800fd9c <xQueueGenericSend>
 800f756:	4603      	mov	r3, r0
 800f758:	2b01      	cmp	r3, #1
 800f75a:	d009      	beq.n	800f770 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f75c:	683b      	ldr	r3, [r7, #0]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d003      	beq.n	800f76a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f762:	f06f 0301 	mvn.w	r3, #1
 800f766:	61fb      	str	r3, [r7, #28]
 800f768:	e002      	b.n	800f770 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f76a:	f06f 0302 	mvn.w	r3, #2
 800f76e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f770:	69fb      	ldr	r3, [r7, #28]
}
 800f772:	4618      	mov	r0, r3
 800f774:	3720      	adds	r7, #32
 800f776:	46bd      	mov	sp, r7
 800f778:	bd80      	pop	{r7, pc}
 800f77a:	bf00      	nop
 800f77c:	e000ed04 	.word	0xe000ed04

0800f780 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f780:	b580      	push	{r7, lr}
 800f782:	b088      	sub	sp, #32
 800f784:	af00      	add	r7, sp, #0
 800f786:	60f8      	str	r0, [r7, #12]
 800f788:	60b9      	str	r1, [r7, #8]
 800f78a:	607a      	str	r2, [r7, #4]
 800f78c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f792:	2300      	movs	r3, #0
 800f794:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f796:	f3ef 8305 	mrs	r3, IPSR
 800f79a:	617b      	str	r3, [r7, #20]
  return(result);
 800f79c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d028      	beq.n	800f7f4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f7a2:	69bb      	ldr	r3, [r7, #24]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d005      	beq.n	800f7b4 <osMessageQueueGet+0x34>
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d002      	beq.n	800f7b4 <osMessageQueueGet+0x34>
 800f7ae:	683b      	ldr	r3, [r7, #0]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d003      	beq.n	800f7bc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f7b4:	f06f 0303 	mvn.w	r3, #3
 800f7b8:	61fb      	str	r3, [r7, #28]
 800f7ba:	e037      	b.n	800f82c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f7bc:	2300      	movs	r3, #0
 800f7be:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f7c0:	f107 0310 	add.w	r3, r7, #16
 800f7c4:	461a      	mov	r2, r3
 800f7c6:	68b9      	ldr	r1, [r7, #8]
 800f7c8:	69b8      	ldr	r0, [r7, #24]
 800f7ca:	f000 fef9 	bl	80105c0 <xQueueReceiveFromISR>
 800f7ce:	4603      	mov	r3, r0
 800f7d0:	2b01      	cmp	r3, #1
 800f7d2:	d003      	beq.n	800f7dc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f7d4:	f06f 0302 	mvn.w	r3, #2
 800f7d8:	61fb      	str	r3, [r7, #28]
 800f7da:	e027      	b.n	800f82c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f7dc:	693b      	ldr	r3, [r7, #16]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d024      	beq.n	800f82c <osMessageQueueGet+0xac>
 800f7e2:	4b15      	ldr	r3, [pc, #84]	; (800f838 <osMessageQueueGet+0xb8>)
 800f7e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7e8:	601a      	str	r2, [r3, #0]
 800f7ea:	f3bf 8f4f 	dsb	sy
 800f7ee:	f3bf 8f6f 	isb	sy
 800f7f2:	e01b      	b.n	800f82c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f7f4:	69bb      	ldr	r3, [r7, #24]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d002      	beq.n	800f800 <osMessageQueueGet+0x80>
 800f7fa:	68bb      	ldr	r3, [r7, #8]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d103      	bne.n	800f808 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f800:	f06f 0303 	mvn.w	r3, #3
 800f804:	61fb      	str	r3, [r7, #28]
 800f806:	e011      	b.n	800f82c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f808:	683a      	ldr	r2, [r7, #0]
 800f80a:	68b9      	ldr	r1, [r7, #8]
 800f80c:	69b8      	ldr	r0, [r7, #24]
 800f80e:	f000 fceb 	bl	80101e8 <xQueueReceive>
 800f812:	4603      	mov	r3, r0
 800f814:	2b01      	cmp	r3, #1
 800f816:	d009      	beq.n	800f82c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f818:	683b      	ldr	r3, [r7, #0]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d003      	beq.n	800f826 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f81e:	f06f 0301 	mvn.w	r3, #1
 800f822:	61fb      	str	r3, [r7, #28]
 800f824:	e002      	b.n	800f82c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f826:	f06f 0302 	mvn.w	r3, #2
 800f82a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f82c:	69fb      	ldr	r3, [r7, #28]
}
 800f82e:	4618      	mov	r0, r3
 800f830:	3720      	adds	r7, #32
 800f832:	46bd      	mov	sp, r7
 800f834:	bd80      	pop	{r7, pc}
 800f836:	bf00      	nop
 800f838:	e000ed04 	.word	0xe000ed04

0800f83c <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800f83c:	b580      	push	{r7, lr}
 800f83e:	b086      	sub	sp, #24
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800f848:	693b      	ldr	r3, [r7, #16]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d102      	bne.n	800f854 <osMessageQueueGetCount+0x18>
    count = 0U;
 800f84e:	2300      	movs	r3, #0
 800f850:	617b      	str	r3, [r7, #20]
 800f852:	e00e      	b.n	800f872 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f854:	f3ef 8305 	mrs	r3, IPSR
 800f858:	60fb      	str	r3, [r7, #12]
  return(result);
 800f85a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d004      	beq.n	800f86a <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800f860:	6938      	ldr	r0, [r7, #16]
 800f862:	f000 ff4b 	bl	80106fc <uxQueueMessagesWaitingFromISR>
 800f866:	6178      	str	r0, [r7, #20]
 800f868:	e003      	b.n	800f872 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800f86a:	6938      	ldr	r0, [r7, #16]
 800f86c:	f000 ff28 	bl	80106c0 <uxQueueMessagesWaiting>
 800f870:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800f872:	697b      	ldr	r3, [r7, #20]
}
 800f874:	4618      	mov	r0, r3
 800f876:	3718      	adds	r7, #24
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}

0800f87c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f87c:	b480      	push	{r7}
 800f87e:	b085      	sub	sp, #20
 800f880:	af00      	add	r7, sp, #0
 800f882:	60f8      	str	r0, [r7, #12]
 800f884:	60b9      	str	r1, [r7, #8]
 800f886:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	4a07      	ldr	r2, [pc, #28]	; (800f8a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800f88c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	4a06      	ldr	r2, [pc, #24]	; (800f8ac <vApplicationGetIdleTaskMemory+0x30>)
 800f892:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	2280      	movs	r2, #128	; 0x80
 800f898:	601a      	str	r2, [r3, #0]
}
 800f89a:	bf00      	nop
 800f89c:	3714      	adds	r7, #20
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a4:	4770      	bx	lr
 800f8a6:	bf00      	nop
 800f8a8:	200074a8 	.word	0x200074a8
 800f8ac:	20007564 	.word	0x20007564

0800f8b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f8b0:	b480      	push	{r7}
 800f8b2:	b085      	sub	sp, #20
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	60f8      	str	r0, [r7, #12]
 800f8b8:	60b9      	str	r1, [r7, #8]
 800f8ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	4a07      	ldr	r2, [pc, #28]	; (800f8dc <vApplicationGetTimerTaskMemory+0x2c>)
 800f8c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f8c2:	68bb      	ldr	r3, [r7, #8]
 800f8c4:	4a06      	ldr	r2, [pc, #24]	; (800f8e0 <vApplicationGetTimerTaskMemory+0x30>)
 800f8c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f8ce:	601a      	str	r2, [r3, #0]
}
 800f8d0:	bf00      	nop
 800f8d2:	3714      	adds	r7, #20
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8da:	4770      	bx	lr
 800f8dc:	20007764 	.word	0x20007764
 800f8e0:	20007820 	.word	0x20007820

0800f8e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f8e4:	b480      	push	{r7}
 800f8e6:	b083      	sub	sp, #12
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	f103 0208 	add.w	r2, r3, #8
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f8fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	f103 0208 	add.w	r2, r3, #8
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	f103 0208 	add.w	r2, r3, #8
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	2200      	movs	r2, #0
 800f916:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f918:	bf00      	nop
 800f91a:	370c      	adds	r7, #12
 800f91c:	46bd      	mov	sp, r7
 800f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f922:	4770      	bx	lr

0800f924 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f924:	b480      	push	{r7}
 800f926:	b083      	sub	sp, #12
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	2200      	movs	r2, #0
 800f930:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f932:	bf00      	nop
 800f934:	370c      	adds	r7, #12
 800f936:	46bd      	mov	sp, r7
 800f938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93c:	4770      	bx	lr

0800f93e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f93e:	b480      	push	{r7}
 800f940:	b085      	sub	sp, #20
 800f942:	af00      	add	r7, sp, #0
 800f944:	6078      	str	r0, [r7, #4]
 800f946:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	685b      	ldr	r3, [r3, #4]
 800f94c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	68fa      	ldr	r2, [r7, #12]
 800f952:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	689a      	ldr	r2, [r3, #8]
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	689b      	ldr	r3, [r3, #8]
 800f960:	683a      	ldr	r2, [r7, #0]
 800f962:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	683a      	ldr	r2, [r7, #0]
 800f968:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	687a      	ldr	r2, [r7, #4]
 800f96e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	1c5a      	adds	r2, r3, #1
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	601a      	str	r2, [r3, #0]
}
 800f97a:	bf00      	nop
 800f97c:	3714      	adds	r7, #20
 800f97e:	46bd      	mov	sp, r7
 800f980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f984:	4770      	bx	lr

0800f986 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f986:	b480      	push	{r7}
 800f988:	b085      	sub	sp, #20
 800f98a:	af00      	add	r7, sp, #0
 800f98c:	6078      	str	r0, [r7, #4]
 800f98e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f996:	68bb      	ldr	r3, [r7, #8]
 800f998:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f99c:	d103      	bne.n	800f9a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	691b      	ldr	r3, [r3, #16]
 800f9a2:	60fb      	str	r3, [r7, #12]
 800f9a4:	e00c      	b.n	800f9c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	3308      	adds	r3, #8
 800f9aa:	60fb      	str	r3, [r7, #12]
 800f9ac:	e002      	b.n	800f9b4 <vListInsert+0x2e>
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	685b      	ldr	r3, [r3, #4]
 800f9b2:	60fb      	str	r3, [r7, #12]
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	685b      	ldr	r3, [r3, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	68ba      	ldr	r2, [r7, #8]
 800f9bc:	429a      	cmp	r2, r3
 800f9be:	d2f6      	bcs.n	800f9ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	685a      	ldr	r2, [r3, #4]
 800f9c4:	683b      	ldr	r3, [r7, #0]
 800f9c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	685b      	ldr	r3, [r3, #4]
 800f9cc:	683a      	ldr	r2, [r7, #0]
 800f9ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	68fa      	ldr	r2, [r7, #12]
 800f9d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	683a      	ldr	r2, [r7, #0]
 800f9da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f9dc:	683b      	ldr	r3, [r7, #0]
 800f9de:	687a      	ldr	r2, [r7, #4]
 800f9e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	1c5a      	adds	r2, r3, #1
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	601a      	str	r2, [r3, #0]
}
 800f9ec:	bf00      	nop
 800f9ee:	3714      	adds	r7, #20
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f6:	4770      	bx	lr

0800f9f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f9f8:	b480      	push	{r7}
 800f9fa:	b085      	sub	sp, #20
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	691b      	ldr	r3, [r3, #16]
 800fa04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	685b      	ldr	r3, [r3, #4]
 800fa0a:	687a      	ldr	r2, [r7, #4]
 800fa0c:	6892      	ldr	r2, [r2, #8]
 800fa0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	689b      	ldr	r3, [r3, #8]
 800fa14:	687a      	ldr	r2, [r7, #4]
 800fa16:	6852      	ldr	r2, [r2, #4]
 800fa18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	685b      	ldr	r3, [r3, #4]
 800fa1e:	687a      	ldr	r2, [r7, #4]
 800fa20:	429a      	cmp	r2, r3
 800fa22:	d103      	bne.n	800fa2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	689a      	ldr	r2, [r3, #8]
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	1e5a      	subs	r2, r3, #1
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	3714      	adds	r7, #20
 800fa44:	46bd      	mov	sp, r7
 800fa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4a:	4770      	bx	lr

0800fa4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b084      	sub	sp, #16
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	6078      	str	r0, [r7, #4]
 800fa54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d10a      	bne.n	800fa76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa64:	f383 8811 	msr	BASEPRI, r3
 800fa68:	f3bf 8f6f 	isb	sy
 800fa6c:	f3bf 8f4f 	dsb	sy
 800fa70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fa72:	bf00      	nop
 800fa74:	e7fe      	b.n	800fa74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fa76:	f002 fd15 	bl	80124a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	681a      	ldr	r2, [r3, #0]
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa82:	68f9      	ldr	r1, [r7, #12]
 800fa84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fa86:	fb01 f303 	mul.w	r3, r1, r3
 800fa8a:	441a      	add	r2, r3
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	2200      	movs	r2, #0
 800fa94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	681a      	ldr	r2, [r3, #0]
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	681a      	ldr	r2, [r3, #0]
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800faa6:	3b01      	subs	r3, #1
 800faa8:	68f9      	ldr	r1, [r7, #12]
 800faaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800faac:	fb01 f303 	mul.w	r3, r1, r3
 800fab0:	441a      	add	r2, r3
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	22ff      	movs	r2, #255	; 0xff
 800faba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	22ff      	movs	r2, #255	; 0xff
 800fac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800fac6:	683b      	ldr	r3, [r7, #0]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d114      	bne.n	800faf6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	691b      	ldr	r3, [r3, #16]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d01a      	beq.n	800fb0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	3310      	adds	r3, #16
 800fad8:	4618      	mov	r0, r3
 800fada:	f001 fcc5 	bl	8011468 <xTaskRemoveFromEventList>
 800fade:	4603      	mov	r3, r0
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d012      	beq.n	800fb0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fae4:	4b0c      	ldr	r3, [pc, #48]	; (800fb18 <xQueueGenericReset+0xcc>)
 800fae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800faea:	601a      	str	r2, [r3, #0]
 800faec:	f3bf 8f4f 	dsb	sy
 800faf0:	f3bf 8f6f 	isb	sy
 800faf4:	e009      	b.n	800fb0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	3310      	adds	r3, #16
 800fafa:	4618      	mov	r0, r3
 800fafc:	f7ff fef2 	bl	800f8e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	3324      	adds	r3, #36	; 0x24
 800fb04:	4618      	mov	r0, r3
 800fb06:	f7ff feed 	bl	800f8e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fb0a:	f002 fcfb 	bl	8012504 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fb0e:	2301      	movs	r3, #1
}
 800fb10:	4618      	mov	r0, r3
 800fb12:	3710      	adds	r7, #16
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bd80      	pop	{r7, pc}
 800fb18:	e000ed04 	.word	0xe000ed04

0800fb1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fb1c:	b580      	push	{r7, lr}
 800fb1e:	b08e      	sub	sp, #56	; 0x38
 800fb20:	af02      	add	r7, sp, #8
 800fb22:	60f8      	str	r0, [r7, #12]
 800fb24:	60b9      	str	r1, [r7, #8]
 800fb26:	607a      	str	r2, [r7, #4]
 800fb28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d10a      	bne.n	800fb46 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800fb30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb34:	f383 8811 	msr	BASEPRI, r3
 800fb38:	f3bf 8f6f 	isb	sy
 800fb3c:	f3bf 8f4f 	dsb	sy
 800fb40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fb42:	bf00      	nop
 800fb44:	e7fe      	b.n	800fb44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d10a      	bne.n	800fb62 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800fb4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb50:	f383 8811 	msr	BASEPRI, r3
 800fb54:	f3bf 8f6f 	isb	sy
 800fb58:	f3bf 8f4f 	dsb	sy
 800fb5c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fb5e:	bf00      	nop
 800fb60:	e7fe      	b.n	800fb60 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d002      	beq.n	800fb6e <xQueueGenericCreateStatic+0x52>
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d001      	beq.n	800fb72 <xQueueGenericCreateStatic+0x56>
 800fb6e:	2301      	movs	r3, #1
 800fb70:	e000      	b.n	800fb74 <xQueueGenericCreateStatic+0x58>
 800fb72:	2300      	movs	r3, #0
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d10a      	bne.n	800fb8e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800fb78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb7c:	f383 8811 	msr	BASEPRI, r3
 800fb80:	f3bf 8f6f 	isb	sy
 800fb84:	f3bf 8f4f 	dsb	sy
 800fb88:	623b      	str	r3, [r7, #32]
}
 800fb8a:	bf00      	nop
 800fb8c:	e7fe      	b.n	800fb8c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d102      	bne.n	800fb9a <xQueueGenericCreateStatic+0x7e>
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d101      	bne.n	800fb9e <xQueueGenericCreateStatic+0x82>
 800fb9a:	2301      	movs	r3, #1
 800fb9c:	e000      	b.n	800fba0 <xQueueGenericCreateStatic+0x84>
 800fb9e:	2300      	movs	r3, #0
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d10a      	bne.n	800fbba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800fba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba8:	f383 8811 	msr	BASEPRI, r3
 800fbac:	f3bf 8f6f 	isb	sy
 800fbb0:	f3bf 8f4f 	dsb	sy
 800fbb4:	61fb      	str	r3, [r7, #28]
}
 800fbb6:	bf00      	nop
 800fbb8:	e7fe      	b.n	800fbb8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fbba:	2350      	movs	r3, #80	; 0x50
 800fbbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fbbe:	697b      	ldr	r3, [r7, #20]
 800fbc0:	2b50      	cmp	r3, #80	; 0x50
 800fbc2:	d00a      	beq.n	800fbda <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800fbc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbc8:	f383 8811 	msr	BASEPRI, r3
 800fbcc:	f3bf 8f6f 	isb	sy
 800fbd0:	f3bf 8f4f 	dsb	sy
 800fbd4:	61bb      	str	r3, [r7, #24]
}
 800fbd6:	bf00      	nop
 800fbd8:	e7fe      	b.n	800fbd8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fbda:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800fbe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d00d      	beq.n	800fc02 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fbe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbe8:	2201      	movs	r2, #1
 800fbea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fbee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800fbf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbf4:	9300      	str	r3, [sp, #0]
 800fbf6:	4613      	mov	r3, r2
 800fbf8:	687a      	ldr	r2, [r7, #4]
 800fbfa:	68b9      	ldr	r1, [r7, #8]
 800fbfc:	68f8      	ldr	r0, [r7, #12]
 800fbfe:	f000 f83f 	bl	800fc80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fc02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800fc04:	4618      	mov	r0, r3
 800fc06:	3730      	adds	r7, #48	; 0x30
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	bd80      	pop	{r7, pc}

0800fc0c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b08a      	sub	sp, #40	; 0x28
 800fc10:	af02      	add	r7, sp, #8
 800fc12:	60f8      	str	r0, [r7, #12]
 800fc14:	60b9      	str	r1, [r7, #8]
 800fc16:	4613      	mov	r3, r2
 800fc18:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d10a      	bne.n	800fc36 <xQueueGenericCreate+0x2a>
	__asm volatile
 800fc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc24:	f383 8811 	msr	BASEPRI, r3
 800fc28:	f3bf 8f6f 	isb	sy
 800fc2c:	f3bf 8f4f 	dsb	sy
 800fc30:	613b      	str	r3, [r7, #16]
}
 800fc32:	bf00      	nop
 800fc34:	e7fe      	b.n	800fc34 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	68ba      	ldr	r2, [r7, #8]
 800fc3a:	fb02 f303 	mul.w	r3, r2, r3
 800fc3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fc40:	69fb      	ldr	r3, [r7, #28]
 800fc42:	3350      	adds	r3, #80	; 0x50
 800fc44:	4618      	mov	r0, r3
 800fc46:	f002 fd4f 	bl	80126e8 <pvPortMalloc>
 800fc4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fc4c:	69bb      	ldr	r3, [r7, #24]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d011      	beq.n	800fc76 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fc52:	69bb      	ldr	r3, [r7, #24]
 800fc54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fc56:	697b      	ldr	r3, [r7, #20]
 800fc58:	3350      	adds	r3, #80	; 0x50
 800fc5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fc5c:	69bb      	ldr	r3, [r7, #24]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fc64:	79fa      	ldrb	r2, [r7, #7]
 800fc66:	69bb      	ldr	r3, [r7, #24]
 800fc68:	9300      	str	r3, [sp, #0]
 800fc6a:	4613      	mov	r3, r2
 800fc6c:	697a      	ldr	r2, [r7, #20]
 800fc6e:	68b9      	ldr	r1, [r7, #8]
 800fc70:	68f8      	ldr	r0, [r7, #12]
 800fc72:	f000 f805 	bl	800fc80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fc76:	69bb      	ldr	r3, [r7, #24]
	}
 800fc78:	4618      	mov	r0, r3
 800fc7a:	3720      	adds	r7, #32
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	bd80      	pop	{r7, pc}

0800fc80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	60f8      	str	r0, [r7, #12]
 800fc88:	60b9      	str	r1, [r7, #8]
 800fc8a:	607a      	str	r2, [r7, #4]
 800fc8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d103      	bne.n	800fc9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fc94:	69bb      	ldr	r3, [r7, #24]
 800fc96:	69ba      	ldr	r2, [r7, #24]
 800fc98:	601a      	str	r2, [r3, #0]
 800fc9a:	e002      	b.n	800fca2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fc9c:	69bb      	ldr	r3, [r7, #24]
 800fc9e:	687a      	ldr	r2, [r7, #4]
 800fca0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fca2:	69bb      	ldr	r3, [r7, #24]
 800fca4:	68fa      	ldr	r2, [r7, #12]
 800fca6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fca8:	69bb      	ldr	r3, [r7, #24]
 800fcaa:	68ba      	ldr	r2, [r7, #8]
 800fcac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fcae:	2101      	movs	r1, #1
 800fcb0:	69b8      	ldr	r0, [r7, #24]
 800fcb2:	f7ff fecb 	bl	800fa4c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fcb6:	69bb      	ldr	r3, [r7, #24]
 800fcb8:	78fa      	ldrb	r2, [r7, #3]
 800fcba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fcbe:	bf00      	nop
 800fcc0:	3710      	adds	r7, #16
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}

0800fcc6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800fcc6:	b580      	push	{r7, lr}
 800fcc8:	b08a      	sub	sp, #40	; 0x28
 800fcca:	af02      	add	r7, sp, #8
 800fccc:	60f8      	str	r0, [r7, #12]
 800fcce:	60b9      	str	r1, [r7, #8]
 800fcd0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d10a      	bne.n	800fcee <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800fcd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcdc:	f383 8811 	msr	BASEPRI, r3
 800fce0:	f3bf 8f6f 	isb	sy
 800fce4:	f3bf 8f4f 	dsb	sy
 800fce8:	61bb      	str	r3, [r7, #24]
}
 800fcea:	bf00      	nop
 800fcec:	e7fe      	b.n	800fcec <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fcee:	68ba      	ldr	r2, [r7, #8]
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	429a      	cmp	r2, r3
 800fcf4:	d90a      	bls.n	800fd0c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800fcf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcfa:	f383 8811 	msr	BASEPRI, r3
 800fcfe:	f3bf 8f6f 	isb	sy
 800fd02:	f3bf 8f4f 	dsb	sy
 800fd06:	617b      	str	r3, [r7, #20]
}
 800fd08:	bf00      	nop
 800fd0a:	e7fe      	b.n	800fd0a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fd0c:	2302      	movs	r3, #2
 800fd0e:	9300      	str	r3, [sp, #0]
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	2200      	movs	r2, #0
 800fd14:	2100      	movs	r1, #0
 800fd16:	68f8      	ldr	r0, [r7, #12]
 800fd18:	f7ff ff00 	bl	800fb1c <xQueueGenericCreateStatic>
 800fd1c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800fd1e:	69fb      	ldr	r3, [r7, #28]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d002      	beq.n	800fd2a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fd24:	69fb      	ldr	r3, [r7, #28]
 800fd26:	68ba      	ldr	r2, [r7, #8]
 800fd28:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fd2a:	69fb      	ldr	r3, [r7, #28]
	}
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	3720      	adds	r7, #32
 800fd30:	46bd      	mov	sp, r7
 800fd32:	bd80      	pop	{r7, pc}

0800fd34 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b086      	sub	sp, #24
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
 800fd3c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d10a      	bne.n	800fd5a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800fd44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd48:	f383 8811 	msr	BASEPRI, r3
 800fd4c:	f3bf 8f6f 	isb	sy
 800fd50:	f3bf 8f4f 	dsb	sy
 800fd54:	613b      	str	r3, [r7, #16]
}
 800fd56:	bf00      	nop
 800fd58:	e7fe      	b.n	800fd58 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fd5a:	683a      	ldr	r2, [r7, #0]
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	429a      	cmp	r2, r3
 800fd60:	d90a      	bls.n	800fd78 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800fd62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd66:	f383 8811 	msr	BASEPRI, r3
 800fd6a:	f3bf 8f6f 	isb	sy
 800fd6e:	f3bf 8f4f 	dsb	sy
 800fd72:	60fb      	str	r3, [r7, #12]
}
 800fd74:	bf00      	nop
 800fd76:	e7fe      	b.n	800fd76 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fd78:	2202      	movs	r2, #2
 800fd7a:	2100      	movs	r1, #0
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f7ff ff45 	bl	800fc0c <xQueueGenericCreate>
 800fd82:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d002      	beq.n	800fd90 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fd8a:	697b      	ldr	r3, [r7, #20]
 800fd8c:	683a      	ldr	r2, [r7, #0]
 800fd8e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fd90:	697b      	ldr	r3, [r7, #20]
	}
 800fd92:	4618      	mov	r0, r3
 800fd94:	3718      	adds	r7, #24
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}
	...

0800fd9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fd9c:	b580      	push	{r7, lr}
 800fd9e:	b08e      	sub	sp, #56	; 0x38
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	60f8      	str	r0, [r7, #12]
 800fda4:	60b9      	str	r1, [r7, #8]
 800fda6:	607a      	str	r2, [r7, #4]
 800fda8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fdaa:	2300      	movs	r3, #0
 800fdac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fdb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d10a      	bne.n	800fdce <xQueueGenericSend+0x32>
	__asm volatile
 800fdb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdbc:	f383 8811 	msr	BASEPRI, r3
 800fdc0:	f3bf 8f6f 	isb	sy
 800fdc4:	f3bf 8f4f 	dsb	sy
 800fdc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fdca:	bf00      	nop
 800fdcc:	e7fe      	b.n	800fdcc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fdce:	68bb      	ldr	r3, [r7, #8]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d103      	bne.n	800fddc <xQueueGenericSend+0x40>
 800fdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d101      	bne.n	800fde0 <xQueueGenericSend+0x44>
 800fddc:	2301      	movs	r3, #1
 800fdde:	e000      	b.n	800fde2 <xQueueGenericSend+0x46>
 800fde0:	2300      	movs	r3, #0
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d10a      	bne.n	800fdfc <xQueueGenericSend+0x60>
	__asm volatile
 800fde6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdea:	f383 8811 	msr	BASEPRI, r3
 800fdee:	f3bf 8f6f 	isb	sy
 800fdf2:	f3bf 8f4f 	dsb	sy
 800fdf6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fdf8:	bf00      	nop
 800fdfa:	e7fe      	b.n	800fdfa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	2b02      	cmp	r3, #2
 800fe00:	d103      	bne.n	800fe0a <xQueueGenericSend+0x6e>
 800fe02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe06:	2b01      	cmp	r3, #1
 800fe08:	d101      	bne.n	800fe0e <xQueueGenericSend+0x72>
 800fe0a:	2301      	movs	r3, #1
 800fe0c:	e000      	b.n	800fe10 <xQueueGenericSend+0x74>
 800fe0e:	2300      	movs	r3, #0
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d10a      	bne.n	800fe2a <xQueueGenericSend+0x8e>
	__asm volatile
 800fe14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe18:	f383 8811 	msr	BASEPRI, r3
 800fe1c:	f3bf 8f6f 	isb	sy
 800fe20:	f3bf 8f4f 	dsb	sy
 800fe24:	623b      	str	r3, [r7, #32]
}
 800fe26:	bf00      	nop
 800fe28:	e7fe      	b.n	800fe28 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fe2a:	f001 fcdf 	bl	80117ec <xTaskGetSchedulerState>
 800fe2e:	4603      	mov	r3, r0
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d102      	bne.n	800fe3a <xQueueGenericSend+0x9e>
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d101      	bne.n	800fe3e <xQueueGenericSend+0xa2>
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	e000      	b.n	800fe40 <xQueueGenericSend+0xa4>
 800fe3e:	2300      	movs	r3, #0
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d10a      	bne.n	800fe5a <xQueueGenericSend+0xbe>
	__asm volatile
 800fe44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe48:	f383 8811 	msr	BASEPRI, r3
 800fe4c:	f3bf 8f6f 	isb	sy
 800fe50:	f3bf 8f4f 	dsb	sy
 800fe54:	61fb      	str	r3, [r7, #28]
}
 800fe56:	bf00      	nop
 800fe58:	e7fe      	b.n	800fe58 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fe5a:	f002 fb23 	bl	80124a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fe5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fe62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe66:	429a      	cmp	r2, r3
 800fe68:	d302      	bcc.n	800fe70 <xQueueGenericSend+0xd4>
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	2b02      	cmp	r3, #2
 800fe6e:	d129      	bne.n	800fec4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fe70:	683a      	ldr	r2, [r7, #0]
 800fe72:	68b9      	ldr	r1, [r7, #8]
 800fe74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe76:	f000 fc9a 	bl	80107ae <prvCopyDataToQueue>
 800fe7a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fe7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d010      	beq.n	800fea6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fe84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe86:	3324      	adds	r3, #36	; 0x24
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f001 faed 	bl	8011468 <xTaskRemoveFromEventList>
 800fe8e:	4603      	mov	r3, r0
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d013      	beq.n	800febc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fe94:	4b3f      	ldr	r3, [pc, #252]	; (800ff94 <xQueueGenericSend+0x1f8>)
 800fe96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe9a:	601a      	str	r2, [r3, #0]
 800fe9c:	f3bf 8f4f 	dsb	sy
 800fea0:	f3bf 8f6f 	isb	sy
 800fea4:	e00a      	b.n	800febc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d007      	beq.n	800febc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800feac:	4b39      	ldr	r3, [pc, #228]	; (800ff94 <xQueueGenericSend+0x1f8>)
 800feae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800feb2:	601a      	str	r2, [r3, #0]
 800feb4:	f3bf 8f4f 	dsb	sy
 800feb8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800febc:	f002 fb22 	bl	8012504 <vPortExitCritical>
				return pdPASS;
 800fec0:	2301      	movs	r3, #1
 800fec2:	e063      	b.n	800ff8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d103      	bne.n	800fed2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800feca:	f002 fb1b 	bl	8012504 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fece:	2300      	movs	r3, #0
 800fed0:	e05c      	b.n	800ff8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d106      	bne.n	800fee6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fed8:	f107 0314 	add.w	r3, r7, #20
 800fedc:	4618      	mov	r0, r3
 800fede:	f001 fb27 	bl	8011530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fee2:	2301      	movs	r3, #1
 800fee4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fee6:	f002 fb0d 	bl	8012504 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800feea:	f001 f893 	bl	8011014 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800feee:	f002 fad9 	bl	80124a4 <vPortEnterCritical>
 800fef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fef4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fef8:	b25b      	sxtb	r3, r3
 800fefa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fefe:	d103      	bne.n	800ff08 <xQueueGenericSend+0x16c>
 800ff00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff02:	2200      	movs	r2, #0
 800ff04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ff08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ff0e:	b25b      	sxtb	r3, r3
 800ff10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ff14:	d103      	bne.n	800ff1e <xQueueGenericSend+0x182>
 800ff16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff18:	2200      	movs	r2, #0
 800ff1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ff1e:	f002 faf1 	bl	8012504 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff22:	1d3a      	adds	r2, r7, #4
 800ff24:	f107 0314 	add.w	r3, r7, #20
 800ff28:	4611      	mov	r1, r2
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	f001 fb16 	bl	801155c <xTaskCheckForTimeOut>
 800ff30:	4603      	mov	r3, r0
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d124      	bne.n	800ff80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ff36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ff38:	f000 fd31 	bl	801099e <prvIsQueueFull>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d018      	beq.n	800ff74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ff42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff44:	3310      	adds	r3, #16
 800ff46:	687a      	ldr	r2, [r7, #4]
 800ff48:	4611      	mov	r1, r2
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f001 fa3c 	bl	80113c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ff50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ff52:	f000 fcbc 	bl	80108ce <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ff56:	f001 f86b 	bl	8011030 <xTaskResumeAll>
 800ff5a:	4603      	mov	r3, r0
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f47f af7c 	bne.w	800fe5a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ff62:	4b0c      	ldr	r3, [pc, #48]	; (800ff94 <xQueueGenericSend+0x1f8>)
 800ff64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff68:	601a      	str	r2, [r3, #0]
 800ff6a:	f3bf 8f4f 	dsb	sy
 800ff6e:	f3bf 8f6f 	isb	sy
 800ff72:	e772      	b.n	800fe5a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ff74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ff76:	f000 fcaa 	bl	80108ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ff7a:	f001 f859 	bl	8011030 <xTaskResumeAll>
 800ff7e:	e76c      	b.n	800fe5a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ff80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ff82:	f000 fca4 	bl	80108ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ff86:	f001 f853 	bl	8011030 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ff8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	3738      	adds	r7, #56	; 0x38
 800ff90:	46bd      	mov	sp, r7
 800ff92:	bd80      	pop	{r7, pc}
 800ff94:	e000ed04 	.word	0xe000ed04

0800ff98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b090      	sub	sp, #64	; 0x40
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	607a      	str	r2, [r7, #4]
 800ffa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ffaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d10a      	bne.n	800ffc6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ffb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffb4:	f383 8811 	msr	BASEPRI, r3
 800ffb8:	f3bf 8f6f 	isb	sy
 800ffbc:	f3bf 8f4f 	dsb	sy
 800ffc0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ffc2:	bf00      	nop
 800ffc4:	e7fe      	b.n	800ffc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ffc6:	68bb      	ldr	r3, [r7, #8]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d103      	bne.n	800ffd4 <xQueueGenericSendFromISR+0x3c>
 800ffcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d101      	bne.n	800ffd8 <xQueueGenericSendFromISR+0x40>
 800ffd4:	2301      	movs	r3, #1
 800ffd6:	e000      	b.n	800ffda <xQueueGenericSendFromISR+0x42>
 800ffd8:	2300      	movs	r3, #0
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d10a      	bne.n	800fff4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ffde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe2:	f383 8811 	msr	BASEPRI, r3
 800ffe6:	f3bf 8f6f 	isb	sy
 800ffea:	f3bf 8f4f 	dsb	sy
 800ffee:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fff0:	bf00      	nop
 800fff2:	e7fe      	b.n	800fff2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	2b02      	cmp	r3, #2
 800fff8:	d103      	bne.n	8010002 <xQueueGenericSendFromISR+0x6a>
 800fffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d101      	bne.n	8010006 <xQueueGenericSendFromISR+0x6e>
 8010002:	2301      	movs	r3, #1
 8010004:	e000      	b.n	8010008 <xQueueGenericSendFromISR+0x70>
 8010006:	2300      	movs	r3, #0
 8010008:	2b00      	cmp	r3, #0
 801000a:	d10a      	bne.n	8010022 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 801000c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010010:	f383 8811 	msr	BASEPRI, r3
 8010014:	f3bf 8f6f 	isb	sy
 8010018:	f3bf 8f4f 	dsb	sy
 801001c:	623b      	str	r3, [r7, #32]
}
 801001e:	bf00      	nop
 8010020:	e7fe      	b.n	8010020 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010022:	f002 fb21 	bl	8012668 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010026:	f3ef 8211 	mrs	r2, BASEPRI
 801002a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801002e:	f383 8811 	msr	BASEPRI, r3
 8010032:	f3bf 8f6f 	isb	sy
 8010036:	f3bf 8f4f 	dsb	sy
 801003a:	61fa      	str	r2, [r7, #28]
 801003c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801003e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010040:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010044:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801004a:	429a      	cmp	r2, r3
 801004c:	d302      	bcc.n	8010054 <xQueueGenericSendFromISR+0xbc>
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	2b02      	cmp	r3, #2
 8010052:	d12f      	bne.n	80100b4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801005a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801005e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010062:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010064:	683a      	ldr	r2, [r7, #0]
 8010066:	68b9      	ldr	r1, [r7, #8]
 8010068:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801006a:	f000 fba0 	bl	80107ae <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801006e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8010072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010076:	d112      	bne.n	801009e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801007a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801007c:	2b00      	cmp	r3, #0
 801007e:	d016      	beq.n	80100ae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010082:	3324      	adds	r3, #36	; 0x24
 8010084:	4618      	mov	r0, r3
 8010086:	f001 f9ef 	bl	8011468 <xTaskRemoveFromEventList>
 801008a:	4603      	mov	r3, r0
 801008c:	2b00      	cmp	r3, #0
 801008e:	d00e      	beq.n	80100ae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d00b      	beq.n	80100ae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	2201      	movs	r2, #1
 801009a:	601a      	str	r2, [r3, #0]
 801009c:	e007      	b.n	80100ae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801009e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80100a2:	3301      	adds	r3, #1
 80100a4:	b2db      	uxtb	r3, r3
 80100a6:	b25a      	sxtb	r2, r3
 80100a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80100ae:	2301      	movs	r3, #1
 80100b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80100b2:	e001      	b.n	80100b8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80100b4:	2300      	movs	r3, #0
 80100b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80100b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100ba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80100bc:	697b      	ldr	r3, [r7, #20]
 80100be:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80100c2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80100c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80100c6:	4618      	mov	r0, r3
 80100c8:	3740      	adds	r7, #64	; 0x40
 80100ca:	46bd      	mov	sp, r7
 80100cc:	bd80      	pop	{r7, pc}

080100ce <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80100ce:	b580      	push	{r7, lr}
 80100d0:	b08e      	sub	sp, #56	; 0x38
 80100d2:	af00      	add	r7, sp, #0
 80100d4:	6078      	str	r0, [r7, #4]
 80100d6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80100dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d10a      	bne.n	80100f8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80100e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100e6:	f383 8811 	msr	BASEPRI, r3
 80100ea:	f3bf 8f6f 	isb	sy
 80100ee:	f3bf 8f4f 	dsb	sy
 80100f2:	623b      	str	r3, [r7, #32]
}
 80100f4:	bf00      	nop
 80100f6:	e7fe      	b.n	80100f6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80100f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d00a      	beq.n	8010116 <xQueueGiveFromISR+0x48>
	__asm volatile
 8010100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010104:	f383 8811 	msr	BASEPRI, r3
 8010108:	f3bf 8f6f 	isb	sy
 801010c:	f3bf 8f4f 	dsb	sy
 8010110:	61fb      	str	r3, [r7, #28]
}
 8010112:	bf00      	nop
 8010114:	e7fe      	b.n	8010114 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d103      	bne.n	8010126 <xQueueGiveFromISR+0x58>
 801011e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010120:	689b      	ldr	r3, [r3, #8]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d101      	bne.n	801012a <xQueueGiveFromISR+0x5c>
 8010126:	2301      	movs	r3, #1
 8010128:	e000      	b.n	801012c <xQueueGiveFromISR+0x5e>
 801012a:	2300      	movs	r3, #0
 801012c:	2b00      	cmp	r3, #0
 801012e:	d10a      	bne.n	8010146 <xQueueGiveFromISR+0x78>
	__asm volatile
 8010130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010134:	f383 8811 	msr	BASEPRI, r3
 8010138:	f3bf 8f6f 	isb	sy
 801013c:	f3bf 8f4f 	dsb	sy
 8010140:	61bb      	str	r3, [r7, #24]
}
 8010142:	bf00      	nop
 8010144:	e7fe      	b.n	8010144 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010146:	f002 fa8f 	bl	8012668 <vPortValidateInterruptPriority>
	__asm volatile
 801014a:	f3ef 8211 	mrs	r2, BASEPRI
 801014e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010152:	f383 8811 	msr	BASEPRI, r3
 8010156:	f3bf 8f6f 	isb	sy
 801015a:	f3bf 8f4f 	dsb	sy
 801015e:	617a      	str	r2, [r7, #20]
 8010160:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010162:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010164:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801016a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801016c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801016e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010170:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010172:	429a      	cmp	r2, r3
 8010174:	d22b      	bcs.n	80101ce <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010178:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801017c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010182:	1c5a      	adds	r2, r3, #1
 8010184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010186:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010188:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801018c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010190:	d112      	bne.n	80101b8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010196:	2b00      	cmp	r3, #0
 8010198:	d016      	beq.n	80101c8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801019a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801019c:	3324      	adds	r3, #36	; 0x24
 801019e:	4618      	mov	r0, r3
 80101a0:	f001 f962 	bl	8011468 <xTaskRemoveFromEventList>
 80101a4:	4603      	mov	r3, r0
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d00e      	beq.n	80101c8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80101aa:	683b      	ldr	r3, [r7, #0]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d00b      	beq.n	80101c8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80101b0:	683b      	ldr	r3, [r7, #0]
 80101b2:	2201      	movs	r2, #1
 80101b4:	601a      	str	r2, [r3, #0]
 80101b6:	e007      	b.n	80101c8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80101b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80101bc:	3301      	adds	r3, #1
 80101be:	b2db      	uxtb	r3, r3
 80101c0:	b25a      	sxtb	r2, r3
 80101c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80101c8:	2301      	movs	r3, #1
 80101ca:	637b      	str	r3, [r7, #52]	; 0x34
 80101cc:	e001      	b.n	80101d2 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80101ce:	2300      	movs	r3, #0
 80101d0:	637b      	str	r3, [r7, #52]	; 0x34
 80101d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101d4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	f383 8811 	msr	BASEPRI, r3
}
 80101dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80101de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80101e0:	4618      	mov	r0, r3
 80101e2:	3738      	adds	r7, #56	; 0x38
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd80      	pop	{r7, pc}

080101e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80101e8:	b580      	push	{r7, lr}
 80101ea:	b08c      	sub	sp, #48	; 0x30
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	60f8      	str	r0, [r7, #12]
 80101f0:	60b9      	str	r1, [r7, #8]
 80101f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80101f4:	2300      	movs	r3, #0
 80101f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80101fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d10a      	bne.n	8010218 <xQueueReceive+0x30>
	__asm volatile
 8010202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010206:	f383 8811 	msr	BASEPRI, r3
 801020a:	f3bf 8f6f 	isb	sy
 801020e:	f3bf 8f4f 	dsb	sy
 8010212:	623b      	str	r3, [r7, #32]
}
 8010214:	bf00      	nop
 8010216:	e7fe      	b.n	8010216 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010218:	68bb      	ldr	r3, [r7, #8]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d103      	bne.n	8010226 <xQueueReceive+0x3e>
 801021e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010222:	2b00      	cmp	r3, #0
 8010224:	d101      	bne.n	801022a <xQueueReceive+0x42>
 8010226:	2301      	movs	r3, #1
 8010228:	e000      	b.n	801022c <xQueueReceive+0x44>
 801022a:	2300      	movs	r3, #0
 801022c:	2b00      	cmp	r3, #0
 801022e:	d10a      	bne.n	8010246 <xQueueReceive+0x5e>
	__asm volatile
 8010230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010234:	f383 8811 	msr	BASEPRI, r3
 8010238:	f3bf 8f6f 	isb	sy
 801023c:	f3bf 8f4f 	dsb	sy
 8010240:	61fb      	str	r3, [r7, #28]
}
 8010242:	bf00      	nop
 8010244:	e7fe      	b.n	8010244 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010246:	f001 fad1 	bl	80117ec <xTaskGetSchedulerState>
 801024a:	4603      	mov	r3, r0
 801024c:	2b00      	cmp	r3, #0
 801024e:	d102      	bne.n	8010256 <xQueueReceive+0x6e>
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d101      	bne.n	801025a <xQueueReceive+0x72>
 8010256:	2301      	movs	r3, #1
 8010258:	e000      	b.n	801025c <xQueueReceive+0x74>
 801025a:	2300      	movs	r3, #0
 801025c:	2b00      	cmp	r3, #0
 801025e:	d10a      	bne.n	8010276 <xQueueReceive+0x8e>
	__asm volatile
 8010260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010264:	f383 8811 	msr	BASEPRI, r3
 8010268:	f3bf 8f6f 	isb	sy
 801026c:	f3bf 8f4f 	dsb	sy
 8010270:	61bb      	str	r3, [r7, #24]
}
 8010272:	bf00      	nop
 8010274:	e7fe      	b.n	8010274 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010276:	f002 f915 	bl	80124a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801027a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801027c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801027e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010282:	2b00      	cmp	r3, #0
 8010284:	d01f      	beq.n	80102c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010286:	68b9      	ldr	r1, [r7, #8]
 8010288:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801028a:	f000 fafa 	bl	8010882 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801028e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010290:	1e5a      	subs	r2, r3, #1
 8010292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010294:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010298:	691b      	ldr	r3, [r3, #16]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d00f      	beq.n	80102be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801029e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102a0:	3310      	adds	r3, #16
 80102a2:	4618      	mov	r0, r3
 80102a4:	f001 f8e0 	bl	8011468 <xTaskRemoveFromEventList>
 80102a8:	4603      	mov	r3, r0
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d007      	beq.n	80102be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80102ae:	4b3d      	ldr	r3, [pc, #244]	; (80103a4 <xQueueReceive+0x1bc>)
 80102b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102b4:	601a      	str	r2, [r3, #0]
 80102b6:	f3bf 8f4f 	dsb	sy
 80102ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80102be:	f002 f921 	bl	8012504 <vPortExitCritical>
				return pdPASS;
 80102c2:	2301      	movs	r3, #1
 80102c4:	e069      	b.n	801039a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d103      	bne.n	80102d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80102cc:	f002 f91a 	bl	8012504 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80102d0:	2300      	movs	r3, #0
 80102d2:	e062      	b.n	801039a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80102d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d106      	bne.n	80102e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80102da:	f107 0310 	add.w	r3, r7, #16
 80102de:	4618      	mov	r0, r3
 80102e0:	f001 f926 	bl	8011530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80102e4:	2301      	movs	r3, #1
 80102e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80102e8:	f002 f90c 	bl	8012504 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80102ec:	f000 fe92 	bl	8011014 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80102f0:	f002 f8d8 	bl	80124a4 <vPortEnterCritical>
 80102f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80102fa:	b25b      	sxtb	r3, r3
 80102fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010300:	d103      	bne.n	801030a <xQueueReceive+0x122>
 8010302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010304:	2200      	movs	r2, #0
 8010306:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801030a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801030c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010310:	b25b      	sxtb	r3, r3
 8010312:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010316:	d103      	bne.n	8010320 <xQueueReceive+0x138>
 8010318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801031a:	2200      	movs	r2, #0
 801031c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010320:	f002 f8f0 	bl	8012504 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010324:	1d3a      	adds	r2, r7, #4
 8010326:	f107 0310 	add.w	r3, r7, #16
 801032a:	4611      	mov	r1, r2
 801032c:	4618      	mov	r0, r3
 801032e:	f001 f915 	bl	801155c <xTaskCheckForTimeOut>
 8010332:	4603      	mov	r3, r0
 8010334:	2b00      	cmp	r3, #0
 8010336:	d123      	bne.n	8010380 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010338:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801033a:	f000 fb1a 	bl	8010972 <prvIsQueueEmpty>
 801033e:	4603      	mov	r3, r0
 8010340:	2b00      	cmp	r3, #0
 8010342:	d017      	beq.n	8010374 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010346:	3324      	adds	r3, #36	; 0x24
 8010348:	687a      	ldr	r2, [r7, #4]
 801034a:	4611      	mov	r1, r2
 801034c:	4618      	mov	r0, r3
 801034e:	f001 f83b 	bl	80113c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010352:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010354:	f000 fabb 	bl	80108ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010358:	f000 fe6a 	bl	8011030 <xTaskResumeAll>
 801035c:	4603      	mov	r3, r0
 801035e:	2b00      	cmp	r3, #0
 8010360:	d189      	bne.n	8010276 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8010362:	4b10      	ldr	r3, [pc, #64]	; (80103a4 <xQueueReceive+0x1bc>)
 8010364:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010368:	601a      	str	r2, [r3, #0]
 801036a:	f3bf 8f4f 	dsb	sy
 801036e:	f3bf 8f6f 	isb	sy
 8010372:	e780      	b.n	8010276 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010374:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010376:	f000 faaa 	bl	80108ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801037a:	f000 fe59 	bl	8011030 <xTaskResumeAll>
 801037e:	e77a      	b.n	8010276 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010380:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010382:	f000 faa4 	bl	80108ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010386:	f000 fe53 	bl	8011030 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801038a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801038c:	f000 faf1 	bl	8010972 <prvIsQueueEmpty>
 8010390:	4603      	mov	r3, r0
 8010392:	2b00      	cmp	r3, #0
 8010394:	f43f af6f 	beq.w	8010276 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010398:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801039a:	4618      	mov	r0, r3
 801039c:	3730      	adds	r7, #48	; 0x30
 801039e:	46bd      	mov	sp, r7
 80103a0:	bd80      	pop	{r7, pc}
 80103a2:	bf00      	nop
 80103a4:	e000ed04 	.word	0xe000ed04

080103a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b08e      	sub	sp, #56	; 0x38
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
 80103b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80103b2:	2300      	movs	r3, #0
 80103b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80103ba:	2300      	movs	r3, #0
 80103bc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80103be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d10a      	bne.n	80103da <xQueueSemaphoreTake+0x32>
	__asm volatile
 80103c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103c8:	f383 8811 	msr	BASEPRI, r3
 80103cc:	f3bf 8f6f 	isb	sy
 80103d0:	f3bf 8f4f 	dsb	sy
 80103d4:	623b      	str	r3, [r7, #32]
}
 80103d6:	bf00      	nop
 80103d8:	e7fe      	b.n	80103d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80103da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d00a      	beq.n	80103f8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80103e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103e6:	f383 8811 	msr	BASEPRI, r3
 80103ea:	f3bf 8f6f 	isb	sy
 80103ee:	f3bf 8f4f 	dsb	sy
 80103f2:	61fb      	str	r3, [r7, #28]
}
 80103f4:	bf00      	nop
 80103f6:	e7fe      	b.n	80103f6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80103f8:	f001 f9f8 	bl	80117ec <xTaskGetSchedulerState>
 80103fc:	4603      	mov	r3, r0
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d102      	bne.n	8010408 <xQueueSemaphoreTake+0x60>
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d101      	bne.n	801040c <xQueueSemaphoreTake+0x64>
 8010408:	2301      	movs	r3, #1
 801040a:	e000      	b.n	801040e <xQueueSemaphoreTake+0x66>
 801040c:	2300      	movs	r3, #0
 801040e:	2b00      	cmp	r3, #0
 8010410:	d10a      	bne.n	8010428 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8010412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010416:	f383 8811 	msr	BASEPRI, r3
 801041a:	f3bf 8f6f 	isb	sy
 801041e:	f3bf 8f4f 	dsb	sy
 8010422:	61bb      	str	r3, [r7, #24]
}
 8010424:	bf00      	nop
 8010426:	e7fe      	b.n	8010426 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010428:	f002 f83c 	bl	80124a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801042c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801042e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010430:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010434:	2b00      	cmp	r3, #0
 8010436:	d024      	beq.n	8010482 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801043a:	1e5a      	subs	r2, r3, #1
 801043c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801043e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d104      	bne.n	8010452 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010448:	f001 fb46 	bl	8011ad8 <pvTaskIncrementMutexHeldCount>
 801044c:	4602      	mov	r2, r0
 801044e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010450:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010454:	691b      	ldr	r3, [r3, #16]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d00f      	beq.n	801047a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801045a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801045c:	3310      	adds	r3, #16
 801045e:	4618      	mov	r0, r3
 8010460:	f001 f802 	bl	8011468 <xTaskRemoveFromEventList>
 8010464:	4603      	mov	r3, r0
 8010466:	2b00      	cmp	r3, #0
 8010468:	d007      	beq.n	801047a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801046a:	4b54      	ldr	r3, [pc, #336]	; (80105bc <xQueueSemaphoreTake+0x214>)
 801046c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010470:	601a      	str	r2, [r3, #0]
 8010472:	f3bf 8f4f 	dsb	sy
 8010476:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801047a:	f002 f843 	bl	8012504 <vPortExitCritical>
				return pdPASS;
 801047e:	2301      	movs	r3, #1
 8010480:	e097      	b.n	80105b2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010482:	683b      	ldr	r3, [r7, #0]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d111      	bne.n	80104ac <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801048a:	2b00      	cmp	r3, #0
 801048c:	d00a      	beq.n	80104a4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 801048e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010492:	f383 8811 	msr	BASEPRI, r3
 8010496:	f3bf 8f6f 	isb	sy
 801049a:	f3bf 8f4f 	dsb	sy
 801049e:	617b      	str	r3, [r7, #20]
}
 80104a0:	bf00      	nop
 80104a2:	e7fe      	b.n	80104a2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80104a4:	f002 f82e 	bl	8012504 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80104a8:	2300      	movs	r3, #0
 80104aa:	e082      	b.n	80105b2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80104ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d106      	bne.n	80104c0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80104b2:	f107 030c 	add.w	r3, r7, #12
 80104b6:	4618      	mov	r0, r3
 80104b8:	f001 f83a 	bl	8011530 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80104bc:	2301      	movs	r3, #1
 80104be:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80104c0:	f002 f820 	bl	8012504 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80104c4:	f000 fda6 	bl	8011014 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80104c8:	f001 ffec 	bl	80124a4 <vPortEnterCritical>
 80104cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80104d2:	b25b      	sxtb	r3, r3
 80104d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80104d8:	d103      	bne.n	80104e2 <xQueueSemaphoreTake+0x13a>
 80104da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104dc:	2200      	movs	r2, #0
 80104de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80104e8:	b25b      	sxtb	r3, r3
 80104ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80104ee:	d103      	bne.n	80104f8 <xQueueSemaphoreTake+0x150>
 80104f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104f2:	2200      	movs	r2, #0
 80104f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80104f8:	f002 f804 	bl	8012504 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80104fc:	463a      	mov	r2, r7
 80104fe:	f107 030c 	add.w	r3, r7, #12
 8010502:	4611      	mov	r1, r2
 8010504:	4618      	mov	r0, r3
 8010506:	f001 f829 	bl	801155c <xTaskCheckForTimeOut>
 801050a:	4603      	mov	r3, r0
 801050c:	2b00      	cmp	r3, #0
 801050e:	d132      	bne.n	8010576 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010510:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010512:	f000 fa2e 	bl	8010972 <prvIsQueueEmpty>
 8010516:	4603      	mov	r3, r0
 8010518:	2b00      	cmp	r3, #0
 801051a:	d026      	beq.n	801056a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801051c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d109      	bne.n	8010538 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010524:	f001 ffbe 	bl	80124a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801052a:	689b      	ldr	r3, [r3, #8]
 801052c:	4618      	mov	r0, r3
 801052e:	f001 f97b 	bl	8011828 <xTaskPriorityInherit>
 8010532:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010534:	f001 ffe6 	bl	8012504 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801053a:	3324      	adds	r3, #36	; 0x24
 801053c:	683a      	ldr	r2, [r7, #0]
 801053e:	4611      	mov	r1, r2
 8010540:	4618      	mov	r0, r3
 8010542:	f000 ff41 	bl	80113c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010546:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010548:	f000 f9c1 	bl	80108ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801054c:	f000 fd70 	bl	8011030 <xTaskResumeAll>
 8010550:	4603      	mov	r3, r0
 8010552:	2b00      	cmp	r3, #0
 8010554:	f47f af68 	bne.w	8010428 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010558:	4b18      	ldr	r3, [pc, #96]	; (80105bc <xQueueSemaphoreTake+0x214>)
 801055a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801055e:	601a      	str	r2, [r3, #0]
 8010560:	f3bf 8f4f 	dsb	sy
 8010564:	f3bf 8f6f 	isb	sy
 8010568:	e75e      	b.n	8010428 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801056a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801056c:	f000 f9af 	bl	80108ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010570:	f000 fd5e 	bl	8011030 <xTaskResumeAll>
 8010574:	e758      	b.n	8010428 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010576:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010578:	f000 f9a9 	bl	80108ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801057c:	f000 fd58 	bl	8011030 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010580:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010582:	f000 f9f6 	bl	8010972 <prvIsQueueEmpty>
 8010586:	4603      	mov	r3, r0
 8010588:	2b00      	cmp	r3, #0
 801058a:	f43f af4d 	beq.w	8010428 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801058e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010590:	2b00      	cmp	r3, #0
 8010592:	d00d      	beq.n	80105b0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8010594:	f001 ff86 	bl	80124a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010598:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801059a:	f000 f8f0 	bl	801077e <prvGetDisinheritPriorityAfterTimeout>
 801059e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80105a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105a2:	689b      	ldr	r3, [r3, #8]
 80105a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80105a6:	4618      	mov	r0, r3
 80105a8:	f001 fa14 	bl	80119d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80105ac:	f001 ffaa 	bl	8012504 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80105b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3738      	adds	r7, #56	; 0x38
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}
 80105ba:	bf00      	nop
 80105bc:	e000ed04 	.word	0xe000ed04

080105c0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b08e      	sub	sp, #56	; 0x38
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	60f8      	str	r0, [r7, #12]
 80105c8:	60b9      	str	r1, [r7, #8]
 80105ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80105d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d10a      	bne.n	80105ec <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80105d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105da:	f383 8811 	msr	BASEPRI, r3
 80105de:	f3bf 8f6f 	isb	sy
 80105e2:	f3bf 8f4f 	dsb	sy
 80105e6:	623b      	str	r3, [r7, #32]
}
 80105e8:	bf00      	nop
 80105ea:	e7fe      	b.n	80105ea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d103      	bne.n	80105fa <xQueueReceiveFromISR+0x3a>
 80105f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d101      	bne.n	80105fe <xQueueReceiveFromISR+0x3e>
 80105fa:	2301      	movs	r3, #1
 80105fc:	e000      	b.n	8010600 <xQueueReceiveFromISR+0x40>
 80105fe:	2300      	movs	r3, #0
 8010600:	2b00      	cmp	r3, #0
 8010602:	d10a      	bne.n	801061a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010608:	f383 8811 	msr	BASEPRI, r3
 801060c:	f3bf 8f6f 	isb	sy
 8010610:	f3bf 8f4f 	dsb	sy
 8010614:	61fb      	str	r3, [r7, #28]
}
 8010616:	bf00      	nop
 8010618:	e7fe      	b.n	8010618 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801061a:	f002 f825 	bl	8012668 <vPortValidateInterruptPriority>
	__asm volatile
 801061e:	f3ef 8211 	mrs	r2, BASEPRI
 8010622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010626:	f383 8811 	msr	BASEPRI, r3
 801062a:	f3bf 8f6f 	isb	sy
 801062e:	f3bf 8f4f 	dsb	sy
 8010632:	61ba      	str	r2, [r7, #24]
 8010634:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010636:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010638:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801063a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801063c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801063e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010642:	2b00      	cmp	r3, #0
 8010644:	d02f      	beq.n	80106a6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010648:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801064c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010650:	68b9      	ldr	r1, [r7, #8]
 8010652:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010654:	f000 f915 	bl	8010882 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801065a:	1e5a      	subs	r2, r3, #1
 801065c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801065e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010660:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010664:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010668:	d112      	bne.n	8010690 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801066a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801066c:	691b      	ldr	r3, [r3, #16]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d016      	beq.n	80106a0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010674:	3310      	adds	r3, #16
 8010676:	4618      	mov	r0, r3
 8010678:	f000 fef6 	bl	8011468 <xTaskRemoveFromEventList>
 801067c:	4603      	mov	r3, r0
 801067e:	2b00      	cmp	r3, #0
 8010680:	d00e      	beq.n	80106a0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d00b      	beq.n	80106a0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2201      	movs	r2, #1
 801068c:	601a      	str	r2, [r3, #0]
 801068e:	e007      	b.n	80106a0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010694:	3301      	adds	r3, #1
 8010696:	b2db      	uxtb	r3, r3
 8010698:	b25a      	sxtb	r2, r3
 801069a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801069c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80106a0:	2301      	movs	r3, #1
 80106a2:	637b      	str	r3, [r7, #52]	; 0x34
 80106a4:	e001      	b.n	80106aa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80106a6:	2300      	movs	r3, #0
 80106a8:	637b      	str	r3, [r7, #52]	; 0x34
 80106aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	f383 8811 	msr	BASEPRI, r3
}
 80106b4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80106b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80106b8:	4618      	mov	r0, r3
 80106ba:	3738      	adds	r7, #56	; 0x38
 80106bc:	46bd      	mov	sp, r7
 80106be:	bd80      	pop	{r7, pc}

080106c0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b084      	sub	sp, #16
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d10a      	bne.n	80106e4 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 80106ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106d2:	f383 8811 	msr	BASEPRI, r3
 80106d6:	f3bf 8f6f 	isb	sy
 80106da:	f3bf 8f4f 	dsb	sy
 80106de:	60bb      	str	r3, [r7, #8]
}
 80106e0:	bf00      	nop
 80106e2:	e7fe      	b.n	80106e2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80106e4:	f001 fede 	bl	80124a4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80106ec:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80106ee:	f001 ff09 	bl	8012504 <vPortExitCritical>

	return uxReturn;
 80106f2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80106f4:	4618      	mov	r0, r3
 80106f6:	3710      	adds	r7, #16
 80106f8:	46bd      	mov	sp, r7
 80106fa:	bd80      	pop	{r7, pc}

080106fc <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80106fc:	b480      	push	{r7}
 80106fe:	b087      	sub	sp, #28
 8010700:	af00      	add	r7, sp, #0
 8010702:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8010708:	697b      	ldr	r3, [r7, #20]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d10a      	bne.n	8010724 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 801070e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010712:	f383 8811 	msr	BASEPRI, r3
 8010716:	f3bf 8f6f 	isb	sy
 801071a:	f3bf 8f4f 	dsb	sy
 801071e:	60fb      	str	r3, [r7, #12]
}
 8010720:	bf00      	nop
 8010722:	e7fe      	b.n	8010722 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010728:	613b      	str	r3, [r7, #16]

	return uxReturn;
 801072a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801072c:	4618      	mov	r0, r3
 801072e:	371c      	adds	r7, #28
 8010730:	46bd      	mov	sp, r7
 8010732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010736:	4770      	bx	lr

08010738 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b084      	sub	sp, #16
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d10a      	bne.n	8010760 <vQueueDelete+0x28>
	__asm volatile
 801074a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801074e:	f383 8811 	msr	BASEPRI, r3
 8010752:	f3bf 8f6f 	isb	sy
 8010756:	f3bf 8f4f 	dsb	sy
 801075a:	60bb      	str	r3, [r7, #8]
}
 801075c:	bf00      	nop
 801075e:	e7fe      	b.n	801075e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010760:	68f8      	ldr	r0, [r7, #12]
 8010762:	f000 f95f 	bl	8010a24 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801076c:	2b00      	cmp	r3, #0
 801076e:	d102      	bne.n	8010776 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8010770:	68f8      	ldr	r0, [r7, #12]
 8010772:	f002 f85d 	bl	8012830 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010776:	bf00      	nop
 8010778:	3710      	adds	r7, #16
 801077a:	46bd      	mov	sp, r7
 801077c:	bd80      	pop	{r7, pc}

0801077e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801077e:	b480      	push	{r7}
 8010780:	b085      	sub	sp, #20
 8010782:	af00      	add	r7, sp, #0
 8010784:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801078a:	2b00      	cmp	r3, #0
 801078c:	d006      	beq.n	801079c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8010798:	60fb      	str	r3, [r7, #12]
 801079a:	e001      	b.n	80107a0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801079c:	2300      	movs	r3, #0
 801079e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80107a0:	68fb      	ldr	r3, [r7, #12]
	}
 80107a2:	4618      	mov	r0, r3
 80107a4:	3714      	adds	r7, #20
 80107a6:	46bd      	mov	sp, r7
 80107a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ac:	4770      	bx	lr

080107ae <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80107ae:	b580      	push	{r7, lr}
 80107b0:	b086      	sub	sp, #24
 80107b2:	af00      	add	r7, sp, #0
 80107b4:	60f8      	str	r0, [r7, #12]
 80107b6:	60b9      	str	r1, [r7, #8]
 80107b8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80107ba:	2300      	movs	r3, #0
 80107bc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107c2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d10d      	bne.n	80107e8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d14d      	bne.n	8010870 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	689b      	ldr	r3, [r3, #8]
 80107d8:	4618      	mov	r0, r3
 80107da:	f001 f88d 	bl	80118f8 <xTaskPriorityDisinherit>
 80107de:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	2200      	movs	r2, #0
 80107e4:	609a      	str	r2, [r3, #8]
 80107e6:	e043      	b.n	8010870 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d119      	bne.n	8010822 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	6858      	ldr	r0, [r3, #4]
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107f6:	461a      	mov	r2, r3
 80107f8:	68b9      	ldr	r1, [r7, #8]
 80107fa:	f002 fb7a 	bl	8012ef2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	685a      	ldr	r2, [r3, #4]
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010806:	441a      	add	r2, r3
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	685a      	ldr	r2, [r3, #4]
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	689b      	ldr	r3, [r3, #8]
 8010814:	429a      	cmp	r2, r3
 8010816:	d32b      	bcc.n	8010870 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	681a      	ldr	r2, [r3, #0]
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	605a      	str	r2, [r3, #4]
 8010820:	e026      	b.n	8010870 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	68d8      	ldr	r0, [r3, #12]
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801082a:	461a      	mov	r2, r3
 801082c:	68b9      	ldr	r1, [r7, #8]
 801082e:	f002 fb60 	bl	8012ef2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	68da      	ldr	r2, [r3, #12]
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801083a:	425b      	negs	r3, r3
 801083c:	441a      	add	r2, r3
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	68da      	ldr	r2, [r3, #12]
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	429a      	cmp	r2, r3
 801084c:	d207      	bcs.n	801085e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	689a      	ldr	r2, [r3, #8]
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010856:	425b      	negs	r3, r3
 8010858:	441a      	add	r2, r3
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2b02      	cmp	r3, #2
 8010862:	d105      	bne.n	8010870 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010864:	693b      	ldr	r3, [r7, #16]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d002      	beq.n	8010870 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801086a:	693b      	ldr	r3, [r7, #16]
 801086c:	3b01      	subs	r3, #1
 801086e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010870:	693b      	ldr	r3, [r7, #16]
 8010872:	1c5a      	adds	r2, r3, #1
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010878:	697b      	ldr	r3, [r7, #20]
}
 801087a:	4618      	mov	r0, r3
 801087c:	3718      	adds	r7, #24
 801087e:	46bd      	mov	sp, r7
 8010880:	bd80      	pop	{r7, pc}

08010882 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010882:	b580      	push	{r7, lr}
 8010884:	b082      	sub	sp, #8
 8010886:	af00      	add	r7, sp, #0
 8010888:	6078      	str	r0, [r7, #4]
 801088a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010890:	2b00      	cmp	r3, #0
 8010892:	d018      	beq.n	80108c6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	68da      	ldr	r2, [r3, #12]
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801089c:	441a      	add	r2, r3
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	68da      	ldr	r2, [r3, #12]
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	689b      	ldr	r3, [r3, #8]
 80108aa:	429a      	cmp	r2, r3
 80108ac:	d303      	bcc.n	80108b6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681a      	ldr	r2, [r3, #0]
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	68d9      	ldr	r1, [r3, #12]
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108be:	461a      	mov	r2, r3
 80108c0:	6838      	ldr	r0, [r7, #0]
 80108c2:	f002 fb16 	bl	8012ef2 <memcpy>
	}
}
 80108c6:	bf00      	nop
 80108c8:	3708      	adds	r7, #8
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bd80      	pop	{r7, pc}

080108ce <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80108ce:	b580      	push	{r7, lr}
 80108d0:	b084      	sub	sp, #16
 80108d2:	af00      	add	r7, sp, #0
 80108d4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80108d6:	f001 fde5 	bl	80124a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80108e0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80108e2:	e011      	b.n	8010908 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d012      	beq.n	8010912 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	3324      	adds	r3, #36	; 0x24
 80108f0:	4618      	mov	r0, r3
 80108f2:	f000 fdb9 	bl	8011468 <xTaskRemoveFromEventList>
 80108f6:	4603      	mov	r3, r0
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d001      	beq.n	8010900 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80108fc:	f000 fe90 	bl	8011620 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010900:	7bfb      	ldrb	r3, [r7, #15]
 8010902:	3b01      	subs	r3, #1
 8010904:	b2db      	uxtb	r3, r3
 8010906:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010908:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801090c:	2b00      	cmp	r3, #0
 801090e:	dce9      	bgt.n	80108e4 <prvUnlockQueue+0x16>
 8010910:	e000      	b.n	8010914 <prvUnlockQueue+0x46>
					break;
 8010912:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	22ff      	movs	r2, #255	; 0xff
 8010918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801091c:	f001 fdf2 	bl	8012504 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010920:	f001 fdc0 	bl	80124a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801092a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801092c:	e011      	b.n	8010952 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	691b      	ldr	r3, [r3, #16]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d012      	beq.n	801095c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	3310      	adds	r3, #16
 801093a:	4618      	mov	r0, r3
 801093c:	f000 fd94 	bl	8011468 <xTaskRemoveFromEventList>
 8010940:	4603      	mov	r3, r0
 8010942:	2b00      	cmp	r3, #0
 8010944:	d001      	beq.n	801094a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010946:	f000 fe6b 	bl	8011620 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801094a:	7bbb      	ldrb	r3, [r7, #14]
 801094c:	3b01      	subs	r3, #1
 801094e:	b2db      	uxtb	r3, r3
 8010950:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010952:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010956:	2b00      	cmp	r3, #0
 8010958:	dce9      	bgt.n	801092e <prvUnlockQueue+0x60>
 801095a:	e000      	b.n	801095e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801095c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	22ff      	movs	r2, #255	; 0xff
 8010962:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010966:	f001 fdcd 	bl	8012504 <vPortExitCritical>
}
 801096a:	bf00      	nop
 801096c:	3710      	adds	r7, #16
 801096e:	46bd      	mov	sp, r7
 8010970:	bd80      	pop	{r7, pc}

08010972 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010972:	b580      	push	{r7, lr}
 8010974:	b084      	sub	sp, #16
 8010976:	af00      	add	r7, sp, #0
 8010978:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801097a:	f001 fd93 	bl	80124a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010982:	2b00      	cmp	r3, #0
 8010984:	d102      	bne.n	801098c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010986:	2301      	movs	r3, #1
 8010988:	60fb      	str	r3, [r7, #12]
 801098a:	e001      	b.n	8010990 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801098c:	2300      	movs	r3, #0
 801098e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010990:	f001 fdb8 	bl	8012504 <vPortExitCritical>

	return xReturn;
 8010994:	68fb      	ldr	r3, [r7, #12]
}
 8010996:	4618      	mov	r0, r3
 8010998:	3710      	adds	r7, #16
 801099a:	46bd      	mov	sp, r7
 801099c:	bd80      	pop	{r7, pc}

0801099e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801099e:	b580      	push	{r7, lr}
 80109a0:	b084      	sub	sp, #16
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80109a6:	f001 fd7d 	bl	80124a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109b2:	429a      	cmp	r2, r3
 80109b4:	d102      	bne.n	80109bc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80109b6:	2301      	movs	r3, #1
 80109b8:	60fb      	str	r3, [r7, #12]
 80109ba:	e001      	b.n	80109c0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80109bc:	2300      	movs	r3, #0
 80109be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80109c0:	f001 fda0 	bl	8012504 <vPortExitCritical>

	return xReturn;
 80109c4:	68fb      	ldr	r3, [r7, #12]
}
 80109c6:	4618      	mov	r0, r3
 80109c8:	3710      	adds	r7, #16
 80109ca:	46bd      	mov	sp, r7
 80109cc:	bd80      	pop	{r7, pc}
	...

080109d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80109d0:	b480      	push	{r7}
 80109d2:	b085      	sub	sp, #20
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
 80109d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80109da:	2300      	movs	r3, #0
 80109dc:	60fb      	str	r3, [r7, #12]
 80109de:	e014      	b.n	8010a0a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80109e0:	4a0f      	ldr	r2, [pc, #60]	; (8010a20 <vQueueAddToRegistry+0x50>)
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d10b      	bne.n	8010a04 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80109ec:	490c      	ldr	r1, [pc, #48]	; (8010a20 <vQueueAddToRegistry+0x50>)
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	683a      	ldr	r2, [r7, #0]
 80109f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80109f6:	4a0a      	ldr	r2, [pc, #40]	; (8010a20 <vQueueAddToRegistry+0x50>)
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	00db      	lsls	r3, r3, #3
 80109fc:	4413      	add	r3, r2
 80109fe:	687a      	ldr	r2, [r7, #4]
 8010a00:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010a02:	e006      	b.n	8010a12 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	3301      	adds	r3, #1
 8010a08:	60fb      	str	r3, [r7, #12]
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	2b07      	cmp	r3, #7
 8010a0e:	d9e7      	bls.n	80109e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010a10:	bf00      	nop
 8010a12:	bf00      	nop
 8010a14:	3714      	adds	r7, #20
 8010a16:	46bd      	mov	sp, r7
 8010a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1c:	4770      	bx	lr
 8010a1e:	bf00      	nop
 8010a20:	20007c20 	.word	0x20007c20

08010a24 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010a24:	b480      	push	{r7}
 8010a26:	b085      	sub	sp, #20
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	60fb      	str	r3, [r7, #12]
 8010a30:	e016      	b.n	8010a60 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010a32:	4a10      	ldr	r2, [pc, #64]	; (8010a74 <vQueueUnregisterQueue+0x50>)
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	00db      	lsls	r3, r3, #3
 8010a38:	4413      	add	r3, r2
 8010a3a:	685b      	ldr	r3, [r3, #4]
 8010a3c:	687a      	ldr	r2, [r7, #4]
 8010a3e:	429a      	cmp	r2, r3
 8010a40:	d10b      	bne.n	8010a5a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010a42:	4a0c      	ldr	r2, [pc, #48]	; (8010a74 <vQueueUnregisterQueue+0x50>)
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	2100      	movs	r1, #0
 8010a48:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010a4c:	4a09      	ldr	r2, [pc, #36]	; (8010a74 <vQueueUnregisterQueue+0x50>)
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	00db      	lsls	r3, r3, #3
 8010a52:	4413      	add	r3, r2
 8010a54:	2200      	movs	r2, #0
 8010a56:	605a      	str	r2, [r3, #4]
				break;
 8010a58:	e006      	b.n	8010a68 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	3301      	adds	r3, #1
 8010a5e:	60fb      	str	r3, [r7, #12]
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	2b07      	cmp	r3, #7
 8010a64:	d9e5      	bls.n	8010a32 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010a66:	bf00      	nop
 8010a68:	bf00      	nop
 8010a6a:	3714      	adds	r7, #20
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a72:	4770      	bx	lr
 8010a74:	20007c20 	.word	0x20007c20

08010a78 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	b086      	sub	sp, #24
 8010a7c:	af00      	add	r7, sp, #0
 8010a7e:	60f8      	str	r0, [r7, #12]
 8010a80:	60b9      	str	r1, [r7, #8]
 8010a82:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010a88:	f001 fd0c 	bl	80124a4 <vPortEnterCritical>
 8010a8c:	697b      	ldr	r3, [r7, #20]
 8010a8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a92:	b25b      	sxtb	r3, r3
 8010a94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010a98:	d103      	bne.n	8010aa2 <vQueueWaitForMessageRestricted+0x2a>
 8010a9a:	697b      	ldr	r3, [r7, #20]
 8010a9c:	2200      	movs	r2, #0
 8010a9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010aa2:	697b      	ldr	r3, [r7, #20]
 8010aa4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010aa8:	b25b      	sxtb	r3, r3
 8010aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010aae:	d103      	bne.n	8010ab8 <vQueueWaitForMessageRestricted+0x40>
 8010ab0:	697b      	ldr	r3, [r7, #20]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010ab8:	f001 fd24 	bl	8012504 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010abc:	697b      	ldr	r3, [r7, #20]
 8010abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d106      	bne.n	8010ad2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	3324      	adds	r3, #36	; 0x24
 8010ac8:	687a      	ldr	r2, [r7, #4]
 8010aca:	68b9      	ldr	r1, [r7, #8]
 8010acc:	4618      	mov	r0, r3
 8010ace:	f000 fc9f 	bl	8011410 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010ad2:	6978      	ldr	r0, [r7, #20]
 8010ad4:	f7ff fefb 	bl	80108ce <prvUnlockQueue>
	}
 8010ad8:	bf00      	nop
 8010ada:	3718      	adds	r7, #24
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}

08010ae0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b08e      	sub	sp, #56	; 0x38
 8010ae4:	af04      	add	r7, sp, #16
 8010ae6:	60f8      	str	r0, [r7, #12]
 8010ae8:	60b9      	str	r1, [r7, #8]
 8010aea:	607a      	str	r2, [r7, #4]
 8010aec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d10a      	bne.n	8010b0a <xTaskCreateStatic+0x2a>
	__asm volatile
 8010af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010af8:	f383 8811 	msr	BASEPRI, r3
 8010afc:	f3bf 8f6f 	isb	sy
 8010b00:	f3bf 8f4f 	dsb	sy
 8010b04:	623b      	str	r3, [r7, #32]
}
 8010b06:	bf00      	nop
 8010b08:	e7fe      	b.n	8010b08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d10a      	bne.n	8010b26 <xTaskCreateStatic+0x46>
	__asm volatile
 8010b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b14:	f383 8811 	msr	BASEPRI, r3
 8010b18:	f3bf 8f6f 	isb	sy
 8010b1c:	f3bf 8f4f 	dsb	sy
 8010b20:	61fb      	str	r3, [r7, #28]
}
 8010b22:	bf00      	nop
 8010b24:	e7fe      	b.n	8010b24 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010b26:	23bc      	movs	r3, #188	; 0xbc
 8010b28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010b2a:	693b      	ldr	r3, [r7, #16]
 8010b2c:	2bbc      	cmp	r3, #188	; 0xbc
 8010b2e:	d00a      	beq.n	8010b46 <xTaskCreateStatic+0x66>
	__asm volatile
 8010b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b34:	f383 8811 	msr	BASEPRI, r3
 8010b38:	f3bf 8f6f 	isb	sy
 8010b3c:	f3bf 8f4f 	dsb	sy
 8010b40:	61bb      	str	r3, [r7, #24]
}
 8010b42:	bf00      	nop
 8010b44:	e7fe      	b.n	8010b44 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010b46:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d01e      	beq.n	8010b8c <xTaskCreateStatic+0xac>
 8010b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d01b      	beq.n	8010b8c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b56:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b5c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b60:	2202      	movs	r2, #2
 8010b62:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010b66:	2300      	movs	r3, #0
 8010b68:	9303      	str	r3, [sp, #12]
 8010b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b6c:	9302      	str	r3, [sp, #8]
 8010b6e:	f107 0314 	add.w	r3, r7, #20
 8010b72:	9301      	str	r3, [sp, #4]
 8010b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b76:	9300      	str	r3, [sp, #0]
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	687a      	ldr	r2, [r7, #4]
 8010b7c:	68b9      	ldr	r1, [r7, #8]
 8010b7e:	68f8      	ldr	r0, [r7, #12]
 8010b80:	f000 f850 	bl	8010c24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010b84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010b86:	f000 f8f3 	bl	8010d70 <prvAddNewTaskToReadyList>
 8010b8a:	e001      	b.n	8010b90 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010b90:	697b      	ldr	r3, [r7, #20]
	}
 8010b92:	4618      	mov	r0, r3
 8010b94:	3728      	adds	r7, #40	; 0x28
 8010b96:	46bd      	mov	sp, r7
 8010b98:	bd80      	pop	{r7, pc}

08010b9a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010b9a:	b580      	push	{r7, lr}
 8010b9c:	b08c      	sub	sp, #48	; 0x30
 8010b9e:	af04      	add	r7, sp, #16
 8010ba0:	60f8      	str	r0, [r7, #12]
 8010ba2:	60b9      	str	r1, [r7, #8]
 8010ba4:	603b      	str	r3, [r7, #0]
 8010ba6:	4613      	mov	r3, r2
 8010ba8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010baa:	88fb      	ldrh	r3, [r7, #6]
 8010bac:	009b      	lsls	r3, r3, #2
 8010bae:	4618      	mov	r0, r3
 8010bb0:	f001 fd9a 	bl	80126e8 <pvPortMalloc>
 8010bb4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010bb6:	697b      	ldr	r3, [r7, #20]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d00e      	beq.n	8010bda <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010bbc:	20bc      	movs	r0, #188	; 0xbc
 8010bbe:	f001 fd93 	bl	80126e8 <pvPortMalloc>
 8010bc2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010bc4:	69fb      	ldr	r3, [r7, #28]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d003      	beq.n	8010bd2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010bca:	69fb      	ldr	r3, [r7, #28]
 8010bcc:	697a      	ldr	r2, [r7, #20]
 8010bce:	631a      	str	r2, [r3, #48]	; 0x30
 8010bd0:	e005      	b.n	8010bde <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010bd2:	6978      	ldr	r0, [r7, #20]
 8010bd4:	f001 fe2c 	bl	8012830 <vPortFree>
 8010bd8:	e001      	b.n	8010bde <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010bde:	69fb      	ldr	r3, [r7, #28]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d017      	beq.n	8010c14 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010be4:	69fb      	ldr	r3, [r7, #28]
 8010be6:	2200      	movs	r2, #0
 8010be8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010bec:	88fa      	ldrh	r2, [r7, #6]
 8010bee:	2300      	movs	r3, #0
 8010bf0:	9303      	str	r3, [sp, #12]
 8010bf2:	69fb      	ldr	r3, [r7, #28]
 8010bf4:	9302      	str	r3, [sp, #8]
 8010bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bf8:	9301      	str	r3, [sp, #4]
 8010bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bfc:	9300      	str	r3, [sp, #0]
 8010bfe:	683b      	ldr	r3, [r7, #0]
 8010c00:	68b9      	ldr	r1, [r7, #8]
 8010c02:	68f8      	ldr	r0, [r7, #12]
 8010c04:	f000 f80e 	bl	8010c24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c08:	69f8      	ldr	r0, [r7, #28]
 8010c0a:	f000 f8b1 	bl	8010d70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010c0e:	2301      	movs	r3, #1
 8010c10:	61bb      	str	r3, [r7, #24]
 8010c12:	e002      	b.n	8010c1a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010c14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c18:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010c1a:	69bb      	ldr	r3, [r7, #24]
	}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	3720      	adds	r7, #32
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}

08010c24 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b088      	sub	sp, #32
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	60f8      	str	r0, [r7, #12]
 8010c2c:	60b9      	str	r1, [r7, #8]
 8010c2e:	607a      	str	r2, [r7, #4]
 8010c30:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c34:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	009b      	lsls	r3, r3, #2
 8010c3a:	461a      	mov	r2, r3
 8010c3c:	21a5      	movs	r1, #165	; 0xa5
 8010c3e:	f002 f966 	bl	8012f0e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010c4c:	3b01      	subs	r3, #1
 8010c4e:	009b      	lsls	r3, r3, #2
 8010c50:	4413      	add	r3, r2
 8010c52:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010c54:	69bb      	ldr	r3, [r7, #24]
 8010c56:	f023 0307 	bic.w	r3, r3, #7
 8010c5a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010c5c:	69bb      	ldr	r3, [r7, #24]
 8010c5e:	f003 0307 	and.w	r3, r3, #7
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d00a      	beq.n	8010c7c <prvInitialiseNewTask+0x58>
	__asm volatile
 8010c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c6a:	f383 8811 	msr	BASEPRI, r3
 8010c6e:	f3bf 8f6f 	isb	sy
 8010c72:	f3bf 8f4f 	dsb	sy
 8010c76:	617b      	str	r3, [r7, #20]
}
 8010c78:	bf00      	nop
 8010c7a:	e7fe      	b.n	8010c7a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d01f      	beq.n	8010cc2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010c82:	2300      	movs	r3, #0
 8010c84:	61fb      	str	r3, [r7, #28]
 8010c86:	e012      	b.n	8010cae <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010c88:	68ba      	ldr	r2, [r7, #8]
 8010c8a:	69fb      	ldr	r3, [r7, #28]
 8010c8c:	4413      	add	r3, r2
 8010c8e:	7819      	ldrb	r1, [r3, #0]
 8010c90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c92:	69fb      	ldr	r3, [r7, #28]
 8010c94:	4413      	add	r3, r2
 8010c96:	3334      	adds	r3, #52	; 0x34
 8010c98:	460a      	mov	r2, r1
 8010c9a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010c9c:	68ba      	ldr	r2, [r7, #8]
 8010c9e:	69fb      	ldr	r3, [r7, #28]
 8010ca0:	4413      	add	r3, r2
 8010ca2:	781b      	ldrb	r3, [r3, #0]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d006      	beq.n	8010cb6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010ca8:	69fb      	ldr	r3, [r7, #28]
 8010caa:	3301      	adds	r3, #1
 8010cac:	61fb      	str	r3, [r7, #28]
 8010cae:	69fb      	ldr	r3, [r7, #28]
 8010cb0:	2b0f      	cmp	r3, #15
 8010cb2:	d9e9      	bls.n	8010c88 <prvInitialiseNewTask+0x64>
 8010cb4:	e000      	b.n	8010cb8 <prvInitialiseNewTask+0x94>
			{
				break;
 8010cb6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cba:	2200      	movs	r2, #0
 8010cbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010cc0:	e003      	b.n	8010cca <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ccc:	2b37      	cmp	r3, #55	; 0x37
 8010cce:	d901      	bls.n	8010cd4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010cd0:	2337      	movs	r3, #55	; 0x37
 8010cd2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010cd8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010cde:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ce8:	3304      	adds	r3, #4
 8010cea:	4618      	mov	r0, r3
 8010cec:	f7fe fe1a 	bl	800f924 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf2:	3318      	adds	r3, #24
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	f7fe fe15 	bl	800f924 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010cfe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d02:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d08:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d0e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d12:	2200      	movs	r2, #0
 8010d14:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d22:	3354      	adds	r3, #84	; 0x54
 8010d24:	2260      	movs	r2, #96	; 0x60
 8010d26:	2100      	movs	r1, #0
 8010d28:	4618      	mov	r0, r3
 8010d2a:	f002 f8f0 	bl	8012f0e <memset>
 8010d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d30:	4a0c      	ldr	r2, [pc, #48]	; (8010d64 <prvInitialiseNewTask+0x140>)
 8010d32:	659a      	str	r2, [r3, #88]	; 0x58
 8010d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d36:	4a0c      	ldr	r2, [pc, #48]	; (8010d68 <prvInitialiseNewTask+0x144>)
 8010d38:	65da      	str	r2, [r3, #92]	; 0x5c
 8010d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d3c:	4a0b      	ldr	r2, [pc, #44]	; (8010d6c <prvInitialiseNewTask+0x148>)
 8010d3e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010d40:	683a      	ldr	r2, [r7, #0]
 8010d42:	68f9      	ldr	r1, [r7, #12]
 8010d44:	69b8      	ldr	r0, [r7, #24]
 8010d46:	f001 fa7d 	bl	8012244 <pxPortInitialiseStack>
 8010d4a:	4602      	mov	r2, r0
 8010d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d4e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d002      	beq.n	8010d5c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d5a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d5c:	bf00      	nop
 8010d5e:	3720      	adds	r7, #32
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bd80      	pop	{r7, pc}
 8010d64:	08018e60 	.word	0x08018e60
 8010d68:	08018e80 	.word	0x08018e80
 8010d6c:	08018e40 	.word	0x08018e40

08010d70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010d70:	b580      	push	{r7, lr}
 8010d72:	b082      	sub	sp, #8
 8010d74:	af00      	add	r7, sp, #0
 8010d76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010d78:	f001 fb94 	bl	80124a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010d7c:	4b2d      	ldr	r3, [pc, #180]	; (8010e34 <prvAddNewTaskToReadyList+0xc4>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	3301      	adds	r3, #1
 8010d82:	4a2c      	ldr	r2, [pc, #176]	; (8010e34 <prvAddNewTaskToReadyList+0xc4>)
 8010d84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010d86:	4b2c      	ldr	r3, [pc, #176]	; (8010e38 <prvAddNewTaskToReadyList+0xc8>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d109      	bne.n	8010da2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010d8e:	4a2a      	ldr	r2, [pc, #168]	; (8010e38 <prvAddNewTaskToReadyList+0xc8>)
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010d94:	4b27      	ldr	r3, [pc, #156]	; (8010e34 <prvAddNewTaskToReadyList+0xc4>)
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	2b01      	cmp	r3, #1
 8010d9a:	d110      	bne.n	8010dbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010d9c:	f000 fc64 	bl	8011668 <prvInitialiseTaskLists>
 8010da0:	e00d      	b.n	8010dbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010da2:	4b26      	ldr	r3, [pc, #152]	; (8010e3c <prvAddNewTaskToReadyList+0xcc>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d109      	bne.n	8010dbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010daa:	4b23      	ldr	r3, [pc, #140]	; (8010e38 <prvAddNewTaskToReadyList+0xc8>)
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010db4:	429a      	cmp	r2, r3
 8010db6:	d802      	bhi.n	8010dbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010db8:	4a1f      	ldr	r2, [pc, #124]	; (8010e38 <prvAddNewTaskToReadyList+0xc8>)
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010dbe:	4b20      	ldr	r3, [pc, #128]	; (8010e40 <prvAddNewTaskToReadyList+0xd0>)
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	3301      	adds	r3, #1
 8010dc4:	4a1e      	ldr	r2, [pc, #120]	; (8010e40 <prvAddNewTaskToReadyList+0xd0>)
 8010dc6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010dc8:	4b1d      	ldr	r3, [pc, #116]	; (8010e40 <prvAddNewTaskToReadyList+0xd0>)
 8010dca:	681a      	ldr	r2, [r3, #0]
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dd4:	4b1b      	ldr	r3, [pc, #108]	; (8010e44 <prvAddNewTaskToReadyList+0xd4>)
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	429a      	cmp	r2, r3
 8010dda:	d903      	bls.n	8010de4 <prvAddNewTaskToReadyList+0x74>
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de0:	4a18      	ldr	r2, [pc, #96]	; (8010e44 <prvAddNewTaskToReadyList+0xd4>)
 8010de2:	6013      	str	r3, [r2, #0]
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de8:	4613      	mov	r3, r2
 8010dea:	009b      	lsls	r3, r3, #2
 8010dec:	4413      	add	r3, r2
 8010dee:	009b      	lsls	r3, r3, #2
 8010df0:	4a15      	ldr	r2, [pc, #84]	; (8010e48 <prvAddNewTaskToReadyList+0xd8>)
 8010df2:	441a      	add	r2, r3
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	3304      	adds	r3, #4
 8010df8:	4619      	mov	r1, r3
 8010dfa:	4610      	mov	r0, r2
 8010dfc:	f7fe fd9f 	bl	800f93e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010e00:	f001 fb80 	bl	8012504 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010e04:	4b0d      	ldr	r3, [pc, #52]	; (8010e3c <prvAddNewTaskToReadyList+0xcc>)
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d00e      	beq.n	8010e2a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010e0c:	4b0a      	ldr	r3, [pc, #40]	; (8010e38 <prvAddNewTaskToReadyList+0xc8>)
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e16:	429a      	cmp	r2, r3
 8010e18:	d207      	bcs.n	8010e2a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010e1a:	4b0c      	ldr	r3, [pc, #48]	; (8010e4c <prvAddNewTaskToReadyList+0xdc>)
 8010e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e20:	601a      	str	r2, [r3, #0]
 8010e22:	f3bf 8f4f 	dsb	sy
 8010e26:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010e2a:	bf00      	nop
 8010e2c:	3708      	adds	r7, #8
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}
 8010e32:	bf00      	nop
 8010e34:	20008134 	.word	0x20008134
 8010e38:	20007c60 	.word	0x20007c60
 8010e3c:	20008140 	.word	0x20008140
 8010e40:	20008150 	.word	0x20008150
 8010e44:	2000813c 	.word	0x2000813c
 8010e48:	20007c64 	.word	0x20007c64
 8010e4c:	e000ed04 	.word	0xe000ed04

08010e50 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b084      	sub	sp, #16
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8010e58:	f001 fb24 	bl	80124a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d102      	bne.n	8010e68 <vTaskDelete+0x18>
 8010e62:	4b2c      	ldr	r3, [pc, #176]	; (8010f14 <vTaskDelete+0xc4>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	e000      	b.n	8010e6a <vTaskDelete+0x1a>
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	3304      	adds	r3, #4
 8010e70:	4618      	mov	r0, r3
 8010e72:	f7fe fdc1 	bl	800f9f8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d004      	beq.n	8010e88 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	3318      	adds	r3, #24
 8010e82:	4618      	mov	r0, r3
 8010e84:	f7fe fdb8 	bl	800f9f8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8010e88:	4b23      	ldr	r3, [pc, #140]	; (8010f18 <vTaskDelete+0xc8>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	3301      	adds	r3, #1
 8010e8e:	4a22      	ldr	r2, [pc, #136]	; (8010f18 <vTaskDelete+0xc8>)
 8010e90:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8010e92:	4b20      	ldr	r3, [pc, #128]	; (8010f14 <vTaskDelete+0xc4>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	68fa      	ldr	r2, [r7, #12]
 8010e98:	429a      	cmp	r2, r3
 8010e9a:	d10b      	bne.n	8010eb4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	3304      	adds	r3, #4
 8010ea0:	4619      	mov	r1, r3
 8010ea2:	481e      	ldr	r0, [pc, #120]	; (8010f1c <vTaskDelete+0xcc>)
 8010ea4:	f7fe fd4b 	bl	800f93e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8010ea8:	4b1d      	ldr	r3, [pc, #116]	; (8010f20 <vTaskDelete+0xd0>)
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	3301      	adds	r3, #1
 8010eae:	4a1c      	ldr	r2, [pc, #112]	; (8010f20 <vTaskDelete+0xd0>)
 8010eb0:	6013      	str	r3, [r2, #0]
 8010eb2:	e009      	b.n	8010ec8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8010eb4:	4b1b      	ldr	r3, [pc, #108]	; (8010f24 <vTaskDelete+0xd4>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	3b01      	subs	r3, #1
 8010eba:	4a1a      	ldr	r2, [pc, #104]	; (8010f24 <vTaskDelete+0xd4>)
 8010ebc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8010ebe:	68f8      	ldr	r0, [r7, #12]
 8010ec0:	f000 fc40 	bl	8011744 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8010ec4:	f000 fc72 	bl	80117ac <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8010ec8:	f001 fb1c 	bl	8012504 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8010ecc:	4b16      	ldr	r3, [pc, #88]	; (8010f28 <vTaskDelete+0xd8>)
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d01b      	beq.n	8010f0c <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8010ed4:	4b0f      	ldr	r3, [pc, #60]	; (8010f14 <vTaskDelete+0xc4>)
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	68fa      	ldr	r2, [r7, #12]
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d116      	bne.n	8010f0c <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8010ede:	4b13      	ldr	r3, [pc, #76]	; (8010f2c <vTaskDelete+0xdc>)
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d00a      	beq.n	8010efc <vTaskDelete+0xac>
	__asm volatile
 8010ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eea:	f383 8811 	msr	BASEPRI, r3
 8010eee:	f3bf 8f6f 	isb	sy
 8010ef2:	f3bf 8f4f 	dsb	sy
 8010ef6:	60bb      	str	r3, [r7, #8]
}
 8010ef8:	bf00      	nop
 8010efa:	e7fe      	b.n	8010efa <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8010efc:	4b0c      	ldr	r3, [pc, #48]	; (8010f30 <vTaskDelete+0xe0>)
 8010efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f02:	601a      	str	r2, [r3, #0]
 8010f04:	f3bf 8f4f 	dsb	sy
 8010f08:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010f0c:	bf00      	nop
 8010f0e:	3710      	adds	r7, #16
 8010f10:	46bd      	mov	sp, r7
 8010f12:	bd80      	pop	{r7, pc}
 8010f14:	20007c60 	.word	0x20007c60
 8010f18:	20008150 	.word	0x20008150
 8010f1c:	20008108 	.word	0x20008108
 8010f20:	2000811c 	.word	0x2000811c
 8010f24:	20008134 	.word	0x20008134
 8010f28:	20008140 	.word	0x20008140
 8010f2c:	2000815c 	.word	0x2000815c
 8010f30:	e000ed04 	.word	0xe000ed04

08010f34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b08a      	sub	sp, #40	; 0x28
 8010f38:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010f3e:	2300      	movs	r3, #0
 8010f40:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010f42:	463a      	mov	r2, r7
 8010f44:	1d39      	adds	r1, r7, #4
 8010f46:	f107 0308 	add.w	r3, r7, #8
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f7fe fc96 	bl	800f87c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010f50:	6839      	ldr	r1, [r7, #0]
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	68ba      	ldr	r2, [r7, #8]
 8010f56:	9202      	str	r2, [sp, #8]
 8010f58:	9301      	str	r3, [sp, #4]
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	9300      	str	r3, [sp, #0]
 8010f5e:	2300      	movs	r3, #0
 8010f60:	460a      	mov	r2, r1
 8010f62:	4924      	ldr	r1, [pc, #144]	; (8010ff4 <vTaskStartScheduler+0xc0>)
 8010f64:	4824      	ldr	r0, [pc, #144]	; (8010ff8 <vTaskStartScheduler+0xc4>)
 8010f66:	f7ff fdbb 	bl	8010ae0 <xTaskCreateStatic>
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	4a23      	ldr	r2, [pc, #140]	; (8010ffc <vTaskStartScheduler+0xc8>)
 8010f6e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010f70:	4b22      	ldr	r3, [pc, #136]	; (8010ffc <vTaskStartScheduler+0xc8>)
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d002      	beq.n	8010f7e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010f78:	2301      	movs	r3, #1
 8010f7a:	617b      	str	r3, [r7, #20]
 8010f7c:	e001      	b.n	8010f82 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010f7e:	2300      	movs	r3, #0
 8010f80:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010f82:	697b      	ldr	r3, [r7, #20]
 8010f84:	2b01      	cmp	r3, #1
 8010f86:	d102      	bne.n	8010f8e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010f88:	f000 fe0e 	bl	8011ba8 <xTimerCreateTimerTask>
 8010f8c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010f8e:	697b      	ldr	r3, [r7, #20]
 8010f90:	2b01      	cmp	r3, #1
 8010f92:	d11b      	bne.n	8010fcc <vTaskStartScheduler+0x98>
	__asm volatile
 8010f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f98:	f383 8811 	msr	BASEPRI, r3
 8010f9c:	f3bf 8f6f 	isb	sy
 8010fa0:	f3bf 8f4f 	dsb	sy
 8010fa4:	613b      	str	r3, [r7, #16]
}
 8010fa6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010fa8:	4b15      	ldr	r3, [pc, #84]	; (8011000 <vTaskStartScheduler+0xcc>)
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	3354      	adds	r3, #84	; 0x54
 8010fae:	4a15      	ldr	r2, [pc, #84]	; (8011004 <vTaskStartScheduler+0xd0>)
 8010fb0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010fb2:	4b15      	ldr	r3, [pc, #84]	; (8011008 <vTaskStartScheduler+0xd4>)
 8010fb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010fb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010fba:	4b14      	ldr	r3, [pc, #80]	; (801100c <vTaskStartScheduler+0xd8>)
 8010fbc:	2201      	movs	r2, #1
 8010fbe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010fc0:	4b13      	ldr	r3, [pc, #76]	; (8011010 <vTaskStartScheduler+0xdc>)
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010fc6:	f001 f9cb 	bl	8012360 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010fca:	e00e      	b.n	8010fea <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010fcc:	697b      	ldr	r3, [r7, #20]
 8010fce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010fd2:	d10a      	bne.n	8010fea <vTaskStartScheduler+0xb6>
	__asm volatile
 8010fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fd8:	f383 8811 	msr	BASEPRI, r3
 8010fdc:	f3bf 8f6f 	isb	sy
 8010fe0:	f3bf 8f4f 	dsb	sy
 8010fe4:	60fb      	str	r3, [r7, #12]
}
 8010fe6:	bf00      	nop
 8010fe8:	e7fe      	b.n	8010fe8 <vTaskStartScheduler+0xb4>
}
 8010fea:	bf00      	nop
 8010fec:	3718      	adds	r7, #24
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	bd80      	pop	{r7, pc}
 8010ff2:	bf00      	nop
 8010ff4:	08017d20 	.word	0x08017d20
 8010ff8:	08011639 	.word	0x08011639
 8010ffc:	20008158 	.word	0x20008158
 8011000:	20007c60 	.word	0x20007c60
 8011004:	20000180 	.word	0x20000180
 8011008:	20008154 	.word	0x20008154
 801100c:	20008140 	.word	0x20008140
 8011010:	20008138 	.word	0x20008138

08011014 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011014:	b480      	push	{r7}
 8011016:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011018:	4b04      	ldr	r3, [pc, #16]	; (801102c <vTaskSuspendAll+0x18>)
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	3301      	adds	r3, #1
 801101e:	4a03      	ldr	r2, [pc, #12]	; (801102c <vTaskSuspendAll+0x18>)
 8011020:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011022:	bf00      	nop
 8011024:	46bd      	mov	sp, r7
 8011026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102a:	4770      	bx	lr
 801102c:	2000815c 	.word	0x2000815c

08011030 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011030:	b580      	push	{r7, lr}
 8011032:	b084      	sub	sp, #16
 8011034:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011036:	2300      	movs	r3, #0
 8011038:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801103a:	2300      	movs	r3, #0
 801103c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801103e:	4b42      	ldr	r3, [pc, #264]	; (8011148 <xTaskResumeAll+0x118>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d10a      	bne.n	801105c <xTaskResumeAll+0x2c>
	__asm volatile
 8011046:	f04f 0350 	mov.w	r3, #80	; 0x50
 801104a:	f383 8811 	msr	BASEPRI, r3
 801104e:	f3bf 8f6f 	isb	sy
 8011052:	f3bf 8f4f 	dsb	sy
 8011056:	603b      	str	r3, [r7, #0]
}
 8011058:	bf00      	nop
 801105a:	e7fe      	b.n	801105a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801105c:	f001 fa22 	bl	80124a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011060:	4b39      	ldr	r3, [pc, #228]	; (8011148 <xTaskResumeAll+0x118>)
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	3b01      	subs	r3, #1
 8011066:	4a38      	ldr	r2, [pc, #224]	; (8011148 <xTaskResumeAll+0x118>)
 8011068:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801106a:	4b37      	ldr	r3, [pc, #220]	; (8011148 <xTaskResumeAll+0x118>)
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d162      	bne.n	8011138 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011072:	4b36      	ldr	r3, [pc, #216]	; (801114c <xTaskResumeAll+0x11c>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	2b00      	cmp	r3, #0
 8011078:	d05e      	beq.n	8011138 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801107a:	e02f      	b.n	80110dc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801107c:	4b34      	ldr	r3, [pc, #208]	; (8011150 <xTaskResumeAll+0x120>)
 801107e:	68db      	ldr	r3, [r3, #12]
 8011080:	68db      	ldr	r3, [r3, #12]
 8011082:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	3318      	adds	r3, #24
 8011088:	4618      	mov	r0, r3
 801108a:	f7fe fcb5 	bl	800f9f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	3304      	adds	r3, #4
 8011092:	4618      	mov	r0, r3
 8011094:	f7fe fcb0 	bl	800f9f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801109c:	4b2d      	ldr	r3, [pc, #180]	; (8011154 <xTaskResumeAll+0x124>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	429a      	cmp	r2, r3
 80110a2:	d903      	bls.n	80110ac <xTaskResumeAll+0x7c>
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110a8:	4a2a      	ldr	r2, [pc, #168]	; (8011154 <xTaskResumeAll+0x124>)
 80110aa:	6013      	str	r3, [r2, #0]
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110b0:	4613      	mov	r3, r2
 80110b2:	009b      	lsls	r3, r3, #2
 80110b4:	4413      	add	r3, r2
 80110b6:	009b      	lsls	r3, r3, #2
 80110b8:	4a27      	ldr	r2, [pc, #156]	; (8011158 <xTaskResumeAll+0x128>)
 80110ba:	441a      	add	r2, r3
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	3304      	adds	r3, #4
 80110c0:	4619      	mov	r1, r3
 80110c2:	4610      	mov	r0, r2
 80110c4:	f7fe fc3b 	bl	800f93e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110cc:	4b23      	ldr	r3, [pc, #140]	; (801115c <xTaskResumeAll+0x12c>)
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110d2:	429a      	cmp	r2, r3
 80110d4:	d302      	bcc.n	80110dc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80110d6:	4b22      	ldr	r3, [pc, #136]	; (8011160 <xTaskResumeAll+0x130>)
 80110d8:	2201      	movs	r2, #1
 80110da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80110dc:	4b1c      	ldr	r3, [pc, #112]	; (8011150 <xTaskResumeAll+0x120>)
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d1cb      	bne.n	801107c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d001      	beq.n	80110ee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80110ea:	f000 fb5f 	bl	80117ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80110ee:	4b1d      	ldr	r3, [pc, #116]	; (8011164 <xTaskResumeAll+0x134>)
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d010      	beq.n	801111c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80110fa:	f000 f847 	bl	801118c <xTaskIncrementTick>
 80110fe:	4603      	mov	r3, r0
 8011100:	2b00      	cmp	r3, #0
 8011102:	d002      	beq.n	801110a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011104:	4b16      	ldr	r3, [pc, #88]	; (8011160 <xTaskResumeAll+0x130>)
 8011106:	2201      	movs	r2, #1
 8011108:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	3b01      	subs	r3, #1
 801110e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d1f1      	bne.n	80110fa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8011116:	4b13      	ldr	r3, [pc, #76]	; (8011164 <xTaskResumeAll+0x134>)
 8011118:	2200      	movs	r2, #0
 801111a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801111c:	4b10      	ldr	r3, [pc, #64]	; (8011160 <xTaskResumeAll+0x130>)
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d009      	beq.n	8011138 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011124:	2301      	movs	r3, #1
 8011126:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011128:	4b0f      	ldr	r3, [pc, #60]	; (8011168 <xTaskResumeAll+0x138>)
 801112a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801112e:	601a      	str	r2, [r3, #0]
 8011130:	f3bf 8f4f 	dsb	sy
 8011134:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011138:	f001 f9e4 	bl	8012504 <vPortExitCritical>

	return xAlreadyYielded;
 801113c:	68bb      	ldr	r3, [r7, #8]
}
 801113e:	4618      	mov	r0, r3
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	2000815c 	.word	0x2000815c
 801114c:	20008134 	.word	0x20008134
 8011150:	200080f4 	.word	0x200080f4
 8011154:	2000813c 	.word	0x2000813c
 8011158:	20007c64 	.word	0x20007c64
 801115c:	20007c60 	.word	0x20007c60
 8011160:	20008148 	.word	0x20008148
 8011164:	20008144 	.word	0x20008144
 8011168:	e000ed04 	.word	0xe000ed04

0801116c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801116c:	b480      	push	{r7}
 801116e:	b083      	sub	sp, #12
 8011170:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011172:	4b05      	ldr	r3, [pc, #20]	; (8011188 <xTaskGetTickCount+0x1c>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011178:	687b      	ldr	r3, [r7, #4]
}
 801117a:	4618      	mov	r0, r3
 801117c:	370c      	adds	r7, #12
 801117e:	46bd      	mov	sp, r7
 8011180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011184:	4770      	bx	lr
 8011186:	bf00      	nop
 8011188:	20008138 	.word	0x20008138

0801118c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801118c:	b580      	push	{r7, lr}
 801118e:	b086      	sub	sp, #24
 8011190:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011192:	2300      	movs	r3, #0
 8011194:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011196:	4b4f      	ldr	r3, [pc, #316]	; (80112d4 <xTaskIncrementTick+0x148>)
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	2b00      	cmp	r3, #0
 801119c:	f040 808f 	bne.w	80112be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80111a0:	4b4d      	ldr	r3, [pc, #308]	; (80112d8 <xTaskIncrementTick+0x14c>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	3301      	adds	r3, #1
 80111a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80111a8:	4a4b      	ldr	r2, [pc, #300]	; (80112d8 <xTaskIncrementTick+0x14c>)
 80111aa:	693b      	ldr	r3, [r7, #16]
 80111ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80111ae:	693b      	ldr	r3, [r7, #16]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d120      	bne.n	80111f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80111b4:	4b49      	ldr	r3, [pc, #292]	; (80112dc <xTaskIncrementTick+0x150>)
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d00a      	beq.n	80111d4 <xTaskIncrementTick+0x48>
	__asm volatile
 80111be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111c2:	f383 8811 	msr	BASEPRI, r3
 80111c6:	f3bf 8f6f 	isb	sy
 80111ca:	f3bf 8f4f 	dsb	sy
 80111ce:	603b      	str	r3, [r7, #0]
}
 80111d0:	bf00      	nop
 80111d2:	e7fe      	b.n	80111d2 <xTaskIncrementTick+0x46>
 80111d4:	4b41      	ldr	r3, [pc, #260]	; (80112dc <xTaskIncrementTick+0x150>)
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	60fb      	str	r3, [r7, #12]
 80111da:	4b41      	ldr	r3, [pc, #260]	; (80112e0 <xTaskIncrementTick+0x154>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	4a3f      	ldr	r2, [pc, #252]	; (80112dc <xTaskIncrementTick+0x150>)
 80111e0:	6013      	str	r3, [r2, #0]
 80111e2:	4a3f      	ldr	r2, [pc, #252]	; (80112e0 <xTaskIncrementTick+0x154>)
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	6013      	str	r3, [r2, #0]
 80111e8:	4b3e      	ldr	r3, [pc, #248]	; (80112e4 <xTaskIncrementTick+0x158>)
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	3301      	adds	r3, #1
 80111ee:	4a3d      	ldr	r2, [pc, #244]	; (80112e4 <xTaskIncrementTick+0x158>)
 80111f0:	6013      	str	r3, [r2, #0]
 80111f2:	f000 fadb 	bl	80117ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80111f6:	4b3c      	ldr	r3, [pc, #240]	; (80112e8 <xTaskIncrementTick+0x15c>)
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	693a      	ldr	r2, [r7, #16]
 80111fc:	429a      	cmp	r2, r3
 80111fe:	d349      	bcc.n	8011294 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011200:	4b36      	ldr	r3, [pc, #216]	; (80112dc <xTaskIncrementTick+0x150>)
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	2b00      	cmp	r3, #0
 8011208:	d104      	bne.n	8011214 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801120a:	4b37      	ldr	r3, [pc, #220]	; (80112e8 <xTaskIncrementTick+0x15c>)
 801120c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011210:	601a      	str	r2, [r3, #0]
					break;
 8011212:	e03f      	b.n	8011294 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011214:	4b31      	ldr	r3, [pc, #196]	; (80112dc <xTaskIncrementTick+0x150>)
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	68db      	ldr	r3, [r3, #12]
 801121a:	68db      	ldr	r3, [r3, #12]
 801121c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801121e:	68bb      	ldr	r3, [r7, #8]
 8011220:	685b      	ldr	r3, [r3, #4]
 8011222:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011224:	693a      	ldr	r2, [r7, #16]
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	429a      	cmp	r2, r3
 801122a:	d203      	bcs.n	8011234 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801122c:	4a2e      	ldr	r2, [pc, #184]	; (80112e8 <xTaskIncrementTick+0x15c>)
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011232:	e02f      	b.n	8011294 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011234:	68bb      	ldr	r3, [r7, #8]
 8011236:	3304      	adds	r3, #4
 8011238:	4618      	mov	r0, r3
 801123a:	f7fe fbdd 	bl	800f9f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801123e:	68bb      	ldr	r3, [r7, #8]
 8011240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011242:	2b00      	cmp	r3, #0
 8011244:	d004      	beq.n	8011250 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	3318      	adds	r3, #24
 801124a:	4618      	mov	r0, r3
 801124c:	f7fe fbd4 	bl	800f9f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011250:	68bb      	ldr	r3, [r7, #8]
 8011252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011254:	4b25      	ldr	r3, [pc, #148]	; (80112ec <xTaskIncrementTick+0x160>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	429a      	cmp	r2, r3
 801125a:	d903      	bls.n	8011264 <xTaskIncrementTick+0xd8>
 801125c:	68bb      	ldr	r3, [r7, #8]
 801125e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011260:	4a22      	ldr	r2, [pc, #136]	; (80112ec <xTaskIncrementTick+0x160>)
 8011262:	6013      	str	r3, [r2, #0]
 8011264:	68bb      	ldr	r3, [r7, #8]
 8011266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011268:	4613      	mov	r3, r2
 801126a:	009b      	lsls	r3, r3, #2
 801126c:	4413      	add	r3, r2
 801126e:	009b      	lsls	r3, r3, #2
 8011270:	4a1f      	ldr	r2, [pc, #124]	; (80112f0 <xTaskIncrementTick+0x164>)
 8011272:	441a      	add	r2, r3
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	3304      	adds	r3, #4
 8011278:	4619      	mov	r1, r3
 801127a:	4610      	mov	r0, r2
 801127c:	f7fe fb5f 	bl	800f93e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011284:	4b1b      	ldr	r3, [pc, #108]	; (80112f4 <xTaskIncrementTick+0x168>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801128a:	429a      	cmp	r2, r3
 801128c:	d3b8      	bcc.n	8011200 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801128e:	2301      	movs	r3, #1
 8011290:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011292:	e7b5      	b.n	8011200 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011294:	4b17      	ldr	r3, [pc, #92]	; (80112f4 <xTaskIncrementTick+0x168>)
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801129a:	4915      	ldr	r1, [pc, #84]	; (80112f0 <xTaskIncrementTick+0x164>)
 801129c:	4613      	mov	r3, r2
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	4413      	add	r3, r2
 80112a2:	009b      	lsls	r3, r3, #2
 80112a4:	440b      	add	r3, r1
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	2b01      	cmp	r3, #1
 80112aa:	d901      	bls.n	80112b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80112ac:	2301      	movs	r3, #1
 80112ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80112b0:	4b11      	ldr	r3, [pc, #68]	; (80112f8 <xTaskIncrementTick+0x16c>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d007      	beq.n	80112c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80112b8:	2301      	movs	r3, #1
 80112ba:	617b      	str	r3, [r7, #20]
 80112bc:	e004      	b.n	80112c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80112be:	4b0f      	ldr	r3, [pc, #60]	; (80112fc <xTaskIncrementTick+0x170>)
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	3301      	adds	r3, #1
 80112c4:	4a0d      	ldr	r2, [pc, #52]	; (80112fc <xTaskIncrementTick+0x170>)
 80112c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80112c8:	697b      	ldr	r3, [r7, #20]
}
 80112ca:	4618      	mov	r0, r3
 80112cc:	3718      	adds	r7, #24
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}
 80112d2:	bf00      	nop
 80112d4:	2000815c 	.word	0x2000815c
 80112d8:	20008138 	.word	0x20008138
 80112dc:	200080ec 	.word	0x200080ec
 80112e0:	200080f0 	.word	0x200080f0
 80112e4:	2000814c 	.word	0x2000814c
 80112e8:	20008154 	.word	0x20008154
 80112ec:	2000813c 	.word	0x2000813c
 80112f0:	20007c64 	.word	0x20007c64
 80112f4:	20007c60 	.word	0x20007c60
 80112f8:	20008148 	.word	0x20008148
 80112fc:	20008144 	.word	0x20008144

08011300 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011300:	b480      	push	{r7}
 8011302:	b085      	sub	sp, #20
 8011304:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011306:	4b2a      	ldr	r3, [pc, #168]	; (80113b0 <vTaskSwitchContext+0xb0>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d003      	beq.n	8011316 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801130e:	4b29      	ldr	r3, [pc, #164]	; (80113b4 <vTaskSwitchContext+0xb4>)
 8011310:	2201      	movs	r2, #1
 8011312:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011314:	e046      	b.n	80113a4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8011316:	4b27      	ldr	r3, [pc, #156]	; (80113b4 <vTaskSwitchContext+0xb4>)
 8011318:	2200      	movs	r2, #0
 801131a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801131c:	4b26      	ldr	r3, [pc, #152]	; (80113b8 <vTaskSwitchContext+0xb8>)
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	60fb      	str	r3, [r7, #12]
 8011322:	e010      	b.n	8011346 <vTaskSwitchContext+0x46>
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d10a      	bne.n	8011340 <vTaskSwitchContext+0x40>
	__asm volatile
 801132a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801132e:	f383 8811 	msr	BASEPRI, r3
 8011332:	f3bf 8f6f 	isb	sy
 8011336:	f3bf 8f4f 	dsb	sy
 801133a:	607b      	str	r3, [r7, #4]
}
 801133c:	bf00      	nop
 801133e:	e7fe      	b.n	801133e <vTaskSwitchContext+0x3e>
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	3b01      	subs	r3, #1
 8011344:	60fb      	str	r3, [r7, #12]
 8011346:	491d      	ldr	r1, [pc, #116]	; (80113bc <vTaskSwitchContext+0xbc>)
 8011348:	68fa      	ldr	r2, [r7, #12]
 801134a:	4613      	mov	r3, r2
 801134c:	009b      	lsls	r3, r3, #2
 801134e:	4413      	add	r3, r2
 8011350:	009b      	lsls	r3, r3, #2
 8011352:	440b      	add	r3, r1
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d0e4      	beq.n	8011324 <vTaskSwitchContext+0x24>
 801135a:	68fa      	ldr	r2, [r7, #12]
 801135c:	4613      	mov	r3, r2
 801135e:	009b      	lsls	r3, r3, #2
 8011360:	4413      	add	r3, r2
 8011362:	009b      	lsls	r3, r3, #2
 8011364:	4a15      	ldr	r2, [pc, #84]	; (80113bc <vTaskSwitchContext+0xbc>)
 8011366:	4413      	add	r3, r2
 8011368:	60bb      	str	r3, [r7, #8]
 801136a:	68bb      	ldr	r3, [r7, #8]
 801136c:	685b      	ldr	r3, [r3, #4]
 801136e:	685a      	ldr	r2, [r3, #4]
 8011370:	68bb      	ldr	r3, [r7, #8]
 8011372:	605a      	str	r2, [r3, #4]
 8011374:	68bb      	ldr	r3, [r7, #8]
 8011376:	685a      	ldr	r2, [r3, #4]
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	3308      	adds	r3, #8
 801137c:	429a      	cmp	r2, r3
 801137e:	d104      	bne.n	801138a <vTaskSwitchContext+0x8a>
 8011380:	68bb      	ldr	r3, [r7, #8]
 8011382:	685b      	ldr	r3, [r3, #4]
 8011384:	685a      	ldr	r2, [r3, #4]
 8011386:	68bb      	ldr	r3, [r7, #8]
 8011388:	605a      	str	r2, [r3, #4]
 801138a:	68bb      	ldr	r3, [r7, #8]
 801138c:	685b      	ldr	r3, [r3, #4]
 801138e:	68db      	ldr	r3, [r3, #12]
 8011390:	4a0b      	ldr	r2, [pc, #44]	; (80113c0 <vTaskSwitchContext+0xc0>)
 8011392:	6013      	str	r3, [r2, #0]
 8011394:	4a08      	ldr	r2, [pc, #32]	; (80113b8 <vTaskSwitchContext+0xb8>)
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801139a:	4b09      	ldr	r3, [pc, #36]	; (80113c0 <vTaskSwitchContext+0xc0>)
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	3354      	adds	r3, #84	; 0x54
 80113a0:	4a08      	ldr	r2, [pc, #32]	; (80113c4 <vTaskSwitchContext+0xc4>)
 80113a2:	6013      	str	r3, [r2, #0]
}
 80113a4:	bf00      	nop
 80113a6:	3714      	adds	r7, #20
 80113a8:	46bd      	mov	sp, r7
 80113aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ae:	4770      	bx	lr
 80113b0:	2000815c 	.word	0x2000815c
 80113b4:	20008148 	.word	0x20008148
 80113b8:	2000813c 	.word	0x2000813c
 80113bc:	20007c64 	.word	0x20007c64
 80113c0:	20007c60 	.word	0x20007c60
 80113c4:	20000180 	.word	0x20000180

080113c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80113c8:	b580      	push	{r7, lr}
 80113ca:	b084      	sub	sp, #16
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	6078      	str	r0, [r7, #4]
 80113d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d10a      	bne.n	80113ee <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80113d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113dc:	f383 8811 	msr	BASEPRI, r3
 80113e0:	f3bf 8f6f 	isb	sy
 80113e4:	f3bf 8f4f 	dsb	sy
 80113e8:	60fb      	str	r3, [r7, #12]
}
 80113ea:	bf00      	nop
 80113ec:	e7fe      	b.n	80113ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80113ee:	4b07      	ldr	r3, [pc, #28]	; (801140c <vTaskPlaceOnEventList+0x44>)
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	3318      	adds	r3, #24
 80113f4:	4619      	mov	r1, r3
 80113f6:	6878      	ldr	r0, [r7, #4]
 80113f8:	f7fe fac5 	bl	800f986 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80113fc:	2101      	movs	r1, #1
 80113fe:	6838      	ldr	r0, [r7, #0]
 8011400:	f000 fb7e 	bl	8011b00 <prvAddCurrentTaskToDelayedList>
}
 8011404:	bf00      	nop
 8011406:	3710      	adds	r7, #16
 8011408:	46bd      	mov	sp, r7
 801140a:	bd80      	pop	{r7, pc}
 801140c:	20007c60 	.word	0x20007c60

08011410 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011410:	b580      	push	{r7, lr}
 8011412:	b086      	sub	sp, #24
 8011414:	af00      	add	r7, sp, #0
 8011416:	60f8      	str	r0, [r7, #12]
 8011418:	60b9      	str	r1, [r7, #8]
 801141a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d10a      	bne.n	8011438 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8011422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011426:	f383 8811 	msr	BASEPRI, r3
 801142a:	f3bf 8f6f 	isb	sy
 801142e:	f3bf 8f4f 	dsb	sy
 8011432:	617b      	str	r3, [r7, #20]
}
 8011434:	bf00      	nop
 8011436:	e7fe      	b.n	8011436 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011438:	4b0a      	ldr	r3, [pc, #40]	; (8011464 <vTaskPlaceOnEventListRestricted+0x54>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	3318      	adds	r3, #24
 801143e:	4619      	mov	r1, r3
 8011440:	68f8      	ldr	r0, [r7, #12]
 8011442:	f7fe fa7c 	bl	800f93e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d002      	beq.n	8011452 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 801144c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011450:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011452:	6879      	ldr	r1, [r7, #4]
 8011454:	68b8      	ldr	r0, [r7, #8]
 8011456:	f000 fb53 	bl	8011b00 <prvAddCurrentTaskToDelayedList>
	}
 801145a:	bf00      	nop
 801145c:	3718      	adds	r7, #24
 801145e:	46bd      	mov	sp, r7
 8011460:	bd80      	pop	{r7, pc}
 8011462:	bf00      	nop
 8011464:	20007c60 	.word	0x20007c60

08011468 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b086      	sub	sp, #24
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	68db      	ldr	r3, [r3, #12]
 8011474:	68db      	ldr	r3, [r3, #12]
 8011476:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011478:	693b      	ldr	r3, [r7, #16]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d10a      	bne.n	8011494 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801147e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011482:	f383 8811 	msr	BASEPRI, r3
 8011486:	f3bf 8f6f 	isb	sy
 801148a:	f3bf 8f4f 	dsb	sy
 801148e:	60fb      	str	r3, [r7, #12]
}
 8011490:	bf00      	nop
 8011492:	e7fe      	b.n	8011492 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011494:	693b      	ldr	r3, [r7, #16]
 8011496:	3318      	adds	r3, #24
 8011498:	4618      	mov	r0, r3
 801149a:	f7fe faad 	bl	800f9f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801149e:	4b1e      	ldr	r3, [pc, #120]	; (8011518 <xTaskRemoveFromEventList+0xb0>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d11d      	bne.n	80114e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80114a6:	693b      	ldr	r3, [r7, #16]
 80114a8:	3304      	adds	r3, #4
 80114aa:	4618      	mov	r0, r3
 80114ac:	f7fe faa4 	bl	800f9f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80114b0:	693b      	ldr	r3, [r7, #16]
 80114b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114b4:	4b19      	ldr	r3, [pc, #100]	; (801151c <xTaskRemoveFromEventList+0xb4>)
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	429a      	cmp	r2, r3
 80114ba:	d903      	bls.n	80114c4 <xTaskRemoveFromEventList+0x5c>
 80114bc:	693b      	ldr	r3, [r7, #16]
 80114be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114c0:	4a16      	ldr	r2, [pc, #88]	; (801151c <xTaskRemoveFromEventList+0xb4>)
 80114c2:	6013      	str	r3, [r2, #0]
 80114c4:	693b      	ldr	r3, [r7, #16]
 80114c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114c8:	4613      	mov	r3, r2
 80114ca:	009b      	lsls	r3, r3, #2
 80114cc:	4413      	add	r3, r2
 80114ce:	009b      	lsls	r3, r3, #2
 80114d0:	4a13      	ldr	r2, [pc, #76]	; (8011520 <xTaskRemoveFromEventList+0xb8>)
 80114d2:	441a      	add	r2, r3
 80114d4:	693b      	ldr	r3, [r7, #16]
 80114d6:	3304      	adds	r3, #4
 80114d8:	4619      	mov	r1, r3
 80114da:	4610      	mov	r0, r2
 80114dc:	f7fe fa2f 	bl	800f93e <vListInsertEnd>
 80114e0:	e005      	b.n	80114ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80114e2:	693b      	ldr	r3, [r7, #16]
 80114e4:	3318      	adds	r3, #24
 80114e6:	4619      	mov	r1, r3
 80114e8:	480e      	ldr	r0, [pc, #56]	; (8011524 <xTaskRemoveFromEventList+0xbc>)
 80114ea:	f7fe fa28 	bl	800f93e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80114ee:	693b      	ldr	r3, [r7, #16]
 80114f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114f2:	4b0d      	ldr	r3, [pc, #52]	; (8011528 <xTaskRemoveFromEventList+0xc0>)
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114f8:	429a      	cmp	r2, r3
 80114fa:	d905      	bls.n	8011508 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80114fc:	2301      	movs	r3, #1
 80114fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011500:	4b0a      	ldr	r3, [pc, #40]	; (801152c <xTaskRemoveFromEventList+0xc4>)
 8011502:	2201      	movs	r2, #1
 8011504:	601a      	str	r2, [r3, #0]
 8011506:	e001      	b.n	801150c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011508:	2300      	movs	r3, #0
 801150a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801150c:	697b      	ldr	r3, [r7, #20]
}
 801150e:	4618      	mov	r0, r3
 8011510:	3718      	adds	r7, #24
 8011512:	46bd      	mov	sp, r7
 8011514:	bd80      	pop	{r7, pc}
 8011516:	bf00      	nop
 8011518:	2000815c 	.word	0x2000815c
 801151c:	2000813c 	.word	0x2000813c
 8011520:	20007c64 	.word	0x20007c64
 8011524:	200080f4 	.word	0x200080f4
 8011528:	20007c60 	.word	0x20007c60
 801152c:	20008148 	.word	0x20008148

08011530 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011530:	b480      	push	{r7}
 8011532:	b083      	sub	sp, #12
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011538:	4b06      	ldr	r3, [pc, #24]	; (8011554 <vTaskInternalSetTimeOutState+0x24>)
 801153a:	681a      	ldr	r2, [r3, #0]
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011540:	4b05      	ldr	r3, [pc, #20]	; (8011558 <vTaskInternalSetTimeOutState+0x28>)
 8011542:	681a      	ldr	r2, [r3, #0]
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	605a      	str	r2, [r3, #4]
}
 8011548:	bf00      	nop
 801154a:	370c      	adds	r7, #12
 801154c:	46bd      	mov	sp, r7
 801154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011552:	4770      	bx	lr
 8011554:	2000814c 	.word	0x2000814c
 8011558:	20008138 	.word	0x20008138

0801155c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801155c:	b580      	push	{r7, lr}
 801155e:	b088      	sub	sp, #32
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
 8011564:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d10a      	bne.n	8011582 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801156c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011570:	f383 8811 	msr	BASEPRI, r3
 8011574:	f3bf 8f6f 	isb	sy
 8011578:	f3bf 8f4f 	dsb	sy
 801157c:	613b      	str	r3, [r7, #16]
}
 801157e:	bf00      	nop
 8011580:	e7fe      	b.n	8011580 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011582:	683b      	ldr	r3, [r7, #0]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d10a      	bne.n	801159e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8011588:	f04f 0350 	mov.w	r3, #80	; 0x50
 801158c:	f383 8811 	msr	BASEPRI, r3
 8011590:	f3bf 8f6f 	isb	sy
 8011594:	f3bf 8f4f 	dsb	sy
 8011598:	60fb      	str	r3, [r7, #12]
}
 801159a:	bf00      	nop
 801159c:	e7fe      	b.n	801159c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801159e:	f000 ff81 	bl	80124a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80115a2:	4b1d      	ldr	r3, [pc, #116]	; (8011618 <xTaskCheckForTimeOut+0xbc>)
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	685b      	ldr	r3, [r3, #4]
 80115ac:	69ba      	ldr	r2, [r7, #24]
 80115ae:	1ad3      	subs	r3, r2, r3
 80115b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80115b2:	683b      	ldr	r3, [r7, #0]
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80115ba:	d102      	bne.n	80115c2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80115bc:	2300      	movs	r3, #0
 80115be:	61fb      	str	r3, [r7, #28]
 80115c0:	e023      	b.n	801160a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	681a      	ldr	r2, [r3, #0]
 80115c6:	4b15      	ldr	r3, [pc, #84]	; (801161c <xTaskCheckForTimeOut+0xc0>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	429a      	cmp	r2, r3
 80115cc:	d007      	beq.n	80115de <xTaskCheckForTimeOut+0x82>
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	685b      	ldr	r3, [r3, #4]
 80115d2:	69ba      	ldr	r2, [r7, #24]
 80115d4:	429a      	cmp	r2, r3
 80115d6:	d302      	bcc.n	80115de <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80115d8:	2301      	movs	r3, #1
 80115da:	61fb      	str	r3, [r7, #28]
 80115dc:	e015      	b.n	801160a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	697a      	ldr	r2, [r7, #20]
 80115e4:	429a      	cmp	r2, r3
 80115e6:	d20b      	bcs.n	8011600 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	681a      	ldr	r2, [r3, #0]
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	1ad2      	subs	r2, r2, r3
 80115f0:	683b      	ldr	r3, [r7, #0]
 80115f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f7ff ff9b 	bl	8011530 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80115fa:	2300      	movs	r3, #0
 80115fc:	61fb      	str	r3, [r7, #28]
 80115fe:	e004      	b.n	801160a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011600:	683b      	ldr	r3, [r7, #0]
 8011602:	2200      	movs	r2, #0
 8011604:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011606:	2301      	movs	r3, #1
 8011608:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801160a:	f000 ff7b 	bl	8012504 <vPortExitCritical>

	return xReturn;
 801160e:	69fb      	ldr	r3, [r7, #28]
}
 8011610:	4618      	mov	r0, r3
 8011612:	3720      	adds	r7, #32
 8011614:	46bd      	mov	sp, r7
 8011616:	bd80      	pop	{r7, pc}
 8011618:	20008138 	.word	0x20008138
 801161c:	2000814c 	.word	0x2000814c

08011620 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011620:	b480      	push	{r7}
 8011622:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011624:	4b03      	ldr	r3, [pc, #12]	; (8011634 <vTaskMissedYield+0x14>)
 8011626:	2201      	movs	r2, #1
 8011628:	601a      	str	r2, [r3, #0]
}
 801162a:	bf00      	nop
 801162c:	46bd      	mov	sp, r7
 801162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011632:	4770      	bx	lr
 8011634:	20008148 	.word	0x20008148

08011638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011638:	b580      	push	{r7, lr}
 801163a:	b082      	sub	sp, #8
 801163c:	af00      	add	r7, sp, #0
 801163e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011640:	f000 f852 	bl	80116e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011644:	4b06      	ldr	r3, [pc, #24]	; (8011660 <prvIdleTask+0x28>)
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	2b01      	cmp	r3, #1
 801164a:	d9f9      	bls.n	8011640 <prvIdleTask+0x8>
			{
				taskYIELD();
 801164c:	4b05      	ldr	r3, [pc, #20]	; (8011664 <prvIdleTask+0x2c>)
 801164e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011652:	601a      	str	r2, [r3, #0]
 8011654:	f3bf 8f4f 	dsb	sy
 8011658:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801165c:	e7f0      	b.n	8011640 <prvIdleTask+0x8>
 801165e:	bf00      	nop
 8011660:	20007c64 	.word	0x20007c64
 8011664:	e000ed04 	.word	0xe000ed04

08011668 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011668:	b580      	push	{r7, lr}
 801166a:	b082      	sub	sp, #8
 801166c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801166e:	2300      	movs	r3, #0
 8011670:	607b      	str	r3, [r7, #4]
 8011672:	e00c      	b.n	801168e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011674:	687a      	ldr	r2, [r7, #4]
 8011676:	4613      	mov	r3, r2
 8011678:	009b      	lsls	r3, r3, #2
 801167a:	4413      	add	r3, r2
 801167c:	009b      	lsls	r3, r3, #2
 801167e:	4a12      	ldr	r2, [pc, #72]	; (80116c8 <prvInitialiseTaskLists+0x60>)
 8011680:	4413      	add	r3, r2
 8011682:	4618      	mov	r0, r3
 8011684:	f7fe f92e 	bl	800f8e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	3301      	adds	r3, #1
 801168c:	607b      	str	r3, [r7, #4]
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	2b37      	cmp	r3, #55	; 0x37
 8011692:	d9ef      	bls.n	8011674 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011694:	480d      	ldr	r0, [pc, #52]	; (80116cc <prvInitialiseTaskLists+0x64>)
 8011696:	f7fe f925 	bl	800f8e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801169a:	480d      	ldr	r0, [pc, #52]	; (80116d0 <prvInitialiseTaskLists+0x68>)
 801169c:	f7fe f922 	bl	800f8e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80116a0:	480c      	ldr	r0, [pc, #48]	; (80116d4 <prvInitialiseTaskLists+0x6c>)
 80116a2:	f7fe f91f 	bl	800f8e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80116a6:	480c      	ldr	r0, [pc, #48]	; (80116d8 <prvInitialiseTaskLists+0x70>)
 80116a8:	f7fe f91c 	bl	800f8e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80116ac:	480b      	ldr	r0, [pc, #44]	; (80116dc <prvInitialiseTaskLists+0x74>)
 80116ae:	f7fe f919 	bl	800f8e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80116b2:	4b0b      	ldr	r3, [pc, #44]	; (80116e0 <prvInitialiseTaskLists+0x78>)
 80116b4:	4a05      	ldr	r2, [pc, #20]	; (80116cc <prvInitialiseTaskLists+0x64>)
 80116b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80116b8:	4b0a      	ldr	r3, [pc, #40]	; (80116e4 <prvInitialiseTaskLists+0x7c>)
 80116ba:	4a05      	ldr	r2, [pc, #20]	; (80116d0 <prvInitialiseTaskLists+0x68>)
 80116bc:	601a      	str	r2, [r3, #0]
}
 80116be:	bf00      	nop
 80116c0:	3708      	adds	r7, #8
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd80      	pop	{r7, pc}
 80116c6:	bf00      	nop
 80116c8:	20007c64 	.word	0x20007c64
 80116cc:	200080c4 	.word	0x200080c4
 80116d0:	200080d8 	.word	0x200080d8
 80116d4:	200080f4 	.word	0x200080f4
 80116d8:	20008108 	.word	0x20008108
 80116dc:	20008120 	.word	0x20008120
 80116e0:	200080ec 	.word	0x200080ec
 80116e4:	200080f0 	.word	0x200080f0

080116e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b082      	sub	sp, #8
 80116ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80116ee:	e019      	b.n	8011724 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80116f0:	f000 fed8 	bl	80124a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116f4:	4b10      	ldr	r3, [pc, #64]	; (8011738 <prvCheckTasksWaitingTermination+0x50>)
 80116f6:	68db      	ldr	r3, [r3, #12]
 80116f8:	68db      	ldr	r3, [r3, #12]
 80116fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	3304      	adds	r3, #4
 8011700:	4618      	mov	r0, r3
 8011702:	f7fe f979 	bl	800f9f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011706:	4b0d      	ldr	r3, [pc, #52]	; (801173c <prvCheckTasksWaitingTermination+0x54>)
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	3b01      	subs	r3, #1
 801170c:	4a0b      	ldr	r2, [pc, #44]	; (801173c <prvCheckTasksWaitingTermination+0x54>)
 801170e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011710:	4b0b      	ldr	r3, [pc, #44]	; (8011740 <prvCheckTasksWaitingTermination+0x58>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	3b01      	subs	r3, #1
 8011716:	4a0a      	ldr	r2, [pc, #40]	; (8011740 <prvCheckTasksWaitingTermination+0x58>)
 8011718:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801171a:	f000 fef3 	bl	8012504 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f000 f810 	bl	8011744 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011724:	4b06      	ldr	r3, [pc, #24]	; (8011740 <prvCheckTasksWaitingTermination+0x58>)
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d1e1      	bne.n	80116f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801172c:	bf00      	nop
 801172e:	bf00      	nop
 8011730:	3708      	adds	r7, #8
 8011732:	46bd      	mov	sp, r7
 8011734:	bd80      	pop	{r7, pc}
 8011736:	bf00      	nop
 8011738:	20008108 	.word	0x20008108
 801173c:	20008134 	.word	0x20008134
 8011740:	2000811c 	.word	0x2000811c

08011744 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011744:	b580      	push	{r7, lr}
 8011746:	b084      	sub	sp, #16
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	3354      	adds	r3, #84	; 0x54
 8011750:	4618      	mov	r0, r3
 8011752:	f002 f8f1 	bl	8013938 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801175c:	2b00      	cmp	r3, #0
 801175e:	d108      	bne.n	8011772 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011764:	4618      	mov	r0, r3
 8011766:	f001 f863 	bl	8012830 <vPortFree>
				vPortFree( pxTCB );
 801176a:	6878      	ldr	r0, [r7, #4]
 801176c:	f001 f860 	bl	8012830 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011770:	e018      	b.n	80117a4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8011778:	2b01      	cmp	r3, #1
 801177a:	d103      	bne.n	8011784 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f001 f857 	bl	8012830 <vPortFree>
	}
 8011782:	e00f      	b.n	80117a4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801178a:	2b02      	cmp	r3, #2
 801178c:	d00a      	beq.n	80117a4 <prvDeleteTCB+0x60>
	__asm volatile
 801178e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011792:	f383 8811 	msr	BASEPRI, r3
 8011796:	f3bf 8f6f 	isb	sy
 801179a:	f3bf 8f4f 	dsb	sy
 801179e:	60fb      	str	r3, [r7, #12]
}
 80117a0:	bf00      	nop
 80117a2:	e7fe      	b.n	80117a2 <prvDeleteTCB+0x5e>
	}
 80117a4:	bf00      	nop
 80117a6:	3710      	adds	r7, #16
 80117a8:	46bd      	mov	sp, r7
 80117aa:	bd80      	pop	{r7, pc}

080117ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80117ac:	b480      	push	{r7}
 80117ae:	b083      	sub	sp, #12
 80117b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80117b2:	4b0c      	ldr	r3, [pc, #48]	; (80117e4 <prvResetNextTaskUnblockTime+0x38>)
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d104      	bne.n	80117c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80117bc:	4b0a      	ldr	r3, [pc, #40]	; (80117e8 <prvResetNextTaskUnblockTime+0x3c>)
 80117be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80117c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80117c4:	e008      	b.n	80117d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80117c6:	4b07      	ldr	r3, [pc, #28]	; (80117e4 <prvResetNextTaskUnblockTime+0x38>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	68db      	ldr	r3, [r3, #12]
 80117cc:	68db      	ldr	r3, [r3, #12]
 80117ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	685b      	ldr	r3, [r3, #4]
 80117d4:	4a04      	ldr	r2, [pc, #16]	; (80117e8 <prvResetNextTaskUnblockTime+0x3c>)
 80117d6:	6013      	str	r3, [r2, #0]
}
 80117d8:	bf00      	nop
 80117da:	370c      	adds	r7, #12
 80117dc:	46bd      	mov	sp, r7
 80117de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e2:	4770      	bx	lr
 80117e4:	200080ec 	.word	0x200080ec
 80117e8:	20008154 	.word	0x20008154

080117ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80117ec:	b480      	push	{r7}
 80117ee:	b083      	sub	sp, #12
 80117f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80117f2:	4b0b      	ldr	r3, [pc, #44]	; (8011820 <xTaskGetSchedulerState+0x34>)
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d102      	bne.n	8011800 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80117fa:	2301      	movs	r3, #1
 80117fc:	607b      	str	r3, [r7, #4]
 80117fe:	e008      	b.n	8011812 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011800:	4b08      	ldr	r3, [pc, #32]	; (8011824 <xTaskGetSchedulerState+0x38>)
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d102      	bne.n	801180e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011808:	2302      	movs	r3, #2
 801180a:	607b      	str	r3, [r7, #4]
 801180c:	e001      	b.n	8011812 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801180e:	2300      	movs	r3, #0
 8011810:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011812:	687b      	ldr	r3, [r7, #4]
	}
 8011814:	4618      	mov	r0, r3
 8011816:	370c      	adds	r7, #12
 8011818:	46bd      	mov	sp, r7
 801181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181e:	4770      	bx	lr
 8011820:	20008140 	.word	0x20008140
 8011824:	2000815c 	.word	0x2000815c

08011828 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011828:	b580      	push	{r7, lr}
 801182a:	b084      	sub	sp, #16
 801182c:	af00      	add	r7, sp, #0
 801182e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011834:	2300      	movs	r3, #0
 8011836:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	2b00      	cmp	r3, #0
 801183c:	d051      	beq.n	80118e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801183e:	68bb      	ldr	r3, [r7, #8]
 8011840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011842:	4b2a      	ldr	r3, [pc, #168]	; (80118ec <xTaskPriorityInherit+0xc4>)
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011848:	429a      	cmp	r2, r3
 801184a:	d241      	bcs.n	80118d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801184c:	68bb      	ldr	r3, [r7, #8]
 801184e:	699b      	ldr	r3, [r3, #24]
 8011850:	2b00      	cmp	r3, #0
 8011852:	db06      	blt.n	8011862 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011854:	4b25      	ldr	r3, [pc, #148]	; (80118ec <xTaskPriorityInherit+0xc4>)
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801185a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801185e:	68bb      	ldr	r3, [r7, #8]
 8011860:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011862:	68bb      	ldr	r3, [r7, #8]
 8011864:	6959      	ldr	r1, [r3, #20]
 8011866:	68bb      	ldr	r3, [r7, #8]
 8011868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801186a:	4613      	mov	r3, r2
 801186c:	009b      	lsls	r3, r3, #2
 801186e:	4413      	add	r3, r2
 8011870:	009b      	lsls	r3, r3, #2
 8011872:	4a1f      	ldr	r2, [pc, #124]	; (80118f0 <xTaskPriorityInherit+0xc8>)
 8011874:	4413      	add	r3, r2
 8011876:	4299      	cmp	r1, r3
 8011878:	d122      	bne.n	80118c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801187a:	68bb      	ldr	r3, [r7, #8]
 801187c:	3304      	adds	r3, #4
 801187e:	4618      	mov	r0, r3
 8011880:	f7fe f8ba 	bl	800f9f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011884:	4b19      	ldr	r3, [pc, #100]	; (80118ec <xTaskPriorityInherit+0xc4>)
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801188a:	68bb      	ldr	r3, [r7, #8]
 801188c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801188e:	68bb      	ldr	r3, [r7, #8]
 8011890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011892:	4b18      	ldr	r3, [pc, #96]	; (80118f4 <xTaskPriorityInherit+0xcc>)
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	429a      	cmp	r2, r3
 8011898:	d903      	bls.n	80118a2 <xTaskPriorityInherit+0x7a>
 801189a:	68bb      	ldr	r3, [r7, #8]
 801189c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801189e:	4a15      	ldr	r2, [pc, #84]	; (80118f4 <xTaskPriorityInherit+0xcc>)
 80118a0:	6013      	str	r3, [r2, #0]
 80118a2:	68bb      	ldr	r3, [r7, #8]
 80118a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118a6:	4613      	mov	r3, r2
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	4413      	add	r3, r2
 80118ac:	009b      	lsls	r3, r3, #2
 80118ae:	4a10      	ldr	r2, [pc, #64]	; (80118f0 <xTaskPriorityInherit+0xc8>)
 80118b0:	441a      	add	r2, r3
 80118b2:	68bb      	ldr	r3, [r7, #8]
 80118b4:	3304      	adds	r3, #4
 80118b6:	4619      	mov	r1, r3
 80118b8:	4610      	mov	r0, r2
 80118ba:	f7fe f840 	bl	800f93e <vListInsertEnd>
 80118be:	e004      	b.n	80118ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80118c0:	4b0a      	ldr	r3, [pc, #40]	; (80118ec <xTaskPriorityInherit+0xc4>)
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118c6:	68bb      	ldr	r3, [r7, #8]
 80118c8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80118ca:	2301      	movs	r3, #1
 80118cc:	60fb      	str	r3, [r7, #12]
 80118ce:	e008      	b.n	80118e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80118d0:	68bb      	ldr	r3, [r7, #8]
 80118d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80118d4:	4b05      	ldr	r3, [pc, #20]	; (80118ec <xTaskPriorityInherit+0xc4>)
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118da:	429a      	cmp	r2, r3
 80118dc:	d201      	bcs.n	80118e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80118de:	2301      	movs	r3, #1
 80118e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80118e2:	68fb      	ldr	r3, [r7, #12]
	}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3710      	adds	r7, #16
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}
 80118ec:	20007c60 	.word	0x20007c60
 80118f0:	20007c64 	.word	0x20007c64
 80118f4:	2000813c 	.word	0x2000813c

080118f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b086      	sub	sp, #24
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011904:	2300      	movs	r3, #0
 8011906:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d056      	beq.n	80119bc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801190e:	4b2e      	ldr	r3, [pc, #184]	; (80119c8 <xTaskPriorityDisinherit+0xd0>)
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	693a      	ldr	r2, [r7, #16]
 8011914:	429a      	cmp	r2, r3
 8011916:	d00a      	beq.n	801192e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011918:	f04f 0350 	mov.w	r3, #80	; 0x50
 801191c:	f383 8811 	msr	BASEPRI, r3
 8011920:	f3bf 8f6f 	isb	sy
 8011924:	f3bf 8f4f 	dsb	sy
 8011928:	60fb      	str	r3, [r7, #12]
}
 801192a:	bf00      	nop
 801192c:	e7fe      	b.n	801192c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801192e:	693b      	ldr	r3, [r7, #16]
 8011930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011932:	2b00      	cmp	r3, #0
 8011934:	d10a      	bne.n	801194c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8011936:	f04f 0350 	mov.w	r3, #80	; 0x50
 801193a:	f383 8811 	msr	BASEPRI, r3
 801193e:	f3bf 8f6f 	isb	sy
 8011942:	f3bf 8f4f 	dsb	sy
 8011946:	60bb      	str	r3, [r7, #8]
}
 8011948:	bf00      	nop
 801194a:	e7fe      	b.n	801194a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 801194c:	693b      	ldr	r3, [r7, #16]
 801194e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011950:	1e5a      	subs	r2, r3, #1
 8011952:	693b      	ldr	r3, [r7, #16]
 8011954:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011956:	693b      	ldr	r3, [r7, #16]
 8011958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801195e:	429a      	cmp	r2, r3
 8011960:	d02c      	beq.n	80119bc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011962:	693b      	ldr	r3, [r7, #16]
 8011964:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011966:	2b00      	cmp	r3, #0
 8011968:	d128      	bne.n	80119bc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801196a:	693b      	ldr	r3, [r7, #16]
 801196c:	3304      	adds	r3, #4
 801196e:	4618      	mov	r0, r3
 8011970:	f7fe f842 	bl	800f9f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011974:	693b      	ldr	r3, [r7, #16]
 8011976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801197c:	693b      	ldr	r3, [r7, #16]
 801197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011980:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011984:	693b      	ldr	r3, [r7, #16]
 8011986:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011988:	693b      	ldr	r3, [r7, #16]
 801198a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801198c:	4b0f      	ldr	r3, [pc, #60]	; (80119cc <xTaskPriorityDisinherit+0xd4>)
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	429a      	cmp	r2, r3
 8011992:	d903      	bls.n	801199c <xTaskPriorityDisinherit+0xa4>
 8011994:	693b      	ldr	r3, [r7, #16]
 8011996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011998:	4a0c      	ldr	r2, [pc, #48]	; (80119cc <xTaskPriorityDisinherit+0xd4>)
 801199a:	6013      	str	r3, [r2, #0]
 801199c:	693b      	ldr	r3, [r7, #16]
 801199e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119a0:	4613      	mov	r3, r2
 80119a2:	009b      	lsls	r3, r3, #2
 80119a4:	4413      	add	r3, r2
 80119a6:	009b      	lsls	r3, r3, #2
 80119a8:	4a09      	ldr	r2, [pc, #36]	; (80119d0 <xTaskPriorityDisinherit+0xd8>)
 80119aa:	441a      	add	r2, r3
 80119ac:	693b      	ldr	r3, [r7, #16]
 80119ae:	3304      	adds	r3, #4
 80119b0:	4619      	mov	r1, r3
 80119b2:	4610      	mov	r0, r2
 80119b4:	f7fd ffc3 	bl	800f93e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80119b8:	2301      	movs	r3, #1
 80119ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80119bc:	697b      	ldr	r3, [r7, #20]
	}
 80119be:	4618      	mov	r0, r3
 80119c0:	3718      	adds	r7, #24
 80119c2:	46bd      	mov	sp, r7
 80119c4:	bd80      	pop	{r7, pc}
 80119c6:	bf00      	nop
 80119c8:	20007c60 	.word	0x20007c60
 80119cc:	2000813c 	.word	0x2000813c
 80119d0:	20007c64 	.word	0x20007c64

080119d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	b088      	sub	sp, #32
 80119d8:	af00      	add	r7, sp, #0
 80119da:	6078      	str	r0, [r7, #4]
 80119dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80119e2:	2301      	movs	r3, #1
 80119e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d06a      	beq.n	8011ac2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80119ec:	69bb      	ldr	r3, [r7, #24]
 80119ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d10a      	bne.n	8011a0a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80119f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119f8:	f383 8811 	msr	BASEPRI, r3
 80119fc:	f3bf 8f6f 	isb	sy
 8011a00:	f3bf 8f4f 	dsb	sy
 8011a04:	60fb      	str	r3, [r7, #12]
}
 8011a06:	bf00      	nop
 8011a08:	e7fe      	b.n	8011a08 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011a0a:	69bb      	ldr	r3, [r7, #24]
 8011a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011a0e:	683a      	ldr	r2, [r7, #0]
 8011a10:	429a      	cmp	r2, r3
 8011a12:	d902      	bls.n	8011a1a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	61fb      	str	r3, [r7, #28]
 8011a18:	e002      	b.n	8011a20 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011a1a:	69bb      	ldr	r3, [r7, #24]
 8011a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011a1e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011a20:	69bb      	ldr	r3, [r7, #24]
 8011a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a24:	69fa      	ldr	r2, [r7, #28]
 8011a26:	429a      	cmp	r2, r3
 8011a28:	d04b      	beq.n	8011ac2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011a2a:	69bb      	ldr	r3, [r7, #24]
 8011a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011a2e:	697a      	ldr	r2, [r7, #20]
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d146      	bne.n	8011ac2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011a34:	4b25      	ldr	r3, [pc, #148]	; (8011acc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	69ba      	ldr	r2, [r7, #24]
 8011a3a:	429a      	cmp	r2, r3
 8011a3c:	d10a      	bne.n	8011a54 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8011a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a42:	f383 8811 	msr	BASEPRI, r3
 8011a46:	f3bf 8f6f 	isb	sy
 8011a4a:	f3bf 8f4f 	dsb	sy
 8011a4e:	60bb      	str	r3, [r7, #8]
}
 8011a50:	bf00      	nop
 8011a52:	e7fe      	b.n	8011a52 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011a54:	69bb      	ldr	r3, [r7, #24]
 8011a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a58:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011a5a:	69bb      	ldr	r3, [r7, #24]
 8011a5c:	69fa      	ldr	r2, [r7, #28]
 8011a5e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011a60:	69bb      	ldr	r3, [r7, #24]
 8011a62:	699b      	ldr	r3, [r3, #24]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	db04      	blt.n	8011a72 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011a68:	69fb      	ldr	r3, [r7, #28]
 8011a6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011a6e:	69bb      	ldr	r3, [r7, #24]
 8011a70:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011a72:	69bb      	ldr	r3, [r7, #24]
 8011a74:	6959      	ldr	r1, [r3, #20]
 8011a76:	693a      	ldr	r2, [r7, #16]
 8011a78:	4613      	mov	r3, r2
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	4413      	add	r3, r2
 8011a7e:	009b      	lsls	r3, r3, #2
 8011a80:	4a13      	ldr	r2, [pc, #76]	; (8011ad0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011a82:	4413      	add	r3, r2
 8011a84:	4299      	cmp	r1, r3
 8011a86:	d11c      	bne.n	8011ac2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011a88:	69bb      	ldr	r3, [r7, #24]
 8011a8a:	3304      	adds	r3, #4
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	f7fd ffb3 	bl	800f9f8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011a92:	69bb      	ldr	r3, [r7, #24]
 8011a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a96:	4b0f      	ldr	r3, [pc, #60]	; (8011ad4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	429a      	cmp	r2, r3
 8011a9c:	d903      	bls.n	8011aa6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8011a9e:	69bb      	ldr	r3, [r7, #24]
 8011aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011aa2:	4a0c      	ldr	r2, [pc, #48]	; (8011ad4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011aa4:	6013      	str	r3, [r2, #0]
 8011aa6:	69bb      	ldr	r3, [r7, #24]
 8011aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011aaa:	4613      	mov	r3, r2
 8011aac:	009b      	lsls	r3, r3, #2
 8011aae:	4413      	add	r3, r2
 8011ab0:	009b      	lsls	r3, r3, #2
 8011ab2:	4a07      	ldr	r2, [pc, #28]	; (8011ad0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011ab4:	441a      	add	r2, r3
 8011ab6:	69bb      	ldr	r3, [r7, #24]
 8011ab8:	3304      	adds	r3, #4
 8011aba:	4619      	mov	r1, r3
 8011abc:	4610      	mov	r0, r2
 8011abe:	f7fd ff3e 	bl	800f93e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011ac2:	bf00      	nop
 8011ac4:	3720      	adds	r7, #32
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	20007c60 	.word	0x20007c60
 8011ad0:	20007c64 	.word	0x20007c64
 8011ad4:	2000813c 	.word	0x2000813c

08011ad8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011ad8:	b480      	push	{r7}
 8011ada:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011adc:	4b07      	ldr	r3, [pc, #28]	; (8011afc <pvTaskIncrementMutexHeldCount+0x24>)
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d004      	beq.n	8011aee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011ae4:	4b05      	ldr	r3, [pc, #20]	; (8011afc <pvTaskIncrementMutexHeldCount+0x24>)
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011aea:	3201      	adds	r2, #1
 8011aec:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8011aee:	4b03      	ldr	r3, [pc, #12]	; (8011afc <pvTaskIncrementMutexHeldCount+0x24>)
 8011af0:	681b      	ldr	r3, [r3, #0]
	}
 8011af2:	4618      	mov	r0, r3
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr
 8011afc:	20007c60 	.word	0x20007c60

08011b00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
 8011b08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011b0a:	4b21      	ldr	r3, [pc, #132]	; (8011b90 <prvAddCurrentTaskToDelayedList+0x90>)
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011b10:	4b20      	ldr	r3, [pc, #128]	; (8011b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	3304      	adds	r3, #4
 8011b16:	4618      	mov	r0, r3
 8011b18:	f7fd ff6e 	bl	800f9f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011b22:	d10a      	bne.n	8011b3a <prvAddCurrentTaskToDelayedList+0x3a>
 8011b24:	683b      	ldr	r3, [r7, #0]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d007      	beq.n	8011b3a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b2a:	4b1a      	ldr	r3, [pc, #104]	; (8011b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	3304      	adds	r3, #4
 8011b30:	4619      	mov	r1, r3
 8011b32:	4819      	ldr	r0, [pc, #100]	; (8011b98 <prvAddCurrentTaskToDelayedList+0x98>)
 8011b34:	f7fd ff03 	bl	800f93e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011b38:	e026      	b.n	8011b88 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011b3a:	68fa      	ldr	r2, [r7, #12]
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	4413      	add	r3, r2
 8011b40:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011b42:	4b14      	ldr	r3, [pc, #80]	; (8011b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	68ba      	ldr	r2, [r7, #8]
 8011b48:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011b4a:	68ba      	ldr	r2, [r7, #8]
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	429a      	cmp	r2, r3
 8011b50:	d209      	bcs.n	8011b66 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b52:	4b12      	ldr	r3, [pc, #72]	; (8011b9c <prvAddCurrentTaskToDelayedList+0x9c>)
 8011b54:	681a      	ldr	r2, [r3, #0]
 8011b56:	4b0f      	ldr	r3, [pc, #60]	; (8011b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	3304      	adds	r3, #4
 8011b5c:	4619      	mov	r1, r3
 8011b5e:	4610      	mov	r0, r2
 8011b60:	f7fd ff11 	bl	800f986 <vListInsert>
}
 8011b64:	e010      	b.n	8011b88 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b66:	4b0e      	ldr	r3, [pc, #56]	; (8011ba0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011b68:	681a      	ldr	r2, [r3, #0]
 8011b6a:	4b0a      	ldr	r3, [pc, #40]	; (8011b94 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	3304      	adds	r3, #4
 8011b70:	4619      	mov	r1, r3
 8011b72:	4610      	mov	r0, r2
 8011b74:	f7fd ff07 	bl	800f986 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011b78:	4b0a      	ldr	r3, [pc, #40]	; (8011ba4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	68ba      	ldr	r2, [r7, #8]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d202      	bcs.n	8011b88 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011b82:	4a08      	ldr	r2, [pc, #32]	; (8011ba4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011b84:	68bb      	ldr	r3, [r7, #8]
 8011b86:	6013      	str	r3, [r2, #0]
}
 8011b88:	bf00      	nop
 8011b8a:	3710      	adds	r7, #16
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	bd80      	pop	{r7, pc}
 8011b90:	20008138 	.word	0x20008138
 8011b94:	20007c60 	.word	0x20007c60
 8011b98:	20008120 	.word	0x20008120
 8011b9c:	200080f0 	.word	0x200080f0
 8011ba0:	200080ec 	.word	0x200080ec
 8011ba4:	20008154 	.word	0x20008154

08011ba8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	b08a      	sub	sp, #40	; 0x28
 8011bac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011bae:	2300      	movs	r3, #0
 8011bb0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011bb2:	f000 fb07 	bl	80121c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011bb6:	4b1c      	ldr	r3, [pc, #112]	; (8011c28 <xTimerCreateTimerTask+0x80>)
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d021      	beq.n	8011c02 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011bc6:	1d3a      	adds	r2, r7, #4
 8011bc8:	f107 0108 	add.w	r1, r7, #8
 8011bcc:	f107 030c 	add.w	r3, r7, #12
 8011bd0:	4618      	mov	r0, r3
 8011bd2:	f7fd fe6d 	bl	800f8b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011bd6:	6879      	ldr	r1, [r7, #4]
 8011bd8:	68bb      	ldr	r3, [r7, #8]
 8011bda:	68fa      	ldr	r2, [r7, #12]
 8011bdc:	9202      	str	r2, [sp, #8]
 8011bde:	9301      	str	r3, [sp, #4]
 8011be0:	2302      	movs	r3, #2
 8011be2:	9300      	str	r3, [sp, #0]
 8011be4:	2300      	movs	r3, #0
 8011be6:	460a      	mov	r2, r1
 8011be8:	4910      	ldr	r1, [pc, #64]	; (8011c2c <xTimerCreateTimerTask+0x84>)
 8011bea:	4811      	ldr	r0, [pc, #68]	; (8011c30 <xTimerCreateTimerTask+0x88>)
 8011bec:	f7fe ff78 	bl	8010ae0 <xTaskCreateStatic>
 8011bf0:	4603      	mov	r3, r0
 8011bf2:	4a10      	ldr	r2, [pc, #64]	; (8011c34 <xTimerCreateTimerTask+0x8c>)
 8011bf4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011bf6:	4b0f      	ldr	r3, [pc, #60]	; (8011c34 <xTimerCreateTimerTask+0x8c>)
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d001      	beq.n	8011c02 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011bfe:	2301      	movs	r3, #1
 8011c00:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011c02:	697b      	ldr	r3, [r7, #20]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d10a      	bne.n	8011c1e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c0c:	f383 8811 	msr	BASEPRI, r3
 8011c10:	f3bf 8f6f 	isb	sy
 8011c14:	f3bf 8f4f 	dsb	sy
 8011c18:	613b      	str	r3, [r7, #16]
}
 8011c1a:	bf00      	nop
 8011c1c:	e7fe      	b.n	8011c1c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011c1e:	697b      	ldr	r3, [r7, #20]
}
 8011c20:	4618      	mov	r0, r3
 8011c22:	3718      	adds	r7, #24
 8011c24:	46bd      	mov	sp, r7
 8011c26:	bd80      	pop	{r7, pc}
 8011c28:	20008190 	.word	0x20008190
 8011c2c:	08017d28 	.word	0x08017d28
 8011c30:	08011d6d 	.word	0x08011d6d
 8011c34:	20008194 	.word	0x20008194

08011c38 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	b08a      	sub	sp, #40	; 0x28
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	60f8      	str	r0, [r7, #12]
 8011c40:	60b9      	str	r1, [r7, #8]
 8011c42:	607a      	str	r2, [r7, #4]
 8011c44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011c46:	2300      	movs	r3, #0
 8011c48:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d10a      	bne.n	8011c66 <xTimerGenericCommand+0x2e>
	__asm volatile
 8011c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c54:	f383 8811 	msr	BASEPRI, r3
 8011c58:	f3bf 8f6f 	isb	sy
 8011c5c:	f3bf 8f4f 	dsb	sy
 8011c60:	623b      	str	r3, [r7, #32]
}
 8011c62:	bf00      	nop
 8011c64:	e7fe      	b.n	8011c64 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011c66:	4b1a      	ldr	r3, [pc, #104]	; (8011cd0 <xTimerGenericCommand+0x98>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d02a      	beq.n	8011cc4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	2b05      	cmp	r3, #5
 8011c7e:	dc18      	bgt.n	8011cb2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011c80:	f7ff fdb4 	bl	80117ec <xTaskGetSchedulerState>
 8011c84:	4603      	mov	r3, r0
 8011c86:	2b02      	cmp	r3, #2
 8011c88:	d109      	bne.n	8011c9e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011c8a:	4b11      	ldr	r3, [pc, #68]	; (8011cd0 <xTimerGenericCommand+0x98>)
 8011c8c:	6818      	ldr	r0, [r3, #0]
 8011c8e:	f107 0110 	add.w	r1, r7, #16
 8011c92:	2300      	movs	r3, #0
 8011c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c96:	f7fe f881 	bl	800fd9c <xQueueGenericSend>
 8011c9a:	6278      	str	r0, [r7, #36]	; 0x24
 8011c9c:	e012      	b.n	8011cc4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011c9e:	4b0c      	ldr	r3, [pc, #48]	; (8011cd0 <xTimerGenericCommand+0x98>)
 8011ca0:	6818      	ldr	r0, [r3, #0]
 8011ca2:	f107 0110 	add.w	r1, r7, #16
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	2200      	movs	r2, #0
 8011caa:	f7fe f877 	bl	800fd9c <xQueueGenericSend>
 8011cae:	6278      	str	r0, [r7, #36]	; 0x24
 8011cb0:	e008      	b.n	8011cc4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011cb2:	4b07      	ldr	r3, [pc, #28]	; (8011cd0 <xTimerGenericCommand+0x98>)
 8011cb4:	6818      	ldr	r0, [r3, #0]
 8011cb6:	f107 0110 	add.w	r1, r7, #16
 8011cba:	2300      	movs	r3, #0
 8011cbc:	683a      	ldr	r2, [r7, #0]
 8011cbe:	f7fe f96b 	bl	800ff98 <xQueueGenericSendFromISR>
 8011cc2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	3728      	adds	r7, #40	; 0x28
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	bd80      	pop	{r7, pc}
 8011cce:	bf00      	nop
 8011cd0:	20008190 	.word	0x20008190

08011cd4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b088      	sub	sp, #32
 8011cd8:	af02      	add	r7, sp, #8
 8011cda:	6078      	str	r0, [r7, #4]
 8011cdc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cde:	4b22      	ldr	r3, [pc, #136]	; (8011d68 <prvProcessExpiredTimer+0x94>)
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	68db      	ldr	r3, [r3, #12]
 8011ce4:	68db      	ldr	r3, [r3, #12]
 8011ce6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011ce8:	697b      	ldr	r3, [r7, #20]
 8011cea:	3304      	adds	r3, #4
 8011cec:	4618      	mov	r0, r3
 8011cee:	f7fd fe83 	bl	800f9f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011cf2:	697b      	ldr	r3, [r7, #20]
 8011cf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011cf8:	f003 0304 	and.w	r3, r3, #4
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d022      	beq.n	8011d46 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011d00:	697b      	ldr	r3, [r7, #20]
 8011d02:	699a      	ldr	r2, [r3, #24]
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	18d1      	adds	r1, r2, r3
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	683a      	ldr	r2, [r7, #0]
 8011d0c:	6978      	ldr	r0, [r7, #20]
 8011d0e:	f000 f8d1 	bl	8011eb4 <prvInsertTimerInActiveList>
 8011d12:	4603      	mov	r3, r0
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d01f      	beq.n	8011d58 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011d18:	2300      	movs	r3, #0
 8011d1a:	9300      	str	r3, [sp, #0]
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	687a      	ldr	r2, [r7, #4]
 8011d20:	2100      	movs	r1, #0
 8011d22:	6978      	ldr	r0, [r7, #20]
 8011d24:	f7ff ff88 	bl	8011c38 <xTimerGenericCommand>
 8011d28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011d2a:	693b      	ldr	r3, [r7, #16]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d113      	bne.n	8011d58 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d34:	f383 8811 	msr	BASEPRI, r3
 8011d38:	f3bf 8f6f 	isb	sy
 8011d3c:	f3bf 8f4f 	dsb	sy
 8011d40:	60fb      	str	r3, [r7, #12]
}
 8011d42:	bf00      	nop
 8011d44:	e7fe      	b.n	8011d44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011d46:	697b      	ldr	r3, [r7, #20]
 8011d48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d4c:	f023 0301 	bic.w	r3, r3, #1
 8011d50:	b2da      	uxtb	r2, r3
 8011d52:	697b      	ldr	r3, [r7, #20]
 8011d54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011d58:	697b      	ldr	r3, [r7, #20]
 8011d5a:	6a1b      	ldr	r3, [r3, #32]
 8011d5c:	6978      	ldr	r0, [r7, #20]
 8011d5e:	4798      	blx	r3
}
 8011d60:	bf00      	nop
 8011d62:	3718      	adds	r7, #24
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bd80      	pop	{r7, pc}
 8011d68:	20008188 	.word	0x20008188

08011d6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011d6c:	b580      	push	{r7, lr}
 8011d6e:	b084      	sub	sp, #16
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011d74:	f107 0308 	add.w	r3, r7, #8
 8011d78:	4618      	mov	r0, r3
 8011d7a:	f000 f857 	bl	8011e2c <prvGetNextExpireTime>
 8011d7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011d80:	68bb      	ldr	r3, [r7, #8]
 8011d82:	4619      	mov	r1, r3
 8011d84:	68f8      	ldr	r0, [r7, #12]
 8011d86:	f000 f803 	bl	8011d90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011d8a:	f000 f8d5 	bl	8011f38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011d8e:	e7f1      	b.n	8011d74 <prvTimerTask+0x8>

08011d90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011d90:	b580      	push	{r7, lr}
 8011d92:	b084      	sub	sp, #16
 8011d94:	af00      	add	r7, sp, #0
 8011d96:	6078      	str	r0, [r7, #4]
 8011d98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011d9a:	f7ff f93b 	bl	8011014 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011d9e:	f107 0308 	add.w	r3, r7, #8
 8011da2:	4618      	mov	r0, r3
 8011da4:	f000 f866 	bl	8011e74 <prvSampleTimeNow>
 8011da8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011daa:	68bb      	ldr	r3, [r7, #8]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d130      	bne.n	8011e12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d10a      	bne.n	8011dcc <prvProcessTimerOrBlockTask+0x3c>
 8011db6:	687a      	ldr	r2, [r7, #4]
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	429a      	cmp	r2, r3
 8011dbc:	d806      	bhi.n	8011dcc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011dbe:	f7ff f937 	bl	8011030 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011dc2:	68f9      	ldr	r1, [r7, #12]
 8011dc4:	6878      	ldr	r0, [r7, #4]
 8011dc6:	f7ff ff85 	bl	8011cd4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011dca:	e024      	b.n	8011e16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011dcc:	683b      	ldr	r3, [r7, #0]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d008      	beq.n	8011de4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011dd2:	4b13      	ldr	r3, [pc, #76]	; (8011e20 <prvProcessTimerOrBlockTask+0x90>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d101      	bne.n	8011de0 <prvProcessTimerOrBlockTask+0x50>
 8011ddc:	2301      	movs	r3, #1
 8011dde:	e000      	b.n	8011de2 <prvProcessTimerOrBlockTask+0x52>
 8011de0:	2300      	movs	r3, #0
 8011de2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011de4:	4b0f      	ldr	r3, [pc, #60]	; (8011e24 <prvProcessTimerOrBlockTask+0x94>)
 8011de6:	6818      	ldr	r0, [r3, #0]
 8011de8:	687a      	ldr	r2, [r7, #4]
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	1ad3      	subs	r3, r2, r3
 8011dee:	683a      	ldr	r2, [r7, #0]
 8011df0:	4619      	mov	r1, r3
 8011df2:	f7fe fe41 	bl	8010a78 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011df6:	f7ff f91b 	bl	8011030 <xTaskResumeAll>
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d10a      	bne.n	8011e16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011e00:	4b09      	ldr	r3, [pc, #36]	; (8011e28 <prvProcessTimerOrBlockTask+0x98>)
 8011e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e06:	601a      	str	r2, [r3, #0]
 8011e08:	f3bf 8f4f 	dsb	sy
 8011e0c:	f3bf 8f6f 	isb	sy
}
 8011e10:	e001      	b.n	8011e16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011e12:	f7ff f90d 	bl	8011030 <xTaskResumeAll>
}
 8011e16:	bf00      	nop
 8011e18:	3710      	adds	r7, #16
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	bd80      	pop	{r7, pc}
 8011e1e:	bf00      	nop
 8011e20:	2000818c 	.word	0x2000818c
 8011e24:	20008190 	.word	0x20008190
 8011e28:	e000ed04 	.word	0xe000ed04

08011e2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011e2c:	b480      	push	{r7}
 8011e2e:	b085      	sub	sp, #20
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011e34:	4b0e      	ldr	r3, [pc, #56]	; (8011e70 <prvGetNextExpireTime+0x44>)
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d101      	bne.n	8011e42 <prvGetNextExpireTime+0x16>
 8011e3e:	2201      	movs	r2, #1
 8011e40:	e000      	b.n	8011e44 <prvGetNextExpireTime+0x18>
 8011e42:	2200      	movs	r2, #0
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d105      	bne.n	8011e5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011e50:	4b07      	ldr	r3, [pc, #28]	; (8011e70 <prvGetNextExpireTime+0x44>)
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	68db      	ldr	r3, [r3, #12]
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	60fb      	str	r3, [r7, #12]
 8011e5a:	e001      	b.n	8011e60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011e60:	68fb      	ldr	r3, [r7, #12]
}
 8011e62:	4618      	mov	r0, r3
 8011e64:	3714      	adds	r7, #20
 8011e66:	46bd      	mov	sp, r7
 8011e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e6c:	4770      	bx	lr
 8011e6e:	bf00      	nop
 8011e70:	20008188 	.word	0x20008188

08011e74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b084      	sub	sp, #16
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011e7c:	f7ff f976 	bl	801116c <xTaskGetTickCount>
 8011e80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011e82:	4b0b      	ldr	r3, [pc, #44]	; (8011eb0 <prvSampleTimeNow+0x3c>)
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	68fa      	ldr	r2, [r7, #12]
 8011e88:	429a      	cmp	r2, r3
 8011e8a:	d205      	bcs.n	8011e98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011e8c:	f000 f936 	bl	80120fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2201      	movs	r2, #1
 8011e94:	601a      	str	r2, [r3, #0]
 8011e96:	e002      	b.n	8011e9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	2200      	movs	r2, #0
 8011e9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011e9e:	4a04      	ldr	r2, [pc, #16]	; (8011eb0 <prvSampleTimeNow+0x3c>)
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011ea4:	68fb      	ldr	r3, [r7, #12]
}
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	3710      	adds	r7, #16
 8011eaa:	46bd      	mov	sp, r7
 8011eac:	bd80      	pop	{r7, pc}
 8011eae:	bf00      	nop
 8011eb0:	20008198 	.word	0x20008198

08011eb4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b086      	sub	sp, #24
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	60f8      	str	r0, [r7, #12]
 8011ebc:	60b9      	str	r1, [r7, #8]
 8011ebe:	607a      	str	r2, [r7, #4]
 8011ec0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	68ba      	ldr	r2, [r7, #8]
 8011eca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	68fa      	ldr	r2, [r7, #12]
 8011ed0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011ed2:	68ba      	ldr	r2, [r7, #8]
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	429a      	cmp	r2, r3
 8011ed8:	d812      	bhi.n	8011f00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011eda:	687a      	ldr	r2, [r7, #4]
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	1ad2      	subs	r2, r2, r3
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	699b      	ldr	r3, [r3, #24]
 8011ee4:	429a      	cmp	r2, r3
 8011ee6:	d302      	bcc.n	8011eee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011ee8:	2301      	movs	r3, #1
 8011eea:	617b      	str	r3, [r7, #20]
 8011eec:	e01b      	b.n	8011f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011eee:	4b10      	ldr	r3, [pc, #64]	; (8011f30 <prvInsertTimerInActiveList+0x7c>)
 8011ef0:	681a      	ldr	r2, [r3, #0]
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	3304      	adds	r3, #4
 8011ef6:	4619      	mov	r1, r3
 8011ef8:	4610      	mov	r0, r2
 8011efa:	f7fd fd44 	bl	800f986 <vListInsert>
 8011efe:	e012      	b.n	8011f26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011f00:	687a      	ldr	r2, [r7, #4]
 8011f02:	683b      	ldr	r3, [r7, #0]
 8011f04:	429a      	cmp	r2, r3
 8011f06:	d206      	bcs.n	8011f16 <prvInsertTimerInActiveList+0x62>
 8011f08:	68ba      	ldr	r2, [r7, #8]
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	429a      	cmp	r2, r3
 8011f0e:	d302      	bcc.n	8011f16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011f10:	2301      	movs	r3, #1
 8011f12:	617b      	str	r3, [r7, #20]
 8011f14:	e007      	b.n	8011f26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f16:	4b07      	ldr	r3, [pc, #28]	; (8011f34 <prvInsertTimerInActiveList+0x80>)
 8011f18:	681a      	ldr	r2, [r3, #0]
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	3304      	adds	r3, #4
 8011f1e:	4619      	mov	r1, r3
 8011f20:	4610      	mov	r0, r2
 8011f22:	f7fd fd30 	bl	800f986 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011f26:	697b      	ldr	r3, [r7, #20]
}
 8011f28:	4618      	mov	r0, r3
 8011f2a:	3718      	adds	r7, #24
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	bd80      	pop	{r7, pc}
 8011f30:	2000818c 	.word	0x2000818c
 8011f34:	20008188 	.word	0x20008188

08011f38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b08e      	sub	sp, #56	; 0x38
 8011f3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011f3e:	e0ca      	b.n	80120d6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	da18      	bge.n	8011f78 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011f46:	1d3b      	adds	r3, r7, #4
 8011f48:	3304      	adds	r3, #4
 8011f4a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d10a      	bne.n	8011f68 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f56:	f383 8811 	msr	BASEPRI, r3
 8011f5a:	f3bf 8f6f 	isb	sy
 8011f5e:	f3bf 8f4f 	dsb	sy
 8011f62:	61fb      	str	r3, [r7, #28]
}
 8011f64:	bf00      	nop
 8011f66:	e7fe      	b.n	8011f66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f6e:	6850      	ldr	r0, [r2, #4]
 8011f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f72:	6892      	ldr	r2, [r2, #8]
 8011f74:	4611      	mov	r1, r2
 8011f76:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	f2c0 80aa 	blt.w	80120d4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f86:	695b      	ldr	r3, [r3, #20]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d004      	beq.n	8011f96 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f8e:	3304      	adds	r3, #4
 8011f90:	4618      	mov	r0, r3
 8011f92:	f7fd fd31 	bl	800f9f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011f96:	463b      	mov	r3, r7
 8011f98:	4618      	mov	r0, r3
 8011f9a:	f7ff ff6b 	bl	8011e74 <prvSampleTimeNow>
 8011f9e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	2b09      	cmp	r3, #9
 8011fa4:	f200 8097 	bhi.w	80120d6 <prvProcessReceivedCommands+0x19e>
 8011fa8:	a201      	add	r2, pc, #4	; (adr r2, 8011fb0 <prvProcessReceivedCommands+0x78>)
 8011faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fae:	bf00      	nop
 8011fb0:	08011fd9 	.word	0x08011fd9
 8011fb4:	08011fd9 	.word	0x08011fd9
 8011fb8:	08011fd9 	.word	0x08011fd9
 8011fbc:	0801204d 	.word	0x0801204d
 8011fc0:	08012061 	.word	0x08012061
 8011fc4:	080120ab 	.word	0x080120ab
 8011fc8:	08011fd9 	.word	0x08011fd9
 8011fcc:	08011fd9 	.word	0x08011fd9
 8011fd0:	0801204d 	.word	0x0801204d
 8011fd4:	08012061 	.word	0x08012061
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011fde:	f043 0301 	orr.w	r3, r3, #1
 8011fe2:	b2da      	uxtb	r2, r3
 8011fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fe6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011fea:	68ba      	ldr	r2, [r7, #8]
 8011fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fee:	699b      	ldr	r3, [r3, #24]
 8011ff0:	18d1      	adds	r1, r2, r3
 8011ff2:	68bb      	ldr	r3, [r7, #8]
 8011ff4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ff6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ff8:	f7ff ff5c 	bl	8011eb4 <prvInsertTimerInActiveList>
 8011ffc:	4603      	mov	r3, r0
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d069      	beq.n	80120d6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012004:	6a1b      	ldr	r3, [r3, #32]
 8012006:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012008:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801200a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801200c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012010:	f003 0304 	and.w	r3, r3, #4
 8012014:	2b00      	cmp	r3, #0
 8012016:	d05e      	beq.n	80120d6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012018:	68ba      	ldr	r2, [r7, #8]
 801201a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801201c:	699b      	ldr	r3, [r3, #24]
 801201e:	441a      	add	r2, r3
 8012020:	2300      	movs	r3, #0
 8012022:	9300      	str	r3, [sp, #0]
 8012024:	2300      	movs	r3, #0
 8012026:	2100      	movs	r1, #0
 8012028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801202a:	f7ff fe05 	bl	8011c38 <xTimerGenericCommand>
 801202e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012030:	6a3b      	ldr	r3, [r7, #32]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d14f      	bne.n	80120d6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8012036:	f04f 0350 	mov.w	r3, #80	; 0x50
 801203a:	f383 8811 	msr	BASEPRI, r3
 801203e:	f3bf 8f6f 	isb	sy
 8012042:	f3bf 8f4f 	dsb	sy
 8012046:	61bb      	str	r3, [r7, #24]
}
 8012048:	bf00      	nop
 801204a:	e7fe      	b.n	801204a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801204c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801204e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012052:	f023 0301 	bic.w	r3, r3, #1
 8012056:	b2da      	uxtb	r2, r3
 8012058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801205a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801205e:	e03a      	b.n	80120d6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012062:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012066:	f043 0301 	orr.w	r3, r3, #1
 801206a:	b2da      	uxtb	r2, r3
 801206c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801206e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012072:	68ba      	ldr	r2, [r7, #8]
 8012074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012076:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801207a:	699b      	ldr	r3, [r3, #24]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d10a      	bne.n	8012096 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8012080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012084:	f383 8811 	msr	BASEPRI, r3
 8012088:	f3bf 8f6f 	isb	sy
 801208c:	f3bf 8f4f 	dsb	sy
 8012090:	617b      	str	r3, [r7, #20]
}
 8012092:	bf00      	nop
 8012094:	e7fe      	b.n	8012094 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012098:	699a      	ldr	r2, [r3, #24]
 801209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801209c:	18d1      	adds	r1, r2, r3
 801209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80120a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80120a4:	f7ff ff06 	bl	8011eb4 <prvInsertTimerInActiveList>
					break;
 80120a8:	e015      	b.n	80120d6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80120aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120b0:	f003 0302 	and.w	r3, r3, #2
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d103      	bne.n	80120c0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80120b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80120ba:	f000 fbb9 	bl	8012830 <vPortFree>
 80120be:	e00a      	b.n	80120d6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80120c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120c6:	f023 0301 	bic.w	r3, r3, #1
 80120ca:	b2da      	uxtb	r2, r3
 80120cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80120d2:	e000      	b.n	80120d6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80120d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80120d6:	4b08      	ldr	r3, [pc, #32]	; (80120f8 <prvProcessReceivedCommands+0x1c0>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	1d39      	adds	r1, r7, #4
 80120dc:	2200      	movs	r2, #0
 80120de:	4618      	mov	r0, r3
 80120e0:	f7fe f882 	bl	80101e8 <xQueueReceive>
 80120e4:	4603      	mov	r3, r0
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	f47f af2a 	bne.w	8011f40 <prvProcessReceivedCommands+0x8>
	}
}
 80120ec:	bf00      	nop
 80120ee:	bf00      	nop
 80120f0:	3730      	adds	r7, #48	; 0x30
 80120f2:	46bd      	mov	sp, r7
 80120f4:	bd80      	pop	{r7, pc}
 80120f6:	bf00      	nop
 80120f8:	20008190 	.word	0x20008190

080120fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b088      	sub	sp, #32
 8012100:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012102:	e048      	b.n	8012196 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012104:	4b2d      	ldr	r3, [pc, #180]	; (80121bc <prvSwitchTimerLists+0xc0>)
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	68db      	ldr	r3, [r3, #12]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801210e:	4b2b      	ldr	r3, [pc, #172]	; (80121bc <prvSwitchTimerLists+0xc0>)
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	68db      	ldr	r3, [r3, #12]
 8012114:	68db      	ldr	r3, [r3, #12]
 8012116:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	3304      	adds	r3, #4
 801211c:	4618      	mov	r0, r3
 801211e:	f7fd fc6b 	bl	800f9f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	6a1b      	ldr	r3, [r3, #32]
 8012126:	68f8      	ldr	r0, [r7, #12]
 8012128:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012130:	f003 0304 	and.w	r3, r3, #4
 8012134:	2b00      	cmp	r3, #0
 8012136:	d02e      	beq.n	8012196 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	699b      	ldr	r3, [r3, #24]
 801213c:	693a      	ldr	r2, [r7, #16]
 801213e:	4413      	add	r3, r2
 8012140:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012142:	68ba      	ldr	r2, [r7, #8]
 8012144:	693b      	ldr	r3, [r7, #16]
 8012146:	429a      	cmp	r2, r3
 8012148:	d90e      	bls.n	8012168 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	68ba      	ldr	r2, [r7, #8]
 801214e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	68fa      	ldr	r2, [r7, #12]
 8012154:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012156:	4b19      	ldr	r3, [pc, #100]	; (80121bc <prvSwitchTimerLists+0xc0>)
 8012158:	681a      	ldr	r2, [r3, #0]
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	3304      	adds	r3, #4
 801215e:	4619      	mov	r1, r3
 8012160:	4610      	mov	r0, r2
 8012162:	f7fd fc10 	bl	800f986 <vListInsert>
 8012166:	e016      	b.n	8012196 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012168:	2300      	movs	r3, #0
 801216a:	9300      	str	r3, [sp, #0]
 801216c:	2300      	movs	r3, #0
 801216e:	693a      	ldr	r2, [r7, #16]
 8012170:	2100      	movs	r1, #0
 8012172:	68f8      	ldr	r0, [r7, #12]
 8012174:	f7ff fd60 	bl	8011c38 <xTimerGenericCommand>
 8012178:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d10a      	bne.n	8012196 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8012180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012184:	f383 8811 	msr	BASEPRI, r3
 8012188:	f3bf 8f6f 	isb	sy
 801218c:	f3bf 8f4f 	dsb	sy
 8012190:	603b      	str	r3, [r7, #0]
}
 8012192:	bf00      	nop
 8012194:	e7fe      	b.n	8012194 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012196:	4b09      	ldr	r3, [pc, #36]	; (80121bc <prvSwitchTimerLists+0xc0>)
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d1b1      	bne.n	8012104 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80121a0:	4b06      	ldr	r3, [pc, #24]	; (80121bc <prvSwitchTimerLists+0xc0>)
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80121a6:	4b06      	ldr	r3, [pc, #24]	; (80121c0 <prvSwitchTimerLists+0xc4>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	4a04      	ldr	r2, [pc, #16]	; (80121bc <prvSwitchTimerLists+0xc0>)
 80121ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80121ae:	4a04      	ldr	r2, [pc, #16]	; (80121c0 <prvSwitchTimerLists+0xc4>)
 80121b0:	697b      	ldr	r3, [r7, #20]
 80121b2:	6013      	str	r3, [r2, #0]
}
 80121b4:	bf00      	nop
 80121b6:	3718      	adds	r7, #24
 80121b8:	46bd      	mov	sp, r7
 80121ba:	bd80      	pop	{r7, pc}
 80121bc:	20008188 	.word	0x20008188
 80121c0:	2000818c 	.word	0x2000818c

080121c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80121c4:	b580      	push	{r7, lr}
 80121c6:	b082      	sub	sp, #8
 80121c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80121ca:	f000 f96b 	bl	80124a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80121ce:	4b15      	ldr	r3, [pc, #84]	; (8012224 <prvCheckForValidListAndQueue+0x60>)
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d120      	bne.n	8012218 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80121d6:	4814      	ldr	r0, [pc, #80]	; (8012228 <prvCheckForValidListAndQueue+0x64>)
 80121d8:	f7fd fb84 	bl	800f8e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80121dc:	4813      	ldr	r0, [pc, #76]	; (801222c <prvCheckForValidListAndQueue+0x68>)
 80121de:	f7fd fb81 	bl	800f8e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80121e2:	4b13      	ldr	r3, [pc, #76]	; (8012230 <prvCheckForValidListAndQueue+0x6c>)
 80121e4:	4a10      	ldr	r2, [pc, #64]	; (8012228 <prvCheckForValidListAndQueue+0x64>)
 80121e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80121e8:	4b12      	ldr	r3, [pc, #72]	; (8012234 <prvCheckForValidListAndQueue+0x70>)
 80121ea:	4a10      	ldr	r2, [pc, #64]	; (801222c <prvCheckForValidListAndQueue+0x68>)
 80121ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80121ee:	2300      	movs	r3, #0
 80121f0:	9300      	str	r3, [sp, #0]
 80121f2:	4b11      	ldr	r3, [pc, #68]	; (8012238 <prvCheckForValidListAndQueue+0x74>)
 80121f4:	4a11      	ldr	r2, [pc, #68]	; (801223c <prvCheckForValidListAndQueue+0x78>)
 80121f6:	2110      	movs	r1, #16
 80121f8:	200a      	movs	r0, #10
 80121fa:	f7fd fc8f 	bl	800fb1c <xQueueGenericCreateStatic>
 80121fe:	4603      	mov	r3, r0
 8012200:	4a08      	ldr	r2, [pc, #32]	; (8012224 <prvCheckForValidListAndQueue+0x60>)
 8012202:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012204:	4b07      	ldr	r3, [pc, #28]	; (8012224 <prvCheckForValidListAndQueue+0x60>)
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d005      	beq.n	8012218 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801220c:	4b05      	ldr	r3, [pc, #20]	; (8012224 <prvCheckForValidListAndQueue+0x60>)
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	490b      	ldr	r1, [pc, #44]	; (8012240 <prvCheckForValidListAndQueue+0x7c>)
 8012212:	4618      	mov	r0, r3
 8012214:	f7fe fbdc 	bl	80109d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012218:	f000 f974 	bl	8012504 <vPortExitCritical>
}
 801221c:	bf00      	nop
 801221e:	46bd      	mov	sp, r7
 8012220:	bd80      	pop	{r7, pc}
 8012222:	bf00      	nop
 8012224:	20008190 	.word	0x20008190
 8012228:	20008160 	.word	0x20008160
 801222c:	20008174 	.word	0x20008174
 8012230:	20008188 	.word	0x20008188
 8012234:	2000818c 	.word	0x2000818c
 8012238:	2000823c 	.word	0x2000823c
 801223c:	2000819c 	.word	0x2000819c
 8012240:	08017d30 	.word	0x08017d30

08012244 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012244:	b480      	push	{r7}
 8012246:	b085      	sub	sp, #20
 8012248:	af00      	add	r7, sp, #0
 801224a:	60f8      	str	r0, [r7, #12]
 801224c:	60b9      	str	r1, [r7, #8]
 801224e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	3b04      	subs	r3, #4
 8012254:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801225c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	3b04      	subs	r3, #4
 8012262:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012264:	68bb      	ldr	r3, [r7, #8]
 8012266:	f023 0201 	bic.w	r2, r3, #1
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	3b04      	subs	r3, #4
 8012272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012274:	4a0c      	ldr	r2, [pc, #48]	; (80122a8 <pxPortInitialiseStack+0x64>)
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	3b14      	subs	r3, #20
 801227e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012280:	687a      	ldr	r2, [r7, #4]
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	3b04      	subs	r3, #4
 801228a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	f06f 0202 	mvn.w	r2, #2
 8012292:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	3b20      	subs	r3, #32
 8012298:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801229a:	68fb      	ldr	r3, [r7, #12]
}
 801229c:	4618      	mov	r0, r3
 801229e:	3714      	adds	r7, #20
 80122a0:	46bd      	mov	sp, r7
 80122a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a6:	4770      	bx	lr
 80122a8:	080122ad 	.word	0x080122ad

080122ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80122ac:	b480      	push	{r7}
 80122ae:	b085      	sub	sp, #20
 80122b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80122b2:	2300      	movs	r3, #0
 80122b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80122b6:	4b12      	ldr	r3, [pc, #72]	; (8012300 <prvTaskExitError+0x54>)
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80122be:	d00a      	beq.n	80122d6 <prvTaskExitError+0x2a>
	__asm volatile
 80122c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122c4:	f383 8811 	msr	BASEPRI, r3
 80122c8:	f3bf 8f6f 	isb	sy
 80122cc:	f3bf 8f4f 	dsb	sy
 80122d0:	60fb      	str	r3, [r7, #12]
}
 80122d2:	bf00      	nop
 80122d4:	e7fe      	b.n	80122d4 <prvTaskExitError+0x28>
	__asm volatile
 80122d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122da:	f383 8811 	msr	BASEPRI, r3
 80122de:	f3bf 8f6f 	isb	sy
 80122e2:	f3bf 8f4f 	dsb	sy
 80122e6:	60bb      	str	r3, [r7, #8]
}
 80122e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80122ea:	bf00      	nop
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d0fc      	beq.n	80122ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80122f2:	bf00      	nop
 80122f4:	bf00      	nop
 80122f6:	3714      	adds	r7, #20
 80122f8:	46bd      	mov	sp, r7
 80122fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122fe:	4770      	bx	lr
 8012300:	2000017c 	.word	0x2000017c
	...

08012310 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012310:	4b07      	ldr	r3, [pc, #28]	; (8012330 <pxCurrentTCBConst2>)
 8012312:	6819      	ldr	r1, [r3, #0]
 8012314:	6808      	ldr	r0, [r1, #0]
 8012316:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801231a:	f380 8809 	msr	PSP, r0
 801231e:	f3bf 8f6f 	isb	sy
 8012322:	f04f 0000 	mov.w	r0, #0
 8012326:	f380 8811 	msr	BASEPRI, r0
 801232a:	4770      	bx	lr
 801232c:	f3af 8000 	nop.w

08012330 <pxCurrentTCBConst2>:
 8012330:	20007c60 	.word	0x20007c60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012334:	bf00      	nop
 8012336:	bf00      	nop

08012338 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012338:	4808      	ldr	r0, [pc, #32]	; (801235c <prvPortStartFirstTask+0x24>)
 801233a:	6800      	ldr	r0, [r0, #0]
 801233c:	6800      	ldr	r0, [r0, #0]
 801233e:	f380 8808 	msr	MSP, r0
 8012342:	f04f 0000 	mov.w	r0, #0
 8012346:	f380 8814 	msr	CONTROL, r0
 801234a:	b662      	cpsie	i
 801234c:	b661      	cpsie	f
 801234e:	f3bf 8f4f 	dsb	sy
 8012352:	f3bf 8f6f 	isb	sy
 8012356:	df00      	svc	0
 8012358:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801235a:	bf00      	nop
 801235c:	e000ed08 	.word	0xe000ed08

08012360 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b086      	sub	sp, #24
 8012364:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012366:	4b46      	ldr	r3, [pc, #280]	; (8012480 <xPortStartScheduler+0x120>)
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	4a46      	ldr	r2, [pc, #280]	; (8012484 <xPortStartScheduler+0x124>)
 801236c:	4293      	cmp	r3, r2
 801236e:	d10a      	bne.n	8012386 <xPortStartScheduler+0x26>
	__asm volatile
 8012370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012374:	f383 8811 	msr	BASEPRI, r3
 8012378:	f3bf 8f6f 	isb	sy
 801237c:	f3bf 8f4f 	dsb	sy
 8012380:	613b      	str	r3, [r7, #16]
}
 8012382:	bf00      	nop
 8012384:	e7fe      	b.n	8012384 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012386:	4b3e      	ldr	r3, [pc, #248]	; (8012480 <xPortStartScheduler+0x120>)
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	4a3f      	ldr	r2, [pc, #252]	; (8012488 <xPortStartScheduler+0x128>)
 801238c:	4293      	cmp	r3, r2
 801238e:	d10a      	bne.n	80123a6 <xPortStartScheduler+0x46>
	__asm volatile
 8012390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012394:	f383 8811 	msr	BASEPRI, r3
 8012398:	f3bf 8f6f 	isb	sy
 801239c:	f3bf 8f4f 	dsb	sy
 80123a0:	60fb      	str	r3, [r7, #12]
}
 80123a2:	bf00      	nop
 80123a4:	e7fe      	b.n	80123a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80123a6:	4b39      	ldr	r3, [pc, #228]	; (801248c <xPortStartScheduler+0x12c>)
 80123a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80123aa:	697b      	ldr	r3, [r7, #20]
 80123ac:	781b      	ldrb	r3, [r3, #0]
 80123ae:	b2db      	uxtb	r3, r3
 80123b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80123b2:	697b      	ldr	r3, [r7, #20]
 80123b4:	22ff      	movs	r2, #255	; 0xff
 80123b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80123b8:	697b      	ldr	r3, [r7, #20]
 80123ba:	781b      	ldrb	r3, [r3, #0]
 80123bc:	b2db      	uxtb	r3, r3
 80123be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80123c0:	78fb      	ldrb	r3, [r7, #3]
 80123c2:	b2db      	uxtb	r3, r3
 80123c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80123c8:	b2da      	uxtb	r2, r3
 80123ca:	4b31      	ldr	r3, [pc, #196]	; (8012490 <xPortStartScheduler+0x130>)
 80123cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80123ce:	4b31      	ldr	r3, [pc, #196]	; (8012494 <xPortStartScheduler+0x134>)
 80123d0:	2207      	movs	r2, #7
 80123d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80123d4:	e009      	b.n	80123ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80123d6:	4b2f      	ldr	r3, [pc, #188]	; (8012494 <xPortStartScheduler+0x134>)
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	3b01      	subs	r3, #1
 80123dc:	4a2d      	ldr	r2, [pc, #180]	; (8012494 <xPortStartScheduler+0x134>)
 80123de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80123e0:	78fb      	ldrb	r3, [r7, #3]
 80123e2:	b2db      	uxtb	r3, r3
 80123e4:	005b      	lsls	r3, r3, #1
 80123e6:	b2db      	uxtb	r3, r3
 80123e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80123ea:	78fb      	ldrb	r3, [r7, #3]
 80123ec:	b2db      	uxtb	r3, r3
 80123ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80123f2:	2b80      	cmp	r3, #128	; 0x80
 80123f4:	d0ef      	beq.n	80123d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80123f6:	4b27      	ldr	r3, [pc, #156]	; (8012494 <xPortStartScheduler+0x134>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	f1c3 0307 	rsb	r3, r3, #7
 80123fe:	2b04      	cmp	r3, #4
 8012400:	d00a      	beq.n	8012418 <xPortStartScheduler+0xb8>
	__asm volatile
 8012402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012406:	f383 8811 	msr	BASEPRI, r3
 801240a:	f3bf 8f6f 	isb	sy
 801240e:	f3bf 8f4f 	dsb	sy
 8012412:	60bb      	str	r3, [r7, #8]
}
 8012414:	bf00      	nop
 8012416:	e7fe      	b.n	8012416 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012418:	4b1e      	ldr	r3, [pc, #120]	; (8012494 <xPortStartScheduler+0x134>)
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	021b      	lsls	r3, r3, #8
 801241e:	4a1d      	ldr	r2, [pc, #116]	; (8012494 <xPortStartScheduler+0x134>)
 8012420:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012422:	4b1c      	ldr	r3, [pc, #112]	; (8012494 <xPortStartScheduler+0x134>)
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801242a:	4a1a      	ldr	r2, [pc, #104]	; (8012494 <xPortStartScheduler+0x134>)
 801242c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	b2da      	uxtb	r2, r3
 8012432:	697b      	ldr	r3, [r7, #20]
 8012434:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012436:	4b18      	ldr	r3, [pc, #96]	; (8012498 <xPortStartScheduler+0x138>)
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	4a17      	ldr	r2, [pc, #92]	; (8012498 <xPortStartScheduler+0x138>)
 801243c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012440:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012442:	4b15      	ldr	r3, [pc, #84]	; (8012498 <xPortStartScheduler+0x138>)
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	4a14      	ldr	r2, [pc, #80]	; (8012498 <xPortStartScheduler+0x138>)
 8012448:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801244c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801244e:	f000 f8dd 	bl	801260c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012452:	4b12      	ldr	r3, [pc, #72]	; (801249c <xPortStartScheduler+0x13c>)
 8012454:	2200      	movs	r2, #0
 8012456:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012458:	f000 f8fc 	bl	8012654 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801245c:	4b10      	ldr	r3, [pc, #64]	; (80124a0 <xPortStartScheduler+0x140>)
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	4a0f      	ldr	r2, [pc, #60]	; (80124a0 <xPortStartScheduler+0x140>)
 8012462:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012466:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012468:	f7ff ff66 	bl	8012338 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801246c:	f7fe ff48 	bl	8011300 <vTaskSwitchContext>
	prvTaskExitError();
 8012470:	f7ff ff1c 	bl	80122ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012474:	2300      	movs	r3, #0
}
 8012476:	4618      	mov	r0, r3
 8012478:	3718      	adds	r7, #24
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	bf00      	nop
 8012480:	e000ed00 	.word	0xe000ed00
 8012484:	410fc271 	.word	0x410fc271
 8012488:	410fc270 	.word	0x410fc270
 801248c:	e000e400 	.word	0xe000e400
 8012490:	2000828c 	.word	0x2000828c
 8012494:	20008290 	.word	0x20008290
 8012498:	e000ed20 	.word	0xe000ed20
 801249c:	2000017c 	.word	0x2000017c
 80124a0:	e000ef34 	.word	0xe000ef34

080124a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80124a4:	b480      	push	{r7}
 80124a6:	b083      	sub	sp, #12
 80124a8:	af00      	add	r7, sp, #0
	__asm volatile
 80124aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124ae:	f383 8811 	msr	BASEPRI, r3
 80124b2:	f3bf 8f6f 	isb	sy
 80124b6:	f3bf 8f4f 	dsb	sy
 80124ba:	607b      	str	r3, [r7, #4]
}
 80124bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80124be:	4b0f      	ldr	r3, [pc, #60]	; (80124fc <vPortEnterCritical+0x58>)
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	3301      	adds	r3, #1
 80124c4:	4a0d      	ldr	r2, [pc, #52]	; (80124fc <vPortEnterCritical+0x58>)
 80124c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80124c8:	4b0c      	ldr	r3, [pc, #48]	; (80124fc <vPortEnterCritical+0x58>)
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	2b01      	cmp	r3, #1
 80124ce:	d10f      	bne.n	80124f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80124d0:	4b0b      	ldr	r3, [pc, #44]	; (8012500 <vPortEnterCritical+0x5c>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	b2db      	uxtb	r3, r3
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d00a      	beq.n	80124f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80124da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124de:	f383 8811 	msr	BASEPRI, r3
 80124e2:	f3bf 8f6f 	isb	sy
 80124e6:	f3bf 8f4f 	dsb	sy
 80124ea:	603b      	str	r3, [r7, #0]
}
 80124ec:	bf00      	nop
 80124ee:	e7fe      	b.n	80124ee <vPortEnterCritical+0x4a>
	}
}
 80124f0:	bf00      	nop
 80124f2:	370c      	adds	r7, #12
 80124f4:	46bd      	mov	sp, r7
 80124f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124fa:	4770      	bx	lr
 80124fc:	2000017c 	.word	0x2000017c
 8012500:	e000ed04 	.word	0xe000ed04

08012504 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012504:	b480      	push	{r7}
 8012506:	b083      	sub	sp, #12
 8012508:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801250a:	4b12      	ldr	r3, [pc, #72]	; (8012554 <vPortExitCritical+0x50>)
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d10a      	bne.n	8012528 <vPortExitCritical+0x24>
	__asm volatile
 8012512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012516:	f383 8811 	msr	BASEPRI, r3
 801251a:	f3bf 8f6f 	isb	sy
 801251e:	f3bf 8f4f 	dsb	sy
 8012522:	607b      	str	r3, [r7, #4]
}
 8012524:	bf00      	nop
 8012526:	e7fe      	b.n	8012526 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012528:	4b0a      	ldr	r3, [pc, #40]	; (8012554 <vPortExitCritical+0x50>)
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	3b01      	subs	r3, #1
 801252e:	4a09      	ldr	r2, [pc, #36]	; (8012554 <vPortExitCritical+0x50>)
 8012530:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012532:	4b08      	ldr	r3, [pc, #32]	; (8012554 <vPortExitCritical+0x50>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	2b00      	cmp	r3, #0
 8012538:	d105      	bne.n	8012546 <vPortExitCritical+0x42>
 801253a:	2300      	movs	r3, #0
 801253c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801253e:	683b      	ldr	r3, [r7, #0]
 8012540:	f383 8811 	msr	BASEPRI, r3
}
 8012544:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012546:	bf00      	nop
 8012548:	370c      	adds	r7, #12
 801254a:	46bd      	mov	sp, r7
 801254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012550:	4770      	bx	lr
 8012552:	bf00      	nop
 8012554:	2000017c 	.word	0x2000017c
	...

08012560 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012560:	f3ef 8009 	mrs	r0, PSP
 8012564:	f3bf 8f6f 	isb	sy
 8012568:	4b15      	ldr	r3, [pc, #84]	; (80125c0 <pxCurrentTCBConst>)
 801256a:	681a      	ldr	r2, [r3, #0]
 801256c:	f01e 0f10 	tst.w	lr, #16
 8012570:	bf08      	it	eq
 8012572:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012576:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801257a:	6010      	str	r0, [r2, #0]
 801257c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012580:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012584:	f380 8811 	msr	BASEPRI, r0
 8012588:	f3bf 8f4f 	dsb	sy
 801258c:	f3bf 8f6f 	isb	sy
 8012590:	f7fe feb6 	bl	8011300 <vTaskSwitchContext>
 8012594:	f04f 0000 	mov.w	r0, #0
 8012598:	f380 8811 	msr	BASEPRI, r0
 801259c:	bc09      	pop	{r0, r3}
 801259e:	6819      	ldr	r1, [r3, #0]
 80125a0:	6808      	ldr	r0, [r1, #0]
 80125a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125a6:	f01e 0f10 	tst.w	lr, #16
 80125aa:	bf08      	it	eq
 80125ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80125b0:	f380 8809 	msr	PSP, r0
 80125b4:	f3bf 8f6f 	isb	sy
 80125b8:	4770      	bx	lr
 80125ba:	bf00      	nop
 80125bc:	f3af 8000 	nop.w

080125c0 <pxCurrentTCBConst>:
 80125c0:	20007c60 	.word	0x20007c60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80125c4:	bf00      	nop
 80125c6:	bf00      	nop

080125c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b082      	sub	sp, #8
 80125cc:	af00      	add	r7, sp, #0
	__asm volatile
 80125ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125d2:	f383 8811 	msr	BASEPRI, r3
 80125d6:	f3bf 8f6f 	isb	sy
 80125da:	f3bf 8f4f 	dsb	sy
 80125de:	607b      	str	r3, [r7, #4]
}
 80125e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80125e2:	f7fe fdd3 	bl	801118c <xTaskIncrementTick>
 80125e6:	4603      	mov	r3, r0
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d003      	beq.n	80125f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80125ec:	4b06      	ldr	r3, [pc, #24]	; (8012608 <xPortSysTickHandler+0x40>)
 80125ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80125f2:	601a      	str	r2, [r3, #0]
 80125f4:	2300      	movs	r3, #0
 80125f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80125f8:	683b      	ldr	r3, [r7, #0]
 80125fa:	f383 8811 	msr	BASEPRI, r3
}
 80125fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012600:	bf00      	nop
 8012602:	3708      	adds	r7, #8
 8012604:	46bd      	mov	sp, r7
 8012606:	bd80      	pop	{r7, pc}
 8012608:	e000ed04 	.word	0xe000ed04

0801260c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801260c:	b480      	push	{r7}
 801260e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012610:	4b0b      	ldr	r3, [pc, #44]	; (8012640 <vPortSetupTimerInterrupt+0x34>)
 8012612:	2200      	movs	r2, #0
 8012614:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012616:	4b0b      	ldr	r3, [pc, #44]	; (8012644 <vPortSetupTimerInterrupt+0x38>)
 8012618:	2200      	movs	r2, #0
 801261a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801261c:	4b0a      	ldr	r3, [pc, #40]	; (8012648 <vPortSetupTimerInterrupt+0x3c>)
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	4a0a      	ldr	r2, [pc, #40]	; (801264c <vPortSetupTimerInterrupt+0x40>)
 8012622:	fba2 2303 	umull	r2, r3, r2, r3
 8012626:	099b      	lsrs	r3, r3, #6
 8012628:	4a09      	ldr	r2, [pc, #36]	; (8012650 <vPortSetupTimerInterrupt+0x44>)
 801262a:	3b01      	subs	r3, #1
 801262c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801262e:	4b04      	ldr	r3, [pc, #16]	; (8012640 <vPortSetupTimerInterrupt+0x34>)
 8012630:	2207      	movs	r2, #7
 8012632:	601a      	str	r2, [r3, #0]
}
 8012634:	bf00      	nop
 8012636:	46bd      	mov	sp, r7
 8012638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801263c:	4770      	bx	lr
 801263e:	bf00      	nop
 8012640:	e000e010 	.word	0xe000e010
 8012644:	e000e018 	.word	0xe000e018
 8012648:	20000134 	.word	0x20000134
 801264c:	10624dd3 	.word	0x10624dd3
 8012650:	e000e014 	.word	0xe000e014

08012654 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012654:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012664 <vPortEnableVFP+0x10>
 8012658:	6801      	ldr	r1, [r0, #0]
 801265a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801265e:	6001      	str	r1, [r0, #0]
 8012660:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012662:	bf00      	nop
 8012664:	e000ed88 	.word	0xe000ed88

08012668 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012668:	b480      	push	{r7}
 801266a:	b085      	sub	sp, #20
 801266c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801266e:	f3ef 8305 	mrs	r3, IPSR
 8012672:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	2b0f      	cmp	r3, #15
 8012678:	d914      	bls.n	80126a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801267a:	4a17      	ldr	r2, [pc, #92]	; (80126d8 <vPortValidateInterruptPriority+0x70>)
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	4413      	add	r3, r2
 8012680:	781b      	ldrb	r3, [r3, #0]
 8012682:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012684:	4b15      	ldr	r3, [pc, #84]	; (80126dc <vPortValidateInterruptPriority+0x74>)
 8012686:	781b      	ldrb	r3, [r3, #0]
 8012688:	7afa      	ldrb	r2, [r7, #11]
 801268a:	429a      	cmp	r2, r3
 801268c:	d20a      	bcs.n	80126a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801268e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012692:	f383 8811 	msr	BASEPRI, r3
 8012696:	f3bf 8f6f 	isb	sy
 801269a:	f3bf 8f4f 	dsb	sy
 801269e:	607b      	str	r3, [r7, #4]
}
 80126a0:	bf00      	nop
 80126a2:	e7fe      	b.n	80126a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80126a4:	4b0e      	ldr	r3, [pc, #56]	; (80126e0 <vPortValidateInterruptPriority+0x78>)
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80126ac:	4b0d      	ldr	r3, [pc, #52]	; (80126e4 <vPortValidateInterruptPriority+0x7c>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	429a      	cmp	r2, r3
 80126b2:	d90a      	bls.n	80126ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80126b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126b8:	f383 8811 	msr	BASEPRI, r3
 80126bc:	f3bf 8f6f 	isb	sy
 80126c0:	f3bf 8f4f 	dsb	sy
 80126c4:	603b      	str	r3, [r7, #0]
}
 80126c6:	bf00      	nop
 80126c8:	e7fe      	b.n	80126c8 <vPortValidateInterruptPriority+0x60>
	}
 80126ca:	bf00      	nop
 80126cc:	3714      	adds	r7, #20
 80126ce:	46bd      	mov	sp, r7
 80126d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d4:	4770      	bx	lr
 80126d6:	bf00      	nop
 80126d8:	e000e3f0 	.word	0xe000e3f0
 80126dc:	2000828c 	.word	0x2000828c
 80126e0:	e000ed0c 	.word	0xe000ed0c
 80126e4:	20008290 	.word	0x20008290

080126e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b088      	sub	sp, #32
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80126f0:	2300      	movs	r3, #0
 80126f2:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 80126f4:	4b48      	ldr	r3, [pc, #288]	; (8012818 <pvPortMalloc+0x130>)
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d10a      	bne.n	8012712 <pvPortMalloc+0x2a>
	__asm volatile
 80126fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012700:	f383 8811 	msr	BASEPRI, r3
 8012704:	f3bf 8f6f 	isb	sy
 8012708:	f3bf 8f4f 	dsb	sy
 801270c:	60fb      	str	r3, [r7, #12]
}
 801270e:	bf00      	nop
 8012710:	e7fe      	b.n	8012710 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 8012712:	f7fe fc7f 	bl	8011014 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012716:	4b41      	ldr	r3, [pc, #260]	; (801281c <pvPortMalloc+0x134>)
 8012718:	681a      	ldr	r2, [r3, #0]
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	4013      	ands	r3, r2
 801271e:	2b00      	cmp	r3, #0
 8012720:	d172      	bne.n	8012808 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d00d      	beq.n	8012744 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 8012728:	2208      	movs	r2, #8
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	4413      	add	r3, r2
 801272e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	f003 0307 	and.w	r3, r3, #7
 8012736:	2b00      	cmp	r3, #0
 8012738:	d004      	beq.n	8012744 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	f023 0307 	bic.w	r3, r3, #7
 8012740:	3308      	adds	r3, #8
 8012742:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d05e      	beq.n	8012808 <pvPortMalloc+0x120>
 801274a:	4b35      	ldr	r3, [pc, #212]	; (8012820 <pvPortMalloc+0x138>)
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	687a      	ldr	r2, [r7, #4]
 8012750:	429a      	cmp	r2, r3
 8012752:	d859      	bhi.n	8012808 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012754:	4b33      	ldr	r3, [pc, #204]	; (8012824 <pvPortMalloc+0x13c>)
 8012756:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 8012758:	4b32      	ldr	r3, [pc, #200]	; (8012824 <pvPortMalloc+0x13c>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801275e:	e004      	b.n	801276a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 8012760:	69fb      	ldr	r3, [r7, #28]
 8012762:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012764:	69fb      	ldr	r3, [r7, #28]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801276a:	69fb      	ldr	r3, [r7, #28]
 801276c:	685b      	ldr	r3, [r3, #4]
 801276e:	687a      	ldr	r2, [r7, #4]
 8012770:	429a      	cmp	r2, r3
 8012772:	d903      	bls.n	801277c <pvPortMalloc+0x94>
 8012774:	69fb      	ldr	r3, [r7, #28]
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d1f1      	bne.n	8012760 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801277c:	4b26      	ldr	r3, [pc, #152]	; (8012818 <pvPortMalloc+0x130>)
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	69fa      	ldr	r2, [r7, #28]
 8012782:	429a      	cmp	r2, r3
 8012784:	d040      	beq.n	8012808 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012786:	69bb      	ldr	r3, [r7, #24]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	2208      	movs	r2, #8
 801278c:	4413      	add	r3, r2
 801278e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012790:	69fb      	ldr	r3, [r7, #28]
 8012792:	681a      	ldr	r2, [r3, #0]
 8012794:	69bb      	ldr	r3, [r7, #24]
 8012796:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012798:	69fb      	ldr	r3, [r7, #28]
 801279a:	685a      	ldr	r2, [r3, #4]
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	1ad2      	subs	r2, r2, r3
 80127a0:	2308      	movs	r3, #8
 80127a2:	005b      	lsls	r3, r3, #1
 80127a4:	429a      	cmp	r2, r3
 80127a6:	d90f      	bls.n	80127c8 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80127a8:	69fa      	ldr	r2, [r7, #28]
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	4413      	add	r3, r2
 80127ae:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80127b0:	69fb      	ldr	r3, [r7, #28]
 80127b2:	685a      	ldr	r2, [r3, #4]
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	1ad2      	subs	r2, r2, r3
 80127b8:	693b      	ldr	r3, [r7, #16]
 80127ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80127bc:	69fb      	ldr	r3, [r7, #28]
 80127be:	687a      	ldr	r2, [r7, #4]
 80127c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80127c2:	6938      	ldr	r0, [r7, #16]
 80127c4:	f000 f896 	bl	80128f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80127c8:	4b15      	ldr	r3, [pc, #84]	; (8012820 <pvPortMalloc+0x138>)
 80127ca:	681a      	ldr	r2, [r3, #0]
 80127cc:	69fb      	ldr	r3, [r7, #28]
 80127ce:	685b      	ldr	r3, [r3, #4]
 80127d0:	1ad3      	subs	r3, r2, r3
 80127d2:	4a13      	ldr	r2, [pc, #76]	; (8012820 <pvPortMalloc+0x138>)
 80127d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80127d6:	4b12      	ldr	r3, [pc, #72]	; (8012820 <pvPortMalloc+0x138>)
 80127d8:	681a      	ldr	r2, [r3, #0]
 80127da:	4b13      	ldr	r3, [pc, #76]	; (8012828 <pvPortMalloc+0x140>)
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	429a      	cmp	r2, r3
 80127e0:	d203      	bcs.n	80127ea <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80127e2:	4b0f      	ldr	r3, [pc, #60]	; (8012820 <pvPortMalloc+0x138>)
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	4a10      	ldr	r2, [pc, #64]	; (8012828 <pvPortMalloc+0x140>)
 80127e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80127ea:	69fb      	ldr	r3, [r7, #28]
 80127ec:	685a      	ldr	r2, [r3, #4]
 80127ee:	4b0b      	ldr	r3, [pc, #44]	; (801281c <pvPortMalloc+0x134>)
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	431a      	orrs	r2, r3
 80127f4:	69fb      	ldr	r3, [r7, #28]
 80127f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80127f8:	69fb      	ldr	r3, [r7, #28]
 80127fa:	2200      	movs	r2, #0
 80127fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80127fe:	4b0b      	ldr	r3, [pc, #44]	; (801282c <pvPortMalloc+0x144>)
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	3301      	adds	r3, #1
 8012804:	4a09      	ldr	r2, [pc, #36]	; (801282c <pvPortMalloc+0x144>)
 8012806:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012808:	f7fe fc12 	bl	8011030 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 801280c:	697b      	ldr	r3, [r7, #20]
}
 801280e:	4618      	mov	r0, r3
 8012810:	3720      	adds	r7, #32
 8012812:	46bd      	mov	sp, r7
 8012814:	bd80      	pop	{r7, pc}
 8012816:	bf00      	nop
 8012818:	2000829c 	.word	0x2000829c
 801281c:	200082b0 	.word	0x200082b0
 8012820:	200082a0 	.word	0x200082a0
 8012824:	20008294 	.word	0x20008294
 8012828:	200082a4 	.word	0x200082a4
 801282c:	200082a8 	.word	0x200082a8

08012830 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b086      	sub	sp, #24
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d04d      	beq.n	80128de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012842:	2308      	movs	r3, #8
 8012844:	425b      	negs	r3, r3
 8012846:	697a      	ldr	r2, [r7, #20]
 8012848:	4413      	add	r3, r2
 801284a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801284c:	697b      	ldr	r3, [r7, #20]
 801284e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012850:	693b      	ldr	r3, [r7, #16]
 8012852:	685a      	ldr	r2, [r3, #4]
 8012854:	4b24      	ldr	r3, [pc, #144]	; (80128e8 <vPortFree+0xb8>)
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	4013      	ands	r3, r2
 801285a:	2b00      	cmp	r3, #0
 801285c:	d10a      	bne.n	8012874 <vPortFree+0x44>
	__asm volatile
 801285e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012862:	f383 8811 	msr	BASEPRI, r3
 8012866:	f3bf 8f6f 	isb	sy
 801286a:	f3bf 8f4f 	dsb	sy
 801286e:	60fb      	str	r3, [r7, #12]
}
 8012870:	bf00      	nop
 8012872:	e7fe      	b.n	8012872 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012874:	693b      	ldr	r3, [r7, #16]
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d00a      	beq.n	8012892 <vPortFree+0x62>
	__asm volatile
 801287c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012880:	f383 8811 	msr	BASEPRI, r3
 8012884:	f3bf 8f6f 	isb	sy
 8012888:	f3bf 8f4f 	dsb	sy
 801288c:	60bb      	str	r3, [r7, #8]
}
 801288e:	bf00      	nop
 8012890:	e7fe      	b.n	8012890 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012892:	693b      	ldr	r3, [r7, #16]
 8012894:	685a      	ldr	r2, [r3, #4]
 8012896:	4b14      	ldr	r3, [pc, #80]	; (80128e8 <vPortFree+0xb8>)
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	4013      	ands	r3, r2
 801289c:	2b00      	cmp	r3, #0
 801289e:	d01e      	beq.n	80128de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80128a0:	693b      	ldr	r3, [r7, #16]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d11a      	bne.n	80128de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80128a8:	693b      	ldr	r3, [r7, #16]
 80128aa:	685a      	ldr	r2, [r3, #4]
 80128ac:	4b0e      	ldr	r3, [pc, #56]	; (80128e8 <vPortFree+0xb8>)
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	43db      	mvns	r3, r3
 80128b2:	401a      	ands	r2, r3
 80128b4:	693b      	ldr	r3, [r7, #16]
 80128b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80128b8:	f7fe fbac 	bl	8011014 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80128bc:	693b      	ldr	r3, [r7, #16]
 80128be:	685a      	ldr	r2, [r3, #4]
 80128c0:	4b0a      	ldr	r3, [pc, #40]	; (80128ec <vPortFree+0xbc>)
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	4413      	add	r3, r2
 80128c6:	4a09      	ldr	r2, [pc, #36]	; (80128ec <vPortFree+0xbc>)
 80128c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80128ca:	6938      	ldr	r0, [r7, #16]
 80128cc:	f000 f812 	bl	80128f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80128d0:	4b07      	ldr	r3, [pc, #28]	; (80128f0 <vPortFree+0xc0>)
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	3301      	adds	r3, #1
 80128d6:	4a06      	ldr	r2, [pc, #24]	; (80128f0 <vPortFree+0xc0>)
 80128d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80128da:	f7fe fba9 	bl	8011030 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80128de:	bf00      	nop
 80128e0:	3718      	adds	r7, #24
 80128e2:	46bd      	mov	sp, r7
 80128e4:	bd80      	pop	{r7, pc}
 80128e6:	bf00      	nop
 80128e8:	200082b0 	.word	0x200082b0
 80128ec:	200082a0 	.word	0x200082a0
 80128f0:	200082ac 	.word	0x200082ac

080128f4 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80128f4:	b480      	push	{r7}
 80128f6:	b085      	sub	sp, #20
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80128fc:	4b28      	ldr	r3, [pc, #160]	; (80129a0 <prvInsertBlockIntoFreeList+0xac>)
 80128fe:	60fb      	str	r3, [r7, #12]
 8012900:	e002      	b.n	8012908 <prvInsertBlockIntoFreeList+0x14>
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	60fb      	str	r3, [r7, #12]
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	687a      	ldr	r2, [r7, #4]
 801290e:	429a      	cmp	r2, r3
 8012910:	d8f7      	bhi.n	8012902 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	685b      	ldr	r3, [r3, #4]
 801291a:	68ba      	ldr	r2, [r7, #8]
 801291c:	4413      	add	r3, r2
 801291e:	687a      	ldr	r2, [r7, #4]
 8012920:	429a      	cmp	r2, r3
 8012922:	d108      	bne.n	8012936 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	685a      	ldr	r2, [r3, #4]
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	685b      	ldr	r3, [r3, #4]
 801292c:	441a      	add	r2, r3
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012932:	68fb      	ldr	r3, [r7, #12]
 8012934:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	685b      	ldr	r3, [r3, #4]
 801293e:	68ba      	ldr	r2, [r7, #8]
 8012940:	441a      	add	r2, r3
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	429a      	cmp	r2, r3
 8012948:	d118      	bne.n	801297c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	681a      	ldr	r2, [r3, #0]
 801294e:	4b15      	ldr	r3, [pc, #84]	; (80129a4 <prvInsertBlockIntoFreeList+0xb0>)
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	429a      	cmp	r2, r3
 8012954:	d00d      	beq.n	8012972 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	685a      	ldr	r2, [r3, #4]
 801295a:	68fb      	ldr	r3, [r7, #12]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	685b      	ldr	r3, [r3, #4]
 8012960:	441a      	add	r2, r3
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	681a      	ldr	r2, [r3, #0]
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	601a      	str	r2, [r3, #0]
 8012970:	e008      	b.n	8012984 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012972:	4b0c      	ldr	r3, [pc, #48]	; (80129a4 <prvInsertBlockIntoFreeList+0xb0>)
 8012974:	681a      	ldr	r2, [r3, #0]
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	601a      	str	r2, [r3, #0]
 801297a:	e003      	b.n	8012984 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	681a      	ldr	r2, [r3, #0]
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012984:	68fa      	ldr	r2, [r7, #12]
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	429a      	cmp	r2, r3
 801298a:	d002      	beq.n	8012992 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	687a      	ldr	r2, [r7, #4]
 8012990:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012992:	bf00      	nop
 8012994:	3714      	adds	r7, #20
 8012996:	46bd      	mov	sp, r7
 8012998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801299c:	4770      	bx	lr
 801299e:	bf00      	nop
 80129a0:	20008294 	.word	0x20008294
 80129a4:	2000829c 	.word	0x2000829c

080129a8 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 80129a8:	b480      	push	{r7}
 80129aa:	b08f      	sub	sp, #60	; 0x3c
 80129ac:	af00      	add	r7, sp, #0
 80129ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 80129b0:	2300      	movs	r3, #0
 80129b2:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 80129b4:	2300      	movs	r3, #0
 80129b6:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 80129b8:	2300      	movs	r3, #0
 80129ba:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 80129bc:	4b5a      	ldr	r3, [pc, #360]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d00a      	beq.n	80129da <vPortDefineHeapRegions+0x32>
	__asm volatile
 80129c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129c8:	f383 8811 	msr	BASEPRI, r3
 80129cc:	f3bf 8f6f 	isb	sy
 80129d0:	f3bf 8f4f 	dsb	sy
 80129d4:	617b      	str	r3, [r7, #20]
}
 80129d6:	bf00      	nop
 80129d8:	e7fe      	b.n	80129d8 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 80129da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129dc:	00db      	lsls	r3, r3, #3
 80129de:	687a      	ldr	r2, [r7, #4]
 80129e0:	4413      	add	r3, r2
 80129e2:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 80129e4:	e07d      	b.n	8012ae2 <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 80129e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129e8:	685b      	ldr	r3, [r3, #4]
 80129ea:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 80129ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80129f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129f4:	f003 0307 	and.w	r3, r3, #7
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d00e      	beq.n	8012a1a <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 80129fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129fe:	3307      	adds	r3, #7
 8012a00:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 8012a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a04:	f023 0307 	bic.w	r3, r3, #7
 8012a08:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 8012a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	461a      	mov	r2, r3
 8012a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a12:	1ad3      	subs	r3, r2, r3
 8012a14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012a16:	4413      	add	r3, r2
 8012a18:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 8012a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a1c:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 8012a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d106      	bne.n	8012a32 <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 8012a24:	69fb      	ldr	r3, [r7, #28]
 8012a26:	4a41      	ldr	r2, [pc, #260]	; (8012b2c <vPortDefineHeapRegions+0x184>)
 8012a28:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 8012a2a:	4b40      	ldr	r3, [pc, #256]	; (8012b2c <vPortDefineHeapRegions+0x184>)
 8012a2c:	2200      	movs	r2, #0
 8012a2e:	605a      	str	r2, [r3, #4]
 8012a30:	e01f      	b.n	8012a72 <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 8012a32:	4b3d      	ldr	r3, [pc, #244]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d10a      	bne.n	8012a50 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 8012a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a3e:	f383 8811 	msr	BASEPRI, r3
 8012a42:	f3bf 8f6f 	isb	sy
 8012a46:	f3bf 8f4f 	dsb	sy
 8012a4a:	613b      	str	r3, [r7, #16]
}
 8012a4c:	bf00      	nop
 8012a4e:	e7fe      	b.n	8012a4e <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 8012a50:	4b35      	ldr	r3, [pc, #212]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	461a      	mov	r2, r3
 8012a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a58:	4293      	cmp	r3, r2
 8012a5a:	d80a      	bhi.n	8012a72 <vPortDefineHeapRegions+0xca>
	__asm volatile
 8012a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a60:	f383 8811 	msr	BASEPRI, r3
 8012a64:	f3bf 8f6f 	isb	sy
 8012a68:	f3bf 8f4f 	dsb	sy
 8012a6c:	60fb      	str	r3, [r7, #12]
}
 8012a6e:	bf00      	nop
 8012a70:	e7fe      	b.n	8012a70 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 8012a72:	4b2d      	ldr	r3, [pc, #180]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012a74:	681b      	ldr	r3, [r3, #0]
 8012a76:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 8012a78:	69fa      	ldr	r2, [r7, #28]
 8012a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012a7c:	4413      	add	r3, r2
 8012a7e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 8012a80:	2208      	movs	r2, #8
 8012a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a84:	1a9b      	subs	r3, r3, r2
 8012a86:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 8012a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a8a:	f023 0307 	bic.w	r3, r3, #7
 8012a8e:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 8012a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a92:	4a25      	ldr	r2, [pc, #148]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012a94:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 8012a96:	4b24      	ldr	r3, [pc, #144]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 8012a9e:	4b22      	ldr	r3, [pc, #136]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	2200      	movs	r2, #0
 8012aa4:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 8012aa6:	69fb      	ldr	r3, [r7, #28]
 8012aa8:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 8012aaa:	6a3b      	ldr	r3, [r7, #32]
 8012aac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012aae:	1ad2      	subs	r2, r2, r3
 8012ab0:	6a3b      	ldr	r3, [r7, #32]
 8012ab2:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 8012ab4:	4b1c      	ldr	r3, [pc, #112]	; (8012b28 <vPortDefineHeapRegions+0x180>)
 8012ab6:	681a      	ldr	r2, [r3, #0]
 8012ab8:	6a3b      	ldr	r3, [r7, #32]
 8012aba:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 8012abc:	69bb      	ldr	r3, [r7, #24]
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d002      	beq.n	8012ac8 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 8012ac2:	69bb      	ldr	r3, [r7, #24]
 8012ac4:	6a3a      	ldr	r2, [r7, #32]
 8012ac6:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 8012ac8:	6a3b      	ldr	r3, [r7, #32]
 8012aca:	685b      	ldr	r3, [r3, #4]
 8012acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012ace:	4413      	add	r3, r2
 8012ad0:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 8012ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ad4:	3301      	adds	r3, #1
 8012ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 8012ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ada:	00db      	lsls	r3, r3, #3
 8012adc:	687a      	ldr	r2, [r7, #4]
 8012ade:	4413      	add	r3, r2
 8012ae0:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 8012ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ae4:	685b      	ldr	r3, [r3, #4]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	f47f af7d 	bne.w	80129e6 <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 8012aec:	4a10      	ldr	r2, [pc, #64]	; (8012b30 <vPortDefineHeapRegions+0x188>)
 8012aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012af0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 8012af2:	4a10      	ldr	r2, [pc, #64]	; (8012b34 <vPortDefineHeapRegions+0x18c>)
 8012af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012af6:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 8012af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d10a      	bne.n	8012b14 <vPortDefineHeapRegions+0x16c>
	__asm volatile
 8012afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b02:	f383 8811 	msr	BASEPRI, r3
 8012b06:	f3bf 8f6f 	isb	sy
 8012b0a:	f3bf 8f4f 	dsb	sy
 8012b0e:	60bb      	str	r3, [r7, #8]
}
 8012b10:	bf00      	nop
 8012b12:	e7fe      	b.n	8012b12 <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012b14:	4b08      	ldr	r3, [pc, #32]	; (8012b38 <vPortDefineHeapRegions+0x190>)
 8012b16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012b1a:	601a      	str	r2, [r3, #0]
}
 8012b1c:	bf00      	nop
 8012b1e:	373c      	adds	r7, #60	; 0x3c
 8012b20:	46bd      	mov	sp, r7
 8012b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b26:	4770      	bx	lr
 8012b28:	2000829c 	.word	0x2000829c
 8012b2c:	20008294 	.word	0x20008294
 8012b30:	200082a4 	.word	0x200082a4
 8012b34:	200082a0 	.word	0x200082a0
 8012b38:	200082b0 	.word	0x200082b0

08012b3c <atof>:
 8012b3c:	2100      	movs	r1, #0
 8012b3e:	f001 be25 	b.w	801478c <strtod>

08012b42 <atoi>:
 8012b42:	220a      	movs	r2, #10
 8012b44:	2100      	movs	r1, #0
 8012b46:	f001 beaf 	b.w	80148a8 <strtol>

08012b4a <atol>:
 8012b4a:	220a      	movs	r2, #10
 8012b4c:	2100      	movs	r1, #0
 8012b4e:	f001 beab 	b.w	80148a8 <strtol>
	...

08012b54 <__errno>:
 8012b54:	4b01      	ldr	r3, [pc, #4]	; (8012b5c <__errno+0x8>)
 8012b56:	6818      	ldr	r0, [r3, #0]
 8012b58:	4770      	bx	lr
 8012b5a:	bf00      	nop
 8012b5c:	20000180 	.word	0x20000180

08012b60 <std>:
 8012b60:	2300      	movs	r3, #0
 8012b62:	b510      	push	{r4, lr}
 8012b64:	4604      	mov	r4, r0
 8012b66:	e9c0 3300 	strd	r3, r3, [r0]
 8012b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012b6e:	6083      	str	r3, [r0, #8]
 8012b70:	8181      	strh	r1, [r0, #12]
 8012b72:	6643      	str	r3, [r0, #100]	; 0x64
 8012b74:	81c2      	strh	r2, [r0, #14]
 8012b76:	6183      	str	r3, [r0, #24]
 8012b78:	4619      	mov	r1, r3
 8012b7a:	2208      	movs	r2, #8
 8012b7c:	305c      	adds	r0, #92	; 0x5c
 8012b7e:	f000 f9c6 	bl	8012f0e <memset>
 8012b82:	4b05      	ldr	r3, [pc, #20]	; (8012b98 <std+0x38>)
 8012b84:	6263      	str	r3, [r4, #36]	; 0x24
 8012b86:	4b05      	ldr	r3, [pc, #20]	; (8012b9c <std+0x3c>)
 8012b88:	62a3      	str	r3, [r4, #40]	; 0x28
 8012b8a:	4b05      	ldr	r3, [pc, #20]	; (8012ba0 <std+0x40>)
 8012b8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012b8e:	4b05      	ldr	r3, [pc, #20]	; (8012ba4 <std+0x44>)
 8012b90:	6224      	str	r4, [r4, #32]
 8012b92:	6323      	str	r3, [r4, #48]	; 0x30
 8012b94:	bd10      	pop	{r4, pc}
 8012b96:	bf00      	nop
 8012b98:	08013a51 	.word	0x08013a51
 8012b9c:	08013a73 	.word	0x08013a73
 8012ba0:	08013aab 	.word	0x08013aab
 8012ba4:	08013acf 	.word	0x08013acf

08012ba8 <_cleanup_r>:
 8012ba8:	4901      	ldr	r1, [pc, #4]	; (8012bb0 <_cleanup_r+0x8>)
 8012baa:	f000 b8af 	b.w	8012d0c <_fwalk_reent>
 8012bae:	bf00      	nop
 8012bb0:	08015779 	.word	0x08015779

08012bb4 <__sfmoreglue>:
 8012bb4:	b570      	push	{r4, r5, r6, lr}
 8012bb6:	2268      	movs	r2, #104	; 0x68
 8012bb8:	1e4d      	subs	r5, r1, #1
 8012bba:	4355      	muls	r5, r2
 8012bbc:	460e      	mov	r6, r1
 8012bbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012bc2:	f000 f9cd 	bl	8012f60 <_malloc_r>
 8012bc6:	4604      	mov	r4, r0
 8012bc8:	b140      	cbz	r0, 8012bdc <__sfmoreglue+0x28>
 8012bca:	2100      	movs	r1, #0
 8012bcc:	e9c0 1600 	strd	r1, r6, [r0]
 8012bd0:	300c      	adds	r0, #12
 8012bd2:	60a0      	str	r0, [r4, #8]
 8012bd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012bd8:	f000 f999 	bl	8012f0e <memset>
 8012bdc:	4620      	mov	r0, r4
 8012bde:	bd70      	pop	{r4, r5, r6, pc}

08012be0 <__sfp_lock_acquire>:
 8012be0:	4801      	ldr	r0, [pc, #4]	; (8012be8 <__sfp_lock_acquire+0x8>)
 8012be2:	f000 b984 	b.w	8012eee <__retarget_lock_acquire_recursive>
 8012be6:	bf00      	nop
 8012be8:	200082b5 	.word	0x200082b5

08012bec <__sfp_lock_release>:
 8012bec:	4801      	ldr	r0, [pc, #4]	; (8012bf4 <__sfp_lock_release+0x8>)
 8012bee:	f000 b97f 	b.w	8012ef0 <__retarget_lock_release_recursive>
 8012bf2:	bf00      	nop
 8012bf4:	200082b5 	.word	0x200082b5

08012bf8 <__sinit_lock_acquire>:
 8012bf8:	4801      	ldr	r0, [pc, #4]	; (8012c00 <__sinit_lock_acquire+0x8>)
 8012bfa:	f000 b978 	b.w	8012eee <__retarget_lock_acquire_recursive>
 8012bfe:	bf00      	nop
 8012c00:	200082b6 	.word	0x200082b6

08012c04 <__sinit_lock_release>:
 8012c04:	4801      	ldr	r0, [pc, #4]	; (8012c0c <__sinit_lock_release+0x8>)
 8012c06:	f000 b973 	b.w	8012ef0 <__retarget_lock_release_recursive>
 8012c0a:	bf00      	nop
 8012c0c:	200082b6 	.word	0x200082b6

08012c10 <__sinit>:
 8012c10:	b510      	push	{r4, lr}
 8012c12:	4604      	mov	r4, r0
 8012c14:	f7ff fff0 	bl	8012bf8 <__sinit_lock_acquire>
 8012c18:	69a3      	ldr	r3, [r4, #24]
 8012c1a:	b11b      	cbz	r3, 8012c24 <__sinit+0x14>
 8012c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c20:	f7ff bff0 	b.w	8012c04 <__sinit_lock_release>
 8012c24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012c28:	6523      	str	r3, [r4, #80]	; 0x50
 8012c2a:	4b13      	ldr	r3, [pc, #76]	; (8012c78 <__sinit+0x68>)
 8012c2c:	4a13      	ldr	r2, [pc, #76]	; (8012c7c <__sinit+0x6c>)
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	62a2      	str	r2, [r4, #40]	; 0x28
 8012c32:	42a3      	cmp	r3, r4
 8012c34:	bf04      	itt	eq
 8012c36:	2301      	moveq	r3, #1
 8012c38:	61a3      	streq	r3, [r4, #24]
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	f000 f820 	bl	8012c80 <__sfp>
 8012c40:	6060      	str	r0, [r4, #4]
 8012c42:	4620      	mov	r0, r4
 8012c44:	f000 f81c 	bl	8012c80 <__sfp>
 8012c48:	60a0      	str	r0, [r4, #8]
 8012c4a:	4620      	mov	r0, r4
 8012c4c:	f000 f818 	bl	8012c80 <__sfp>
 8012c50:	2200      	movs	r2, #0
 8012c52:	60e0      	str	r0, [r4, #12]
 8012c54:	2104      	movs	r1, #4
 8012c56:	6860      	ldr	r0, [r4, #4]
 8012c58:	f7ff ff82 	bl	8012b60 <std>
 8012c5c:	68a0      	ldr	r0, [r4, #8]
 8012c5e:	2201      	movs	r2, #1
 8012c60:	2109      	movs	r1, #9
 8012c62:	f7ff ff7d 	bl	8012b60 <std>
 8012c66:	68e0      	ldr	r0, [r4, #12]
 8012c68:	2202      	movs	r2, #2
 8012c6a:	2112      	movs	r1, #18
 8012c6c:	f7ff ff78 	bl	8012b60 <std>
 8012c70:	2301      	movs	r3, #1
 8012c72:	61a3      	str	r3, [r4, #24]
 8012c74:	e7d2      	b.n	8012c1c <__sinit+0xc>
 8012c76:	bf00      	nop
 8012c78:	08018ea0 	.word	0x08018ea0
 8012c7c:	08012ba9 	.word	0x08012ba9

08012c80 <__sfp>:
 8012c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c82:	4607      	mov	r7, r0
 8012c84:	f7ff ffac 	bl	8012be0 <__sfp_lock_acquire>
 8012c88:	4b1e      	ldr	r3, [pc, #120]	; (8012d04 <__sfp+0x84>)
 8012c8a:	681e      	ldr	r6, [r3, #0]
 8012c8c:	69b3      	ldr	r3, [r6, #24]
 8012c8e:	b913      	cbnz	r3, 8012c96 <__sfp+0x16>
 8012c90:	4630      	mov	r0, r6
 8012c92:	f7ff ffbd 	bl	8012c10 <__sinit>
 8012c96:	3648      	adds	r6, #72	; 0x48
 8012c98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012c9c:	3b01      	subs	r3, #1
 8012c9e:	d503      	bpl.n	8012ca8 <__sfp+0x28>
 8012ca0:	6833      	ldr	r3, [r6, #0]
 8012ca2:	b30b      	cbz	r3, 8012ce8 <__sfp+0x68>
 8012ca4:	6836      	ldr	r6, [r6, #0]
 8012ca6:	e7f7      	b.n	8012c98 <__sfp+0x18>
 8012ca8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012cac:	b9d5      	cbnz	r5, 8012ce4 <__sfp+0x64>
 8012cae:	4b16      	ldr	r3, [pc, #88]	; (8012d08 <__sfp+0x88>)
 8012cb0:	60e3      	str	r3, [r4, #12]
 8012cb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012cb6:	6665      	str	r5, [r4, #100]	; 0x64
 8012cb8:	f000 f918 	bl	8012eec <__retarget_lock_init_recursive>
 8012cbc:	f7ff ff96 	bl	8012bec <__sfp_lock_release>
 8012cc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012cc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012cc8:	6025      	str	r5, [r4, #0]
 8012cca:	61a5      	str	r5, [r4, #24]
 8012ccc:	2208      	movs	r2, #8
 8012cce:	4629      	mov	r1, r5
 8012cd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012cd4:	f000 f91b 	bl	8012f0e <memset>
 8012cd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012cdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012ce0:	4620      	mov	r0, r4
 8012ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ce4:	3468      	adds	r4, #104	; 0x68
 8012ce6:	e7d9      	b.n	8012c9c <__sfp+0x1c>
 8012ce8:	2104      	movs	r1, #4
 8012cea:	4638      	mov	r0, r7
 8012cec:	f7ff ff62 	bl	8012bb4 <__sfmoreglue>
 8012cf0:	4604      	mov	r4, r0
 8012cf2:	6030      	str	r0, [r6, #0]
 8012cf4:	2800      	cmp	r0, #0
 8012cf6:	d1d5      	bne.n	8012ca4 <__sfp+0x24>
 8012cf8:	f7ff ff78 	bl	8012bec <__sfp_lock_release>
 8012cfc:	230c      	movs	r3, #12
 8012cfe:	603b      	str	r3, [r7, #0]
 8012d00:	e7ee      	b.n	8012ce0 <__sfp+0x60>
 8012d02:	bf00      	nop
 8012d04:	08018ea0 	.word	0x08018ea0
 8012d08:	ffff0001 	.word	0xffff0001

08012d0c <_fwalk_reent>:
 8012d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d10:	4606      	mov	r6, r0
 8012d12:	4688      	mov	r8, r1
 8012d14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012d18:	2700      	movs	r7, #0
 8012d1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012d1e:	f1b9 0901 	subs.w	r9, r9, #1
 8012d22:	d505      	bpl.n	8012d30 <_fwalk_reent+0x24>
 8012d24:	6824      	ldr	r4, [r4, #0]
 8012d26:	2c00      	cmp	r4, #0
 8012d28:	d1f7      	bne.n	8012d1a <_fwalk_reent+0xe>
 8012d2a:	4638      	mov	r0, r7
 8012d2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d30:	89ab      	ldrh	r3, [r5, #12]
 8012d32:	2b01      	cmp	r3, #1
 8012d34:	d907      	bls.n	8012d46 <_fwalk_reent+0x3a>
 8012d36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012d3a:	3301      	adds	r3, #1
 8012d3c:	d003      	beq.n	8012d46 <_fwalk_reent+0x3a>
 8012d3e:	4629      	mov	r1, r5
 8012d40:	4630      	mov	r0, r6
 8012d42:	47c0      	blx	r8
 8012d44:	4307      	orrs	r7, r0
 8012d46:	3568      	adds	r5, #104	; 0x68
 8012d48:	e7e9      	b.n	8012d1e <_fwalk_reent+0x12>
	...

08012d4c <gmtime_r>:
 8012d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d50:	e9d0 6700 	ldrd	r6, r7, [r0]
 8012d54:	460c      	mov	r4, r1
 8012d56:	4a4f      	ldr	r2, [pc, #316]	; (8012e94 <gmtime_r+0x148>)
 8012d58:	2300      	movs	r3, #0
 8012d5a:	4630      	mov	r0, r6
 8012d5c:	4639      	mov	r1, r7
 8012d5e:	f7ed ff93 	bl	8000c88 <__aeabi_ldivmod>
 8012d62:	4639      	mov	r1, r7
 8012d64:	4605      	mov	r5, r0
 8012d66:	4a4b      	ldr	r2, [pc, #300]	; (8012e94 <gmtime_r+0x148>)
 8012d68:	4630      	mov	r0, r6
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	f7ed ff8c 	bl	8000c88 <__aeabi_ldivmod>
 8012d70:	2a00      	cmp	r2, #0
 8012d72:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8012d76:	bfb7      	itett	lt
 8012d78:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8012d7c:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8012d80:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8012d84:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8012d88:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8012d8c:	fbb2 f1f0 	udiv	r1, r2, r0
 8012d90:	fb00 2211 	mls	r2, r0, r1, r2
 8012d94:	203c      	movs	r0, #60	; 0x3c
 8012d96:	60a1      	str	r1, [r4, #8]
 8012d98:	fbb2 f1f0 	udiv	r1, r2, r0
 8012d9c:	fb00 2211 	mls	r2, r0, r1, r2
 8012da0:	6061      	str	r1, [r4, #4]
 8012da2:	6022      	str	r2, [r4, #0]
 8012da4:	2107      	movs	r1, #7
 8012da6:	1cda      	adds	r2, r3, #3
 8012da8:	fb92 f1f1 	sdiv	r1, r2, r1
 8012dac:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8012db0:	1a52      	subs	r2, r2, r1
 8012db2:	bf48      	it	mi
 8012db4:	3207      	addmi	r2, #7
 8012db6:	4d38      	ldr	r5, [pc, #224]	; (8012e98 <gmtime_r+0x14c>)
 8012db8:	4838      	ldr	r0, [pc, #224]	; (8012e9c <gmtime_r+0x150>)
 8012dba:	61a2      	str	r2, [r4, #24]
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	bfb7      	itett	lt
 8012dc0:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8012dc4:	fb93 f5f5 	sdivge	r5, r3, r5
 8012dc8:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8012dcc:	fb92 f5f5 	sdivlt	r5, r2, r5
 8012dd0:	fb00 3005 	mla	r0, r0, r5, r3
 8012dd4:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8012dd8:	fbb0 f2f2 	udiv	r2, r0, r2
 8012ddc:	4402      	add	r2, r0
 8012dde:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8012de2:	fbb0 f1f3 	udiv	r1, r0, r3
 8012de6:	1a52      	subs	r2, r2, r1
 8012de8:	f240 1c6d 	movw	ip, #365	; 0x16d
 8012dec:	492c      	ldr	r1, [pc, #176]	; (8012ea0 <gmtime_r+0x154>)
 8012dee:	fbb0 f1f1 	udiv	r1, r0, r1
 8012df2:	2764      	movs	r7, #100	; 0x64
 8012df4:	1a52      	subs	r2, r2, r1
 8012df6:	fbb2 f1fc 	udiv	r1, r2, ip
 8012dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8012dfe:	fbb1 f6f7 	udiv	r6, r1, r7
 8012e02:	1af3      	subs	r3, r6, r3
 8012e04:	4403      	add	r3, r0
 8012e06:	fb0c 3311 	mls	r3, ip, r1, r3
 8012e0a:	2299      	movs	r2, #153	; 0x99
 8012e0c:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8012e10:	f10e 0e02 	add.w	lr, lr, #2
 8012e14:	f103 0c01 	add.w	ip, r3, #1
 8012e18:	fbbe f0f2 	udiv	r0, lr, r2
 8012e1c:	4342      	muls	r2, r0
 8012e1e:	3202      	adds	r2, #2
 8012e20:	f04f 0805 	mov.w	r8, #5
 8012e24:	fbb2 f2f8 	udiv	r2, r2, r8
 8012e28:	ebac 0c02 	sub.w	ip, ip, r2
 8012e2c:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8012e30:	4596      	cmp	lr, r2
 8012e32:	bf94      	ite	ls
 8012e34:	2202      	movls	r2, #2
 8012e36:	f06f 0209 	mvnhi.w	r2, #9
 8012e3a:	4410      	add	r0, r2
 8012e3c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8012e40:	fb02 1505 	mla	r5, r2, r5, r1
 8012e44:	2801      	cmp	r0, #1
 8012e46:	bf98      	it	ls
 8012e48:	3501      	addls	r5, #1
 8012e4a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8012e4e:	d30d      	bcc.n	8012e6c <gmtime_r+0x120>
 8012e50:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8012e54:	61e3      	str	r3, [r4, #28]
 8012e56:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8012e60:	f8c4 c00c 	str.w	ip, [r4, #12]
 8012e64:	6223      	str	r3, [r4, #32]
 8012e66:	4620      	mov	r0, r4
 8012e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e6c:	078a      	lsls	r2, r1, #30
 8012e6e:	d102      	bne.n	8012e76 <gmtime_r+0x12a>
 8012e70:	fb07 1616 	mls	r6, r7, r6, r1
 8012e74:	b95e      	cbnz	r6, 8012e8e <gmtime_r+0x142>
 8012e76:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8012e7a:	fbb1 f6f2 	udiv	r6, r1, r2
 8012e7e:	fb02 1216 	mls	r2, r2, r6, r1
 8012e82:	fab2 f282 	clz	r2, r2
 8012e86:	0952      	lsrs	r2, r2, #5
 8012e88:	333b      	adds	r3, #59	; 0x3b
 8012e8a:	4413      	add	r3, r2
 8012e8c:	e7e2      	b.n	8012e54 <gmtime_r+0x108>
 8012e8e:	2201      	movs	r2, #1
 8012e90:	e7fa      	b.n	8012e88 <gmtime_r+0x13c>
 8012e92:	bf00      	nop
 8012e94:	00015180 	.word	0x00015180
 8012e98:	00023ab1 	.word	0x00023ab1
 8012e9c:	fffdc54f 	.word	0xfffdc54f
 8012ea0:	00023ab0 	.word	0x00023ab0

08012ea4 <__libc_init_array>:
 8012ea4:	b570      	push	{r4, r5, r6, lr}
 8012ea6:	4d0d      	ldr	r5, [pc, #52]	; (8012edc <__libc_init_array+0x38>)
 8012ea8:	4c0d      	ldr	r4, [pc, #52]	; (8012ee0 <__libc_init_array+0x3c>)
 8012eaa:	1b64      	subs	r4, r4, r5
 8012eac:	10a4      	asrs	r4, r4, #2
 8012eae:	2600      	movs	r6, #0
 8012eb0:	42a6      	cmp	r6, r4
 8012eb2:	d109      	bne.n	8012ec8 <__libc_init_array+0x24>
 8012eb4:	4d0b      	ldr	r5, [pc, #44]	; (8012ee4 <__libc_init_array+0x40>)
 8012eb6:	4c0c      	ldr	r4, [pc, #48]	; (8012ee8 <__libc_init_array+0x44>)
 8012eb8:	f004 fa5c 	bl	8017374 <_init>
 8012ebc:	1b64      	subs	r4, r4, r5
 8012ebe:	10a4      	asrs	r4, r4, #2
 8012ec0:	2600      	movs	r6, #0
 8012ec2:	42a6      	cmp	r6, r4
 8012ec4:	d105      	bne.n	8012ed2 <__libc_init_array+0x2e>
 8012ec6:	bd70      	pop	{r4, r5, r6, pc}
 8012ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8012ecc:	4798      	blx	r3
 8012ece:	3601      	adds	r6, #1
 8012ed0:	e7ee      	b.n	8012eb0 <__libc_init_array+0xc>
 8012ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8012ed6:	4798      	blx	r3
 8012ed8:	3601      	adds	r6, #1
 8012eda:	e7f2      	b.n	8012ec2 <__libc_init_array+0x1e>
 8012edc:	080191e4 	.word	0x080191e4
 8012ee0:	080191e4 	.word	0x080191e4
 8012ee4:	080191e4 	.word	0x080191e4
 8012ee8:	080191e8 	.word	0x080191e8

08012eec <__retarget_lock_init_recursive>:
 8012eec:	4770      	bx	lr

08012eee <__retarget_lock_acquire_recursive>:
 8012eee:	4770      	bx	lr

08012ef0 <__retarget_lock_release_recursive>:
 8012ef0:	4770      	bx	lr

08012ef2 <memcpy>:
 8012ef2:	440a      	add	r2, r1
 8012ef4:	4291      	cmp	r1, r2
 8012ef6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8012efa:	d100      	bne.n	8012efe <memcpy+0xc>
 8012efc:	4770      	bx	lr
 8012efe:	b510      	push	{r4, lr}
 8012f00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012f04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012f08:	4291      	cmp	r1, r2
 8012f0a:	d1f9      	bne.n	8012f00 <memcpy+0xe>
 8012f0c:	bd10      	pop	{r4, pc}

08012f0e <memset>:
 8012f0e:	4402      	add	r2, r0
 8012f10:	4603      	mov	r3, r0
 8012f12:	4293      	cmp	r3, r2
 8012f14:	d100      	bne.n	8012f18 <memset+0xa>
 8012f16:	4770      	bx	lr
 8012f18:	f803 1b01 	strb.w	r1, [r3], #1
 8012f1c:	e7f9      	b.n	8012f12 <memset+0x4>
	...

08012f20 <sbrk_aligned>:
 8012f20:	b570      	push	{r4, r5, r6, lr}
 8012f22:	4e0e      	ldr	r6, [pc, #56]	; (8012f5c <sbrk_aligned+0x3c>)
 8012f24:	460c      	mov	r4, r1
 8012f26:	6831      	ldr	r1, [r6, #0]
 8012f28:	4605      	mov	r5, r0
 8012f2a:	b911      	cbnz	r1, 8012f32 <sbrk_aligned+0x12>
 8012f2c:	f000 fd60 	bl	80139f0 <_sbrk_r>
 8012f30:	6030      	str	r0, [r6, #0]
 8012f32:	4621      	mov	r1, r4
 8012f34:	4628      	mov	r0, r5
 8012f36:	f000 fd5b 	bl	80139f0 <_sbrk_r>
 8012f3a:	1c43      	adds	r3, r0, #1
 8012f3c:	d00a      	beq.n	8012f54 <sbrk_aligned+0x34>
 8012f3e:	1cc4      	adds	r4, r0, #3
 8012f40:	f024 0403 	bic.w	r4, r4, #3
 8012f44:	42a0      	cmp	r0, r4
 8012f46:	d007      	beq.n	8012f58 <sbrk_aligned+0x38>
 8012f48:	1a21      	subs	r1, r4, r0
 8012f4a:	4628      	mov	r0, r5
 8012f4c:	f000 fd50 	bl	80139f0 <_sbrk_r>
 8012f50:	3001      	adds	r0, #1
 8012f52:	d101      	bne.n	8012f58 <sbrk_aligned+0x38>
 8012f54:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8012f58:	4620      	mov	r0, r4
 8012f5a:	bd70      	pop	{r4, r5, r6, pc}
 8012f5c:	200082bc 	.word	0x200082bc

08012f60 <_malloc_r>:
 8012f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f64:	1ccd      	adds	r5, r1, #3
 8012f66:	f025 0503 	bic.w	r5, r5, #3
 8012f6a:	3508      	adds	r5, #8
 8012f6c:	2d0c      	cmp	r5, #12
 8012f6e:	bf38      	it	cc
 8012f70:	250c      	movcc	r5, #12
 8012f72:	2d00      	cmp	r5, #0
 8012f74:	4607      	mov	r7, r0
 8012f76:	db01      	blt.n	8012f7c <_malloc_r+0x1c>
 8012f78:	42a9      	cmp	r1, r5
 8012f7a:	d905      	bls.n	8012f88 <_malloc_r+0x28>
 8012f7c:	230c      	movs	r3, #12
 8012f7e:	603b      	str	r3, [r7, #0]
 8012f80:	2600      	movs	r6, #0
 8012f82:	4630      	mov	r0, r6
 8012f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f88:	4e2e      	ldr	r6, [pc, #184]	; (8013044 <_malloc_r+0xe4>)
 8012f8a:	f002 ffd1 	bl	8015f30 <__malloc_lock>
 8012f8e:	6833      	ldr	r3, [r6, #0]
 8012f90:	461c      	mov	r4, r3
 8012f92:	bb34      	cbnz	r4, 8012fe2 <_malloc_r+0x82>
 8012f94:	4629      	mov	r1, r5
 8012f96:	4638      	mov	r0, r7
 8012f98:	f7ff ffc2 	bl	8012f20 <sbrk_aligned>
 8012f9c:	1c43      	adds	r3, r0, #1
 8012f9e:	4604      	mov	r4, r0
 8012fa0:	d14d      	bne.n	801303e <_malloc_r+0xde>
 8012fa2:	6834      	ldr	r4, [r6, #0]
 8012fa4:	4626      	mov	r6, r4
 8012fa6:	2e00      	cmp	r6, #0
 8012fa8:	d140      	bne.n	801302c <_malloc_r+0xcc>
 8012faa:	6823      	ldr	r3, [r4, #0]
 8012fac:	4631      	mov	r1, r6
 8012fae:	4638      	mov	r0, r7
 8012fb0:	eb04 0803 	add.w	r8, r4, r3
 8012fb4:	f000 fd1c 	bl	80139f0 <_sbrk_r>
 8012fb8:	4580      	cmp	r8, r0
 8012fba:	d13a      	bne.n	8013032 <_malloc_r+0xd2>
 8012fbc:	6821      	ldr	r1, [r4, #0]
 8012fbe:	3503      	adds	r5, #3
 8012fc0:	1a6d      	subs	r5, r5, r1
 8012fc2:	f025 0503 	bic.w	r5, r5, #3
 8012fc6:	3508      	adds	r5, #8
 8012fc8:	2d0c      	cmp	r5, #12
 8012fca:	bf38      	it	cc
 8012fcc:	250c      	movcc	r5, #12
 8012fce:	4629      	mov	r1, r5
 8012fd0:	4638      	mov	r0, r7
 8012fd2:	f7ff ffa5 	bl	8012f20 <sbrk_aligned>
 8012fd6:	3001      	adds	r0, #1
 8012fd8:	d02b      	beq.n	8013032 <_malloc_r+0xd2>
 8012fda:	6823      	ldr	r3, [r4, #0]
 8012fdc:	442b      	add	r3, r5
 8012fde:	6023      	str	r3, [r4, #0]
 8012fe0:	e00e      	b.n	8013000 <_malloc_r+0xa0>
 8012fe2:	6822      	ldr	r2, [r4, #0]
 8012fe4:	1b52      	subs	r2, r2, r5
 8012fe6:	d41e      	bmi.n	8013026 <_malloc_r+0xc6>
 8012fe8:	2a0b      	cmp	r2, #11
 8012fea:	d916      	bls.n	801301a <_malloc_r+0xba>
 8012fec:	1961      	adds	r1, r4, r5
 8012fee:	42a3      	cmp	r3, r4
 8012ff0:	6025      	str	r5, [r4, #0]
 8012ff2:	bf18      	it	ne
 8012ff4:	6059      	strne	r1, [r3, #4]
 8012ff6:	6863      	ldr	r3, [r4, #4]
 8012ff8:	bf08      	it	eq
 8012ffa:	6031      	streq	r1, [r6, #0]
 8012ffc:	5162      	str	r2, [r4, r5]
 8012ffe:	604b      	str	r3, [r1, #4]
 8013000:	4638      	mov	r0, r7
 8013002:	f104 060b 	add.w	r6, r4, #11
 8013006:	f002 ff99 	bl	8015f3c <__malloc_unlock>
 801300a:	f026 0607 	bic.w	r6, r6, #7
 801300e:	1d23      	adds	r3, r4, #4
 8013010:	1af2      	subs	r2, r6, r3
 8013012:	d0b6      	beq.n	8012f82 <_malloc_r+0x22>
 8013014:	1b9b      	subs	r3, r3, r6
 8013016:	50a3      	str	r3, [r4, r2]
 8013018:	e7b3      	b.n	8012f82 <_malloc_r+0x22>
 801301a:	6862      	ldr	r2, [r4, #4]
 801301c:	42a3      	cmp	r3, r4
 801301e:	bf0c      	ite	eq
 8013020:	6032      	streq	r2, [r6, #0]
 8013022:	605a      	strne	r2, [r3, #4]
 8013024:	e7ec      	b.n	8013000 <_malloc_r+0xa0>
 8013026:	4623      	mov	r3, r4
 8013028:	6864      	ldr	r4, [r4, #4]
 801302a:	e7b2      	b.n	8012f92 <_malloc_r+0x32>
 801302c:	4634      	mov	r4, r6
 801302e:	6876      	ldr	r6, [r6, #4]
 8013030:	e7b9      	b.n	8012fa6 <_malloc_r+0x46>
 8013032:	230c      	movs	r3, #12
 8013034:	603b      	str	r3, [r7, #0]
 8013036:	4638      	mov	r0, r7
 8013038:	f002 ff80 	bl	8015f3c <__malloc_unlock>
 801303c:	e7a1      	b.n	8012f82 <_malloc_r+0x22>
 801303e:	6025      	str	r5, [r4, #0]
 8013040:	e7de      	b.n	8013000 <_malloc_r+0xa0>
 8013042:	bf00      	nop
 8013044:	200082b8 	.word	0x200082b8

08013048 <__cvt>:
 8013048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801304c:	ec55 4b10 	vmov	r4, r5, d0
 8013050:	2d00      	cmp	r5, #0
 8013052:	460e      	mov	r6, r1
 8013054:	4619      	mov	r1, r3
 8013056:	462b      	mov	r3, r5
 8013058:	bfbb      	ittet	lt
 801305a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801305e:	461d      	movlt	r5, r3
 8013060:	2300      	movge	r3, #0
 8013062:	232d      	movlt	r3, #45	; 0x2d
 8013064:	700b      	strb	r3, [r1, #0]
 8013066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013068:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801306c:	4691      	mov	r9, r2
 801306e:	f023 0820 	bic.w	r8, r3, #32
 8013072:	bfbc      	itt	lt
 8013074:	4622      	movlt	r2, r4
 8013076:	4614      	movlt	r4, r2
 8013078:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801307c:	d005      	beq.n	801308a <__cvt+0x42>
 801307e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013082:	d100      	bne.n	8013086 <__cvt+0x3e>
 8013084:	3601      	adds	r6, #1
 8013086:	2102      	movs	r1, #2
 8013088:	e000      	b.n	801308c <__cvt+0x44>
 801308a:	2103      	movs	r1, #3
 801308c:	ab03      	add	r3, sp, #12
 801308e:	9301      	str	r3, [sp, #4]
 8013090:	ab02      	add	r3, sp, #8
 8013092:	9300      	str	r3, [sp, #0]
 8013094:	ec45 4b10 	vmov	d0, r4, r5
 8013098:	4653      	mov	r3, sl
 801309a:	4632      	mov	r2, r6
 801309c:	f001 fcf8 	bl	8014a90 <_dtoa_r>
 80130a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80130a4:	4607      	mov	r7, r0
 80130a6:	d102      	bne.n	80130ae <__cvt+0x66>
 80130a8:	f019 0f01 	tst.w	r9, #1
 80130ac:	d022      	beq.n	80130f4 <__cvt+0xac>
 80130ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80130b2:	eb07 0906 	add.w	r9, r7, r6
 80130b6:	d110      	bne.n	80130da <__cvt+0x92>
 80130b8:	783b      	ldrb	r3, [r7, #0]
 80130ba:	2b30      	cmp	r3, #48	; 0x30
 80130bc:	d10a      	bne.n	80130d4 <__cvt+0x8c>
 80130be:	2200      	movs	r2, #0
 80130c0:	2300      	movs	r3, #0
 80130c2:	4620      	mov	r0, r4
 80130c4:	4629      	mov	r1, r5
 80130c6:	f7ed fcff 	bl	8000ac8 <__aeabi_dcmpeq>
 80130ca:	b918      	cbnz	r0, 80130d4 <__cvt+0x8c>
 80130cc:	f1c6 0601 	rsb	r6, r6, #1
 80130d0:	f8ca 6000 	str.w	r6, [sl]
 80130d4:	f8da 3000 	ldr.w	r3, [sl]
 80130d8:	4499      	add	r9, r3
 80130da:	2200      	movs	r2, #0
 80130dc:	2300      	movs	r3, #0
 80130de:	4620      	mov	r0, r4
 80130e0:	4629      	mov	r1, r5
 80130e2:	f7ed fcf1 	bl	8000ac8 <__aeabi_dcmpeq>
 80130e6:	b108      	cbz	r0, 80130ec <__cvt+0xa4>
 80130e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80130ec:	2230      	movs	r2, #48	; 0x30
 80130ee:	9b03      	ldr	r3, [sp, #12]
 80130f0:	454b      	cmp	r3, r9
 80130f2:	d307      	bcc.n	8013104 <__cvt+0xbc>
 80130f4:	9b03      	ldr	r3, [sp, #12]
 80130f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80130f8:	1bdb      	subs	r3, r3, r7
 80130fa:	4638      	mov	r0, r7
 80130fc:	6013      	str	r3, [r2, #0]
 80130fe:	b004      	add	sp, #16
 8013100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013104:	1c59      	adds	r1, r3, #1
 8013106:	9103      	str	r1, [sp, #12]
 8013108:	701a      	strb	r2, [r3, #0]
 801310a:	e7f0      	b.n	80130ee <__cvt+0xa6>

0801310c <__exponent>:
 801310c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801310e:	4603      	mov	r3, r0
 8013110:	2900      	cmp	r1, #0
 8013112:	bfb8      	it	lt
 8013114:	4249      	neglt	r1, r1
 8013116:	f803 2b02 	strb.w	r2, [r3], #2
 801311a:	bfb4      	ite	lt
 801311c:	222d      	movlt	r2, #45	; 0x2d
 801311e:	222b      	movge	r2, #43	; 0x2b
 8013120:	2909      	cmp	r1, #9
 8013122:	7042      	strb	r2, [r0, #1]
 8013124:	dd2a      	ble.n	801317c <__exponent+0x70>
 8013126:	f10d 0407 	add.w	r4, sp, #7
 801312a:	46a4      	mov	ip, r4
 801312c:	270a      	movs	r7, #10
 801312e:	46a6      	mov	lr, r4
 8013130:	460a      	mov	r2, r1
 8013132:	fb91 f6f7 	sdiv	r6, r1, r7
 8013136:	fb07 1516 	mls	r5, r7, r6, r1
 801313a:	3530      	adds	r5, #48	; 0x30
 801313c:	2a63      	cmp	r2, #99	; 0x63
 801313e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8013142:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8013146:	4631      	mov	r1, r6
 8013148:	dcf1      	bgt.n	801312e <__exponent+0x22>
 801314a:	3130      	adds	r1, #48	; 0x30
 801314c:	f1ae 0502 	sub.w	r5, lr, #2
 8013150:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013154:	1c44      	adds	r4, r0, #1
 8013156:	4629      	mov	r1, r5
 8013158:	4561      	cmp	r1, ip
 801315a:	d30a      	bcc.n	8013172 <__exponent+0x66>
 801315c:	f10d 0209 	add.w	r2, sp, #9
 8013160:	eba2 020e 	sub.w	r2, r2, lr
 8013164:	4565      	cmp	r5, ip
 8013166:	bf88      	it	hi
 8013168:	2200      	movhi	r2, #0
 801316a:	4413      	add	r3, r2
 801316c:	1a18      	subs	r0, r3, r0
 801316e:	b003      	add	sp, #12
 8013170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013176:	f804 2f01 	strb.w	r2, [r4, #1]!
 801317a:	e7ed      	b.n	8013158 <__exponent+0x4c>
 801317c:	2330      	movs	r3, #48	; 0x30
 801317e:	3130      	adds	r1, #48	; 0x30
 8013180:	7083      	strb	r3, [r0, #2]
 8013182:	70c1      	strb	r1, [r0, #3]
 8013184:	1d03      	adds	r3, r0, #4
 8013186:	e7f1      	b.n	801316c <__exponent+0x60>

08013188 <_printf_float>:
 8013188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801318c:	ed2d 8b02 	vpush	{d8}
 8013190:	b08d      	sub	sp, #52	; 0x34
 8013192:	460c      	mov	r4, r1
 8013194:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013198:	4616      	mov	r6, r2
 801319a:	461f      	mov	r7, r3
 801319c:	4605      	mov	r5, r0
 801319e:	f002 fe97 	bl	8015ed0 <_localeconv_r>
 80131a2:	f8d0 a000 	ldr.w	sl, [r0]
 80131a6:	4650      	mov	r0, sl
 80131a8:	f7ed f812 	bl	80001d0 <strlen>
 80131ac:	2300      	movs	r3, #0
 80131ae:	930a      	str	r3, [sp, #40]	; 0x28
 80131b0:	6823      	ldr	r3, [r4, #0]
 80131b2:	9305      	str	r3, [sp, #20]
 80131b4:	f8d8 3000 	ldr.w	r3, [r8]
 80131b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80131bc:	3307      	adds	r3, #7
 80131be:	f023 0307 	bic.w	r3, r3, #7
 80131c2:	f103 0208 	add.w	r2, r3, #8
 80131c6:	f8c8 2000 	str.w	r2, [r8]
 80131ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80131d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80131d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80131da:	9307      	str	r3, [sp, #28]
 80131dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80131e0:	ee08 0a10 	vmov	s16, r0
 80131e4:	4b9f      	ldr	r3, [pc, #636]	; (8013464 <_printf_float+0x2dc>)
 80131e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80131ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80131ee:	f7ed fc9d 	bl	8000b2c <__aeabi_dcmpun>
 80131f2:	bb88      	cbnz	r0, 8013258 <_printf_float+0xd0>
 80131f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80131f8:	4b9a      	ldr	r3, [pc, #616]	; (8013464 <_printf_float+0x2dc>)
 80131fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80131fe:	f7ed fc77 	bl	8000af0 <__aeabi_dcmple>
 8013202:	bb48      	cbnz	r0, 8013258 <_printf_float+0xd0>
 8013204:	2200      	movs	r2, #0
 8013206:	2300      	movs	r3, #0
 8013208:	4640      	mov	r0, r8
 801320a:	4649      	mov	r1, r9
 801320c:	f7ed fc66 	bl	8000adc <__aeabi_dcmplt>
 8013210:	b110      	cbz	r0, 8013218 <_printf_float+0x90>
 8013212:	232d      	movs	r3, #45	; 0x2d
 8013214:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013218:	4b93      	ldr	r3, [pc, #588]	; (8013468 <_printf_float+0x2e0>)
 801321a:	4894      	ldr	r0, [pc, #592]	; (801346c <_printf_float+0x2e4>)
 801321c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013220:	bf94      	ite	ls
 8013222:	4698      	movls	r8, r3
 8013224:	4680      	movhi	r8, r0
 8013226:	2303      	movs	r3, #3
 8013228:	6123      	str	r3, [r4, #16]
 801322a:	9b05      	ldr	r3, [sp, #20]
 801322c:	f023 0204 	bic.w	r2, r3, #4
 8013230:	6022      	str	r2, [r4, #0]
 8013232:	f04f 0900 	mov.w	r9, #0
 8013236:	9700      	str	r7, [sp, #0]
 8013238:	4633      	mov	r3, r6
 801323a:	aa0b      	add	r2, sp, #44	; 0x2c
 801323c:	4621      	mov	r1, r4
 801323e:	4628      	mov	r0, r5
 8013240:	f000 f9d8 	bl	80135f4 <_printf_common>
 8013244:	3001      	adds	r0, #1
 8013246:	f040 8090 	bne.w	801336a <_printf_float+0x1e2>
 801324a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801324e:	b00d      	add	sp, #52	; 0x34
 8013250:	ecbd 8b02 	vpop	{d8}
 8013254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013258:	4642      	mov	r2, r8
 801325a:	464b      	mov	r3, r9
 801325c:	4640      	mov	r0, r8
 801325e:	4649      	mov	r1, r9
 8013260:	f7ed fc64 	bl	8000b2c <__aeabi_dcmpun>
 8013264:	b140      	cbz	r0, 8013278 <_printf_float+0xf0>
 8013266:	464b      	mov	r3, r9
 8013268:	2b00      	cmp	r3, #0
 801326a:	bfbc      	itt	lt
 801326c:	232d      	movlt	r3, #45	; 0x2d
 801326e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013272:	487f      	ldr	r0, [pc, #508]	; (8013470 <_printf_float+0x2e8>)
 8013274:	4b7f      	ldr	r3, [pc, #508]	; (8013474 <_printf_float+0x2ec>)
 8013276:	e7d1      	b.n	801321c <_printf_float+0x94>
 8013278:	6863      	ldr	r3, [r4, #4]
 801327a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801327e:	9206      	str	r2, [sp, #24]
 8013280:	1c5a      	adds	r2, r3, #1
 8013282:	d13f      	bne.n	8013304 <_printf_float+0x17c>
 8013284:	2306      	movs	r3, #6
 8013286:	6063      	str	r3, [r4, #4]
 8013288:	9b05      	ldr	r3, [sp, #20]
 801328a:	6861      	ldr	r1, [r4, #4]
 801328c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013290:	2300      	movs	r3, #0
 8013292:	9303      	str	r3, [sp, #12]
 8013294:	ab0a      	add	r3, sp, #40	; 0x28
 8013296:	e9cd b301 	strd	fp, r3, [sp, #4]
 801329a:	ab09      	add	r3, sp, #36	; 0x24
 801329c:	ec49 8b10 	vmov	d0, r8, r9
 80132a0:	9300      	str	r3, [sp, #0]
 80132a2:	6022      	str	r2, [r4, #0]
 80132a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80132a8:	4628      	mov	r0, r5
 80132aa:	f7ff fecd 	bl	8013048 <__cvt>
 80132ae:	9b06      	ldr	r3, [sp, #24]
 80132b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80132b2:	2b47      	cmp	r3, #71	; 0x47
 80132b4:	4680      	mov	r8, r0
 80132b6:	d108      	bne.n	80132ca <_printf_float+0x142>
 80132b8:	1cc8      	adds	r0, r1, #3
 80132ba:	db02      	blt.n	80132c2 <_printf_float+0x13a>
 80132bc:	6863      	ldr	r3, [r4, #4]
 80132be:	4299      	cmp	r1, r3
 80132c0:	dd41      	ble.n	8013346 <_printf_float+0x1be>
 80132c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80132c6:	fa5f fb8b 	uxtb.w	fp, fp
 80132ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80132ce:	d820      	bhi.n	8013312 <_printf_float+0x18a>
 80132d0:	3901      	subs	r1, #1
 80132d2:	465a      	mov	r2, fp
 80132d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80132d8:	9109      	str	r1, [sp, #36]	; 0x24
 80132da:	f7ff ff17 	bl	801310c <__exponent>
 80132de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80132e0:	1813      	adds	r3, r2, r0
 80132e2:	2a01      	cmp	r2, #1
 80132e4:	4681      	mov	r9, r0
 80132e6:	6123      	str	r3, [r4, #16]
 80132e8:	dc02      	bgt.n	80132f0 <_printf_float+0x168>
 80132ea:	6822      	ldr	r2, [r4, #0]
 80132ec:	07d2      	lsls	r2, r2, #31
 80132ee:	d501      	bpl.n	80132f4 <_printf_float+0x16c>
 80132f0:	3301      	adds	r3, #1
 80132f2:	6123      	str	r3, [r4, #16]
 80132f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d09c      	beq.n	8013236 <_printf_float+0xae>
 80132fc:	232d      	movs	r3, #45	; 0x2d
 80132fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013302:	e798      	b.n	8013236 <_printf_float+0xae>
 8013304:	9a06      	ldr	r2, [sp, #24]
 8013306:	2a47      	cmp	r2, #71	; 0x47
 8013308:	d1be      	bne.n	8013288 <_printf_float+0x100>
 801330a:	2b00      	cmp	r3, #0
 801330c:	d1bc      	bne.n	8013288 <_printf_float+0x100>
 801330e:	2301      	movs	r3, #1
 8013310:	e7b9      	b.n	8013286 <_printf_float+0xfe>
 8013312:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013316:	d118      	bne.n	801334a <_printf_float+0x1c2>
 8013318:	2900      	cmp	r1, #0
 801331a:	6863      	ldr	r3, [r4, #4]
 801331c:	dd0b      	ble.n	8013336 <_printf_float+0x1ae>
 801331e:	6121      	str	r1, [r4, #16]
 8013320:	b913      	cbnz	r3, 8013328 <_printf_float+0x1a0>
 8013322:	6822      	ldr	r2, [r4, #0]
 8013324:	07d0      	lsls	r0, r2, #31
 8013326:	d502      	bpl.n	801332e <_printf_float+0x1a6>
 8013328:	3301      	adds	r3, #1
 801332a:	440b      	add	r3, r1
 801332c:	6123      	str	r3, [r4, #16]
 801332e:	65a1      	str	r1, [r4, #88]	; 0x58
 8013330:	f04f 0900 	mov.w	r9, #0
 8013334:	e7de      	b.n	80132f4 <_printf_float+0x16c>
 8013336:	b913      	cbnz	r3, 801333e <_printf_float+0x1b6>
 8013338:	6822      	ldr	r2, [r4, #0]
 801333a:	07d2      	lsls	r2, r2, #31
 801333c:	d501      	bpl.n	8013342 <_printf_float+0x1ba>
 801333e:	3302      	adds	r3, #2
 8013340:	e7f4      	b.n	801332c <_printf_float+0x1a4>
 8013342:	2301      	movs	r3, #1
 8013344:	e7f2      	b.n	801332c <_printf_float+0x1a4>
 8013346:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801334a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801334c:	4299      	cmp	r1, r3
 801334e:	db05      	blt.n	801335c <_printf_float+0x1d4>
 8013350:	6823      	ldr	r3, [r4, #0]
 8013352:	6121      	str	r1, [r4, #16]
 8013354:	07d8      	lsls	r0, r3, #31
 8013356:	d5ea      	bpl.n	801332e <_printf_float+0x1a6>
 8013358:	1c4b      	adds	r3, r1, #1
 801335a:	e7e7      	b.n	801332c <_printf_float+0x1a4>
 801335c:	2900      	cmp	r1, #0
 801335e:	bfd4      	ite	le
 8013360:	f1c1 0202 	rsble	r2, r1, #2
 8013364:	2201      	movgt	r2, #1
 8013366:	4413      	add	r3, r2
 8013368:	e7e0      	b.n	801332c <_printf_float+0x1a4>
 801336a:	6823      	ldr	r3, [r4, #0]
 801336c:	055a      	lsls	r2, r3, #21
 801336e:	d407      	bmi.n	8013380 <_printf_float+0x1f8>
 8013370:	6923      	ldr	r3, [r4, #16]
 8013372:	4642      	mov	r2, r8
 8013374:	4631      	mov	r1, r6
 8013376:	4628      	mov	r0, r5
 8013378:	47b8      	blx	r7
 801337a:	3001      	adds	r0, #1
 801337c:	d12c      	bne.n	80133d8 <_printf_float+0x250>
 801337e:	e764      	b.n	801324a <_printf_float+0xc2>
 8013380:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013384:	f240 80e0 	bls.w	8013548 <_printf_float+0x3c0>
 8013388:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801338c:	2200      	movs	r2, #0
 801338e:	2300      	movs	r3, #0
 8013390:	f7ed fb9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8013394:	2800      	cmp	r0, #0
 8013396:	d034      	beq.n	8013402 <_printf_float+0x27a>
 8013398:	4a37      	ldr	r2, [pc, #220]	; (8013478 <_printf_float+0x2f0>)
 801339a:	2301      	movs	r3, #1
 801339c:	4631      	mov	r1, r6
 801339e:	4628      	mov	r0, r5
 80133a0:	47b8      	blx	r7
 80133a2:	3001      	adds	r0, #1
 80133a4:	f43f af51 	beq.w	801324a <_printf_float+0xc2>
 80133a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80133ac:	429a      	cmp	r2, r3
 80133ae:	db02      	blt.n	80133b6 <_printf_float+0x22e>
 80133b0:	6823      	ldr	r3, [r4, #0]
 80133b2:	07d8      	lsls	r0, r3, #31
 80133b4:	d510      	bpl.n	80133d8 <_printf_float+0x250>
 80133b6:	ee18 3a10 	vmov	r3, s16
 80133ba:	4652      	mov	r2, sl
 80133bc:	4631      	mov	r1, r6
 80133be:	4628      	mov	r0, r5
 80133c0:	47b8      	blx	r7
 80133c2:	3001      	adds	r0, #1
 80133c4:	f43f af41 	beq.w	801324a <_printf_float+0xc2>
 80133c8:	f04f 0800 	mov.w	r8, #0
 80133cc:	f104 091a 	add.w	r9, r4, #26
 80133d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133d2:	3b01      	subs	r3, #1
 80133d4:	4543      	cmp	r3, r8
 80133d6:	dc09      	bgt.n	80133ec <_printf_float+0x264>
 80133d8:	6823      	ldr	r3, [r4, #0]
 80133da:	079b      	lsls	r3, r3, #30
 80133dc:	f100 8105 	bmi.w	80135ea <_printf_float+0x462>
 80133e0:	68e0      	ldr	r0, [r4, #12]
 80133e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80133e4:	4298      	cmp	r0, r3
 80133e6:	bfb8      	it	lt
 80133e8:	4618      	movlt	r0, r3
 80133ea:	e730      	b.n	801324e <_printf_float+0xc6>
 80133ec:	2301      	movs	r3, #1
 80133ee:	464a      	mov	r2, r9
 80133f0:	4631      	mov	r1, r6
 80133f2:	4628      	mov	r0, r5
 80133f4:	47b8      	blx	r7
 80133f6:	3001      	adds	r0, #1
 80133f8:	f43f af27 	beq.w	801324a <_printf_float+0xc2>
 80133fc:	f108 0801 	add.w	r8, r8, #1
 8013400:	e7e6      	b.n	80133d0 <_printf_float+0x248>
 8013402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013404:	2b00      	cmp	r3, #0
 8013406:	dc39      	bgt.n	801347c <_printf_float+0x2f4>
 8013408:	4a1b      	ldr	r2, [pc, #108]	; (8013478 <_printf_float+0x2f0>)
 801340a:	2301      	movs	r3, #1
 801340c:	4631      	mov	r1, r6
 801340e:	4628      	mov	r0, r5
 8013410:	47b8      	blx	r7
 8013412:	3001      	adds	r0, #1
 8013414:	f43f af19 	beq.w	801324a <_printf_float+0xc2>
 8013418:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801341c:	4313      	orrs	r3, r2
 801341e:	d102      	bne.n	8013426 <_printf_float+0x29e>
 8013420:	6823      	ldr	r3, [r4, #0]
 8013422:	07d9      	lsls	r1, r3, #31
 8013424:	d5d8      	bpl.n	80133d8 <_printf_float+0x250>
 8013426:	ee18 3a10 	vmov	r3, s16
 801342a:	4652      	mov	r2, sl
 801342c:	4631      	mov	r1, r6
 801342e:	4628      	mov	r0, r5
 8013430:	47b8      	blx	r7
 8013432:	3001      	adds	r0, #1
 8013434:	f43f af09 	beq.w	801324a <_printf_float+0xc2>
 8013438:	f04f 0900 	mov.w	r9, #0
 801343c:	f104 0a1a 	add.w	sl, r4, #26
 8013440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013442:	425b      	negs	r3, r3
 8013444:	454b      	cmp	r3, r9
 8013446:	dc01      	bgt.n	801344c <_printf_float+0x2c4>
 8013448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801344a:	e792      	b.n	8013372 <_printf_float+0x1ea>
 801344c:	2301      	movs	r3, #1
 801344e:	4652      	mov	r2, sl
 8013450:	4631      	mov	r1, r6
 8013452:	4628      	mov	r0, r5
 8013454:	47b8      	blx	r7
 8013456:	3001      	adds	r0, #1
 8013458:	f43f aef7 	beq.w	801324a <_printf_float+0xc2>
 801345c:	f109 0901 	add.w	r9, r9, #1
 8013460:	e7ee      	b.n	8013440 <_printf_float+0x2b8>
 8013462:	bf00      	nop
 8013464:	7fefffff 	.word	0x7fefffff
 8013468:	08018ea4 	.word	0x08018ea4
 801346c:	08018ea8 	.word	0x08018ea8
 8013470:	08018eb0 	.word	0x08018eb0
 8013474:	08018eac 	.word	0x08018eac
 8013478:	08018eb4 	.word	0x08018eb4
 801347c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801347e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013480:	429a      	cmp	r2, r3
 8013482:	bfa8      	it	ge
 8013484:	461a      	movge	r2, r3
 8013486:	2a00      	cmp	r2, #0
 8013488:	4691      	mov	r9, r2
 801348a:	dc37      	bgt.n	80134fc <_printf_float+0x374>
 801348c:	f04f 0b00 	mov.w	fp, #0
 8013490:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013494:	f104 021a 	add.w	r2, r4, #26
 8013498:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801349a:	9305      	str	r3, [sp, #20]
 801349c:	eba3 0309 	sub.w	r3, r3, r9
 80134a0:	455b      	cmp	r3, fp
 80134a2:	dc33      	bgt.n	801350c <_printf_float+0x384>
 80134a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80134a8:	429a      	cmp	r2, r3
 80134aa:	db3b      	blt.n	8013524 <_printf_float+0x39c>
 80134ac:	6823      	ldr	r3, [r4, #0]
 80134ae:	07da      	lsls	r2, r3, #31
 80134b0:	d438      	bmi.n	8013524 <_printf_float+0x39c>
 80134b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134b4:	9a05      	ldr	r2, [sp, #20]
 80134b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80134b8:	1a9a      	subs	r2, r3, r2
 80134ba:	eba3 0901 	sub.w	r9, r3, r1
 80134be:	4591      	cmp	r9, r2
 80134c0:	bfa8      	it	ge
 80134c2:	4691      	movge	r9, r2
 80134c4:	f1b9 0f00 	cmp.w	r9, #0
 80134c8:	dc35      	bgt.n	8013536 <_printf_float+0x3ae>
 80134ca:	f04f 0800 	mov.w	r8, #0
 80134ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80134d2:	f104 0a1a 	add.w	sl, r4, #26
 80134d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80134da:	1a9b      	subs	r3, r3, r2
 80134dc:	eba3 0309 	sub.w	r3, r3, r9
 80134e0:	4543      	cmp	r3, r8
 80134e2:	f77f af79 	ble.w	80133d8 <_printf_float+0x250>
 80134e6:	2301      	movs	r3, #1
 80134e8:	4652      	mov	r2, sl
 80134ea:	4631      	mov	r1, r6
 80134ec:	4628      	mov	r0, r5
 80134ee:	47b8      	blx	r7
 80134f0:	3001      	adds	r0, #1
 80134f2:	f43f aeaa 	beq.w	801324a <_printf_float+0xc2>
 80134f6:	f108 0801 	add.w	r8, r8, #1
 80134fa:	e7ec      	b.n	80134d6 <_printf_float+0x34e>
 80134fc:	4613      	mov	r3, r2
 80134fe:	4631      	mov	r1, r6
 8013500:	4642      	mov	r2, r8
 8013502:	4628      	mov	r0, r5
 8013504:	47b8      	blx	r7
 8013506:	3001      	adds	r0, #1
 8013508:	d1c0      	bne.n	801348c <_printf_float+0x304>
 801350a:	e69e      	b.n	801324a <_printf_float+0xc2>
 801350c:	2301      	movs	r3, #1
 801350e:	4631      	mov	r1, r6
 8013510:	4628      	mov	r0, r5
 8013512:	9205      	str	r2, [sp, #20]
 8013514:	47b8      	blx	r7
 8013516:	3001      	adds	r0, #1
 8013518:	f43f ae97 	beq.w	801324a <_printf_float+0xc2>
 801351c:	9a05      	ldr	r2, [sp, #20]
 801351e:	f10b 0b01 	add.w	fp, fp, #1
 8013522:	e7b9      	b.n	8013498 <_printf_float+0x310>
 8013524:	ee18 3a10 	vmov	r3, s16
 8013528:	4652      	mov	r2, sl
 801352a:	4631      	mov	r1, r6
 801352c:	4628      	mov	r0, r5
 801352e:	47b8      	blx	r7
 8013530:	3001      	adds	r0, #1
 8013532:	d1be      	bne.n	80134b2 <_printf_float+0x32a>
 8013534:	e689      	b.n	801324a <_printf_float+0xc2>
 8013536:	9a05      	ldr	r2, [sp, #20]
 8013538:	464b      	mov	r3, r9
 801353a:	4442      	add	r2, r8
 801353c:	4631      	mov	r1, r6
 801353e:	4628      	mov	r0, r5
 8013540:	47b8      	blx	r7
 8013542:	3001      	adds	r0, #1
 8013544:	d1c1      	bne.n	80134ca <_printf_float+0x342>
 8013546:	e680      	b.n	801324a <_printf_float+0xc2>
 8013548:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801354a:	2a01      	cmp	r2, #1
 801354c:	dc01      	bgt.n	8013552 <_printf_float+0x3ca>
 801354e:	07db      	lsls	r3, r3, #31
 8013550:	d538      	bpl.n	80135c4 <_printf_float+0x43c>
 8013552:	2301      	movs	r3, #1
 8013554:	4642      	mov	r2, r8
 8013556:	4631      	mov	r1, r6
 8013558:	4628      	mov	r0, r5
 801355a:	47b8      	blx	r7
 801355c:	3001      	adds	r0, #1
 801355e:	f43f ae74 	beq.w	801324a <_printf_float+0xc2>
 8013562:	ee18 3a10 	vmov	r3, s16
 8013566:	4652      	mov	r2, sl
 8013568:	4631      	mov	r1, r6
 801356a:	4628      	mov	r0, r5
 801356c:	47b8      	blx	r7
 801356e:	3001      	adds	r0, #1
 8013570:	f43f ae6b 	beq.w	801324a <_printf_float+0xc2>
 8013574:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013578:	2200      	movs	r2, #0
 801357a:	2300      	movs	r3, #0
 801357c:	f7ed faa4 	bl	8000ac8 <__aeabi_dcmpeq>
 8013580:	b9d8      	cbnz	r0, 80135ba <_printf_float+0x432>
 8013582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013584:	f108 0201 	add.w	r2, r8, #1
 8013588:	3b01      	subs	r3, #1
 801358a:	4631      	mov	r1, r6
 801358c:	4628      	mov	r0, r5
 801358e:	47b8      	blx	r7
 8013590:	3001      	adds	r0, #1
 8013592:	d10e      	bne.n	80135b2 <_printf_float+0x42a>
 8013594:	e659      	b.n	801324a <_printf_float+0xc2>
 8013596:	2301      	movs	r3, #1
 8013598:	4652      	mov	r2, sl
 801359a:	4631      	mov	r1, r6
 801359c:	4628      	mov	r0, r5
 801359e:	47b8      	blx	r7
 80135a0:	3001      	adds	r0, #1
 80135a2:	f43f ae52 	beq.w	801324a <_printf_float+0xc2>
 80135a6:	f108 0801 	add.w	r8, r8, #1
 80135aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80135ac:	3b01      	subs	r3, #1
 80135ae:	4543      	cmp	r3, r8
 80135b0:	dcf1      	bgt.n	8013596 <_printf_float+0x40e>
 80135b2:	464b      	mov	r3, r9
 80135b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80135b8:	e6dc      	b.n	8013374 <_printf_float+0x1ec>
 80135ba:	f04f 0800 	mov.w	r8, #0
 80135be:	f104 0a1a 	add.w	sl, r4, #26
 80135c2:	e7f2      	b.n	80135aa <_printf_float+0x422>
 80135c4:	2301      	movs	r3, #1
 80135c6:	4642      	mov	r2, r8
 80135c8:	e7df      	b.n	801358a <_printf_float+0x402>
 80135ca:	2301      	movs	r3, #1
 80135cc:	464a      	mov	r2, r9
 80135ce:	4631      	mov	r1, r6
 80135d0:	4628      	mov	r0, r5
 80135d2:	47b8      	blx	r7
 80135d4:	3001      	adds	r0, #1
 80135d6:	f43f ae38 	beq.w	801324a <_printf_float+0xc2>
 80135da:	f108 0801 	add.w	r8, r8, #1
 80135de:	68e3      	ldr	r3, [r4, #12]
 80135e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80135e2:	1a5b      	subs	r3, r3, r1
 80135e4:	4543      	cmp	r3, r8
 80135e6:	dcf0      	bgt.n	80135ca <_printf_float+0x442>
 80135e8:	e6fa      	b.n	80133e0 <_printf_float+0x258>
 80135ea:	f04f 0800 	mov.w	r8, #0
 80135ee:	f104 0919 	add.w	r9, r4, #25
 80135f2:	e7f4      	b.n	80135de <_printf_float+0x456>

080135f4 <_printf_common>:
 80135f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135f8:	4616      	mov	r6, r2
 80135fa:	4699      	mov	r9, r3
 80135fc:	688a      	ldr	r2, [r1, #8]
 80135fe:	690b      	ldr	r3, [r1, #16]
 8013600:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013604:	4293      	cmp	r3, r2
 8013606:	bfb8      	it	lt
 8013608:	4613      	movlt	r3, r2
 801360a:	6033      	str	r3, [r6, #0]
 801360c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013610:	4607      	mov	r7, r0
 8013612:	460c      	mov	r4, r1
 8013614:	b10a      	cbz	r2, 801361a <_printf_common+0x26>
 8013616:	3301      	adds	r3, #1
 8013618:	6033      	str	r3, [r6, #0]
 801361a:	6823      	ldr	r3, [r4, #0]
 801361c:	0699      	lsls	r1, r3, #26
 801361e:	bf42      	ittt	mi
 8013620:	6833      	ldrmi	r3, [r6, #0]
 8013622:	3302      	addmi	r3, #2
 8013624:	6033      	strmi	r3, [r6, #0]
 8013626:	6825      	ldr	r5, [r4, #0]
 8013628:	f015 0506 	ands.w	r5, r5, #6
 801362c:	d106      	bne.n	801363c <_printf_common+0x48>
 801362e:	f104 0a19 	add.w	sl, r4, #25
 8013632:	68e3      	ldr	r3, [r4, #12]
 8013634:	6832      	ldr	r2, [r6, #0]
 8013636:	1a9b      	subs	r3, r3, r2
 8013638:	42ab      	cmp	r3, r5
 801363a:	dc26      	bgt.n	801368a <_printf_common+0x96>
 801363c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013640:	1e13      	subs	r3, r2, #0
 8013642:	6822      	ldr	r2, [r4, #0]
 8013644:	bf18      	it	ne
 8013646:	2301      	movne	r3, #1
 8013648:	0692      	lsls	r2, r2, #26
 801364a:	d42b      	bmi.n	80136a4 <_printf_common+0xb0>
 801364c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013650:	4649      	mov	r1, r9
 8013652:	4638      	mov	r0, r7
 8013654:	47c0      	blx	r8
 8013656:	3001      	adds	r0, #1
 8013658:	d01e      	beq.n	8013698 <_printf_common+0xa4>
 801365a:	6823      	ldr	r3, [r4, #0]
 801365c:	68e5      	ldr	r5, [r4, #12]
 801365e:	6832      	ldr	r2, [r6, #0]
 8013660:	f003 0306 	and.w	r3, r3, #6
 8013664:	2b04      	cmp	r3, #4
 8013666:	bf08      	it	eq
 8013668:	1aad      	subeq	r5, r5, r2
 801366a:	68a3      	ldr	r3, [r4, #8]
 801366c:	6922      	ldr	r2, [r4, #16]
 801366e:	bf0c      	ite	eq
 8013670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013674:	2500      	movne	r5, #0
 8013676:	4293      	cmp	r3, r2
 8013678:	bfc4      	itt	gt
 801367a:	1a9b      	subgt	r3, r3, r2
 801367c:	18ed      	addgt	r5, r5, r3
 801367e:	2600      	movs	r6, #0
 8013680:	341a      	adds	r4, #26
 8013682:	42b5      	cmp	r5, r6
 8013684:	d11a      	bne.n	80136bc <_printf_common+0xc8>
 8013686:	2000      	movs	r0, #0
 8013688:	e008      	b.n	801369c <_printf_common+0xa8>
 801368a:	2301      	movs	r3, #1
 801368c:	4652      	mov	r2, sl
 801368e:	4649      	mov	r1, r9
 8013690:	4638      	mov	r0, r7
 8013692:	47c0      	blx	r8
 8013694:	3001      	adds	r0, #1
 8013696:	d103      	bne.n	80136a0 <_printf_common+0xac>
 8013698:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801369c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136a0:	3501      	adds	r5, #1
 80136a2:	e7c6      	b.n	8013632 <_printf_common+0x3e>
 80136a4:	18e1      	adds	r1, r4, r3
 80136a6:	1c5a      	adds	r2, r3, #1
 80136a8:	2030      	movs	r0, #48	; 0x30
 80136aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80136ae:	4422      	add	r2, r4
 80136b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80136b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80136b8:	3302      	adds	r3, #2
 80136ba:	e7c7      	b.n	801364c <_printf_common+0x58>
 80136bc:	2301      	movs	r3, #1
 80136be:	4622      	mov	r2, r4
 80136c0:	4649      	mov	r1, r9
 80136c2:	4638      	mov	r0, r7
 80136c4:	47c0      	blx	r8
 80136c6:	3001      	adds	r0, #1
 80136c8:	d0e6      	beq.n	8013698 <_printf_common+0xa4>
 80136ca:	3601      	adds	r6, #1
 80136cc:	e7d9      	b.n	8013682 <_printf_common+0x8e>
	...

080136d0 <_printf_i>:
 80136d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80136d4:	7e0f      	ldrb	r7, [r1, #24]
 80136d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80136d8:	2f78      	cmp	r7, #120	; 0x78
 80136da:	4691      	mov	r9, r2
 80136dc:	4680      	mov	r8, r0
 80136de:	460c      	mov	r4, r1
 80136e0:	469a      	mov	sl, r3
 80136e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80136e6:	d807      	bhi.n	80136f8 <_printf_i+0x28>
 80136e8:	2f62      	cmp	r7, #98	; 0x62
 80136ea:	d80a      	bhi.n	8013702 <_printf_i+0x32>
 80136ec:	2f00      	cmp	r7, #0
 80136ee:	f000 80d8 	beq.w	80138a2 <_printf_i+0x1d2>
 80136f2:	2f58      	cmp	r7, #88	; 0x58
 80136f4:	f000 80a3 	beq.w	801383e <_printf_i+0x16e>
 80136f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80136fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013700:	e03a      	b.n	8013778 <_printf_i+0xa8>
 8013702:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013706:	2b15      	cmp	r3, #21
 8013708:	d8f6      	bhi.n	80136f8 <_printf_i+0x28>
 801370a:	a101      	add	r1, pc, #4	; (adr r1, 8013710 <_printf_i+0x40>)
 801370c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013710:	08013769 	.word	0x08013769
 8013714:	0801377d 	.word	0x0801377d
 8013718:	080136f9 	.word	0x080136f9
 801371c:	080136f9 	.word	0x080136f9
 8013720:	080136f9 	.word	0x080136f9
 8013724:	080136f9 	.word	0x080136f9
 8013728:	0801377d 	.word	0x0801377d
 801372c:	080136f9 	.word	0x080136f9
 8013730:	080136f9 	.word	0x080136f9
 8013734:	080136f9 	.word	0x080136f9
 8013738:	080136f9 	.word	0x080136f9
 801373c:	08013889 	.word	0x08013889
 8013740:	080137ad 	.word	0x080137ad
 8013744:	0801386b 	.word	0x0801386b
 8013748:	080136f9 	.word	0x080136f9
 801374c:	080136f9 	.word	0x080136f9
 8013750:	080138ab 	.word	0x080138ab
 8013754:	080136f9 	.word	0x080136f9
 8013758:	080137ad 	.word	0x080137ad
 801375c:	080136f9 	.word	0x080136f9
 8013760:	080136f9 	.word	0x080136f9
 8013764:	08013873 	.word	0x08013873
 8013768:	682b      	ldr	r3, [r5, #0]
 801376a:	1d1a      	adds	r2, r3, #4
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	602a      	str	r2, [r5, #0]
 8013770:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013774:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013778:	2301      	movs	r3, #1
 801377a:	e0a3      	b.n	80138c4 <_printf_i+0x1f4>
 801377c:	6820      	ldr	r0, [r4, #0]
 801377e:	6829      	ldr	r1, [r5, #0]
 8013780:	0606      	lsls	r6, r0, #24
 8013782:	f101 0304 	add.w	r3, r1, #4
 8013786:	d50a      	bpl.n	801379e <_printf_i+0xce>
 8013788:	680e      	ldr	r6, [r1, #0]
 801378a:	602b      	str	r3, [r5, #0]
 801378c:	2e00      	cmp	r6, #0
 801378e:	da03      	bge.n	8013798 <_printf_i+0xc8>
 8013790:	232d      	movs	r3, #45	; 0x2d
 8013792:	4276      	negs	r6, r6
 8013794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013798:	485e      	ldr	r0, [pc, #376]	; (8013914 <_printf_i+0x244>)
 801379a:	230a      	movs	r3, #10
 801379c:	e019      	b.n	80137d2 <_printf_i+0x102>
 801379e:	680e      	ldr	r6, [r1, #0]
 80137a0:	602b      	str	r3, [r5, #0]
 80137a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80137a6:	bf18      	it	ne
 80137a8:	b236      	sxthne	r6, r6
 80137aa:	e7ef      	b.n	801378c <_printf_i+0xbc>
 80137ac:	682b      	ldr	r3, [r5, #0]
 80137ae:	6820      	ldr	r0, [r4, #0]
 80137b0:	1d19      	adds	r1, r3, #4
 80137b2:	6029      	str	r1, [r5, #0]
 80137b4:	0601      	lsls	r1, r0, #24
 80137b6:	d501      	bpl.n	80137bc <_printf_i+0xec>
 80137b8:	681e      	ldr	r6, [r3, #0]
 80137ba:	e002      	b.n	80137c2 <_printf_i+0xf2>
 80137bc:	0646      	lsls	r6, r0, #25
 80137be:	d5fb      	bpl.n	80137b8 <_printf_i+0xe8>
 80137c0:	881e      	ldrh	r6, [r3, #0]
 80137c2:	4854      	ldr	r0, [pc, #336]	; (8013914 <_printf_i+0x244>)
 80137c4:	2f6f      	cmp	r7, #111	; 0x6f
 80137c6:	bf0c      	ite	eq
 80137c8:	2308      	moveq	r3, #8
 80137ca:	230a      	movne	r3, #10
 80137cc:	2100      	movs	r1, #0
 80137ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80137d2:	6865      	ldr	r5, [r4, #4]
 80137d4:	60a5      	str	r5, [r4, #8]
 80137d6:	2d00      	cmp	r5, #0
 80137d8:	bfa2      	ittt	ge
 80137da:	6821      	ldrge	r1, [r4, #0]
 80137dc:	f021 0104 	bicge.w	r1, r1, #4
 80137e0:	6021      	strge	r1, [r4, #0]
 80137e2:	b90e      	cbnz	r6, 80137e8 <_printf_i+0x118>
 80137e4:	2d00      	cmp	r5, #0
 80137e6:	d04d      	beq.n	8013884 <_printf_i+0x1b4>
 80137e8:	4615      	mov	r5, r2
 80137ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80137ee:	fb03 6711 	mls	r7, r3, r1, r6
 80137f2:	5dc7      	ldrb	r7, [r0, r7]
 80137f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80137f8:	4637      	mov	r7, r6
 80137fa:	42bb      	cmp	r3, r7
 80137fc:	460e      	mov	r6, r1
 80137fe:	d9f4      	bls.n	80137ea <_printf_i+0x11a>
 8013800:	2b08      	cmp	r3, #8
 8013802:	d10b      	bne.n	801381c <_printf_i+0x14c>
 8013804:	6823      	ldr	r3, [r4, #0]
 8013806:	07de      	lsls	r6, r3, #31
 8013808:	d508      	bpl.n	801381c <_printf_i+0x14c>
 801380a:	6923      	ldr	r3, [r4, #16]
 801380c:	6861      	ldr	r1, [r4, #4]
 801380e:	4299      	cmp	r1, r3
 8013810:	bfde      	ittt	le
 8013812:	2330      	movle	r3, #48	; 0x30
 8013814:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013818:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801381c:	1b52      	subs	r2, r2, r5
 801381e:	6122      	str	r2, [r4, #16]
 8013820:	f8cd a000 	str.w	sl, [sp]
 8013824:	464b      	mov	r3, r9
 8013826:	aa03      	add	r2, sp, #12
 8013828:	4621      	mov	r1, r4
 801382a:	4640      	mov	r0, r8
 801382c:	f7ff fee2 	bl	80135f4 <_printf_common>
 8013830:	3001      	adds	r0, #1
 8013832:	d14c      	bne.n	80138ce <_printf_i+0x1fe>
 8013834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013838:	b004      	add	sp, #16
 801383a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801383e:	4835      	ldr	r0, [pc, #212]	; (8013914 <_printf_i+0x244>)
 8013840:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8013844:	6829      	ldr	r1, [r5, #0]
 8013846:	6823      	ldr	r3, [r4, #0]
 8013848:	f851 6b04 	ldr.w	r6, [r1], #4
 801384c:	6029      	str	r1, [r5, #0]
 801384e:	061d      	lsls	r5, r3, #24
 8013850:	d514      	bpl.n	801387c <_printf_i+0x1ac>
 8013852:	07df      	lsls	r7, r3, #31
 8013854:	bf44      	itt	mi
 8013856:	f043 0320 	orrmi.w	r3, r3, #32
 801385a:	6023      	strmi	r3, [r4, #0]
 801385c:	b91e      	cbnz	r6, 8013866 <_printf_i+0x196>
 801385e:	6823      	ldr	r3, [r4, #0]
 8013860:	f023 0320 	bic.w	r3, r3, #32
 8013864:	6023      	str	r3, [r4, #0]
 8013866:	2310      	movs	r3, #16
 8013868:	e7b0      	b.n	80137cc <_printf_i+0xfc>
 801386a:	6823      	ldr	r3, [r4, #0]
 801386c:	f043 0320 	orr.w	r3, r3, #32
 8013870:	6023      	str	r3, [r4, #0]
 8013872:	2378      	movs	r3, #120	; 0x78
 8013874:	4828      	ldr	r0, [pc, #160]	; (8013918 <_printf_i+0x248>)
 8013876:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801387a:	e7e3      	b.n	8013844 <_printf_i+0x174>
 801387c:	0659      	lsls	r1, r3, #25
 801387e:	bf48      	it	mi
 8013880:	b2b6      	uxthmi	r6, r6
 8013882:	e7e6      	b.n	8013852 <_printf_i+0x182>
 8013884:	4615      	mov	r5, r2
 8013886:	e7bb      	b.n	8013800 <_printf_i+0x130>
 8013888:	682b      	ldr	r3, [r5, #0]
 801388a:	6826      	ldr	r6, [r4, #0]
 801388c:	6961      	ldr	r1, [r4, #20]
 801388e:	1d18      	adds	r0, r3, #4
 8013890:	6028      	str	r0, [r5, #0]
 8013892:	0635      	lsls	r5, r6, #24
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	d501      	bpl.n	801389c <_printf_i+0x1cc>
 8013898:	6019      	str	r1, [r3, #0]
 801389a:	e002      	b.n	80138a2 <_printf_i+0x1d2>
 801389c:	0670      	lsls	r0, r6, #25
 801389e:	d5fb      	bpl.n	8013898 <_printf_i+0x1c8>
 80138a0:	8019      	strh	r1, [r3, #0]
 80138a2:	2300      	movs	r3, #0
 80138a4:	6123      	str	r3, [r4, #16]
 80138a6:	4615      	mov	r5, r2
 80138a8:	e7ba      	b.n	8013820 <_printf_i+0x150>
 80138aa:	682b      	ldr	r3, [r5, #0]
 80138ac:	1d1a      	adds	r2, r3, #4
 80138ae:	602a      	str	r2, [r5, #0]
 80138b0:	681d      	ldr	r5, [r3, #0]
 80138b2:	6862      	ldr	r2, [r4, #4]
 80138b4:	2100      	movs	r1, #0
 80138b6:	4628      	mov	r0, r5
 80138b8:	f7ec fc92 	bl	80001e0 <memchr>
 80138bc:	b108      	cbz	r0, 80138c2 <_printf_i+0x1f2>
 80138be:	1b40      	subs	r0, r0, r5
 80138c0:	6060      	str	r0, [r4, #4]
 80138c2:	6863      	ldr	r3, [r4, #4]
 80138c4:	6123      	str	r3, [r4, #16]
 80138c6:	2300      	movs	r3, #0
 80138c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80138cc:	e7a8      	b.n	8013820 <_printf_i+0x150>
 80138ce:	6923      	ldr	r3, [r4, #16]
 80138d0:	462a      	mov	r2, r5
 80138d2:	4649      	mov	r1, r9
 80138d4:	4640      	mov	r0, r8
 80138d6:	47d0      	blx	sl
 80138d8:	3001      	adds	r0, #1
 80138da:	d0ab      	beq.n	8013834 <_printf_i+0x164>
 80138dc:	6823      	ldr	r3, [r4, #0]
 80138de:	079b      	lsls	r3, r3, #30
 80138e0:	d413      	bmi.n	801390a <_printf_i+0x23a>
 80138e2:	68e0      	ldr	r0, [r4, #12]
 80138e4:	9b03      	ldr	r3, [sp, #12]
 80138e6:	4298      	cmp	r0, r3
 80138e8:	bfb8      	it	lt
 80138ea:	4618      	movlt	r0, r3
 80138ec:	e7a4      	b.n	8013838 <_printf_i+0x168>
 80138ee:	2301      	movs	r3, #1
 80138f0:	4632      	mov	r2, r6
 80138f2:	4649      	mov	r1, r9
 80138f4:	4640      	mov	r0, r8
 80138f6:	47d0      	blx	sl
 80138f8:	3001      	adds	r0, #1
 80138fa:	d09b      	beq.n	8013834 <_printf_i+0x164>
 80138fc:	3501      	adds	r5, #1
 80138fe:	68e3      	ldr	r3, [r4, #12]
 8013900:	9903      	ldr	r1, [sp, #12]
 8013902:	1a5b      	subs	r3, r3, r1
 8013904:	42ab      	cmp	r3, r5
 8013906:	dcf2      	bgt.n	80138ee <_printf_i+0x21e>
 8013908:	e7eb      	b.n	80138e2 <_printf_i+0x212>
 801390a:	2500      	movs	r5, #0
 801390c:	f104 0619 	add.w	r6, r4, #25
 8013910:	e7f5      	b.n	80138fe <_printf_i+0x22e>
 8013912:	bf00      	nop
 8013914:	08018eb6 	.word	0x08018eb6
 8013918:	08018ec7 	.word	0x08018ec7

0801391c <cleanup_glue>:
 801391c:	b538      	push	{r3, r4, r5, lr}
 801391e:	460c      	mov	r4, r1
 8013920:	6809      	ldr	r1, [r1, #0]
 8013922:	4605      	mov	r5, r0
 8013924:	b109      	cbz	r1, 801392a <cleanup_glue+0xe>
 8013926:	f7ff fff9 	bl	801391c <cleanup_glue>
 801392a:	4621      	mov	r1, r4
 801392c:	4628      	mov	r0, r5
 801392e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013932:	f002 bfe1 	b.w	80168f8 <_free_r>
	...

08013938 <_reclaim_reent>:
 8013938:	4b2c      	ldr	r3, [pc, #176]	; (80139ec <_reclaim_reent+0xb4>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	4283      	cmp	r3, r0
 801393e:	b570      	push	{r4, r5, r6, lr}
 8013940:	4604      	mov	r4, r0
 8013942:	d051      	beq.n	80139e8 <_reclaim_reent+0xb0>
 8013944:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8013946:	b143      	cbz	r3, 801395a <_reclaim_reent+0x22>
 8013948:	68db      	ldr	r3, [r3, #12]
 801394a:	2b00      	cmp	r3, #0
 801394c:	d14a      	bne.n	80139e4 <_reclaim_reent+0xac>
 801394e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013950:	6819      	ldr	r1, [r3, #0]
 8013952:	b111      	cbz	r1, 801395a <_reclaim_reent+0x22>
 8013954:	4620      	mov	r0, r4
 8013956:	f002 ffcf 	bl	80168f8 <_free_r>
 801395a:	6961      	ldr	r1, [r4, #20]
 801395c:	b111      	cbz	r1, 8013964 <_reclaim_reent+0x2c>
 801395e:	4620      	mov	r0, r4
 8013960:	f002 ffca 	bl	80168f8 <_free_r>
 8013964:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8013966:	b111      	cbz	r1, 801396e <_reclaim_reent+0x36>
 8013968:	4620      	mov	r0, r4
 801396a:	f002 ffc5 	bl	80168f8 <_free_r>
 801396e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013970:	b111      	cbz	r1, 8013978 <_reclaim_reent+0x40>
 8013972:	4620      	mov	r0, r4
 8013974:	f002 ffc0 	bl	80168f8 <_free_r>
 8013978:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801397a:	b111      	cbz	r1, 8013982 <_reclaim_reent+0x4a>
 801397c:	4620      	mov	r0, r4
 801397e:	f002 ffbb 	bl	80168f8 <_free_r>
 8013982:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8013984:	b111      	cbz	r1, 801398c <_reclaim_reent+0x54>
 8013986:	4620      	mov	r0, r4
 8013988:	f002 ffb6 	bl	80168f8 <_free_r>
 801398c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801398e:	b111      	cbz	r1, 8013996 <_reclaim_reent+0x5e>
 8013990:	4620      	mov	r0, r4
 8013992:	f002 ffb1 	bl	80168f8 <_free_r>
 8013996:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8013998:	b111      	cbz	r1, 80139a0 <_reclaim_reent+0x68>
 801399a:	4620      	mov	r0, r4
 801399c:	f002 ffac 	bl	80168f8 <_free_r>
 80139a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80139a2:	b111      	cbz	r1, 80139aa <_reclaim_reent+0x72>
 80139a4:	4620      	mov	r0, r4
 80139a6:	f002 ffa7 	bl	80168f8 <_free_r>
 80139aa:	69a3      	ldr	r3, [r4, #24]
 80139ac:	b1e3      	cbz	r3, 80139e8 <_reclaim_reent+0xb0>
 80139ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80139b0:	4620      	mov	r0, r4
 80139b2:	4798      	blx	r3
 80139b4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80139b6:	b1b9      	cbz	r1, 80139e8 <_reclaim_reent+0xb0>
 80139b8:	4620      	mov	r0, r4
 80139ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80139be:	f7ff bfad 	b.w	801391c <cleanup_glue>
 80139c2:	5949      	ldr	r1, [r1, r5]
 80139c4:	b941      	cbnz	r1, 80139d8 <_reclaim_reent+0xa0>
 80139c6:	3504      	adds	r5, #4
 80139c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80139ca:	2d80      	cmp	r5, #128	; 0x80
 80139cc:	68d9      	ldr	r1, [r3, #12]
 80139ce:	d1f8      	bne.n	80139c2 <_reclaim_reent+0x8a>
 80139d0:	4620      	mov	r0, r4
 80139d2:	f002 ff91 	bl	80168f8 <_free_r>
 80139d6:	e7ba      	b.n	801394e <_reclaim_reent+0x16>
 80139d8:	680e      	ldr	r6, [r1, #0]
 80139da:	4620      	mov	r0, r4
 80139dc:	f002 ff8c 	bl	80168f8 <_free_r>
 80139e0:	4631      	mov	r1, r6
 80139e2:	e7ef      	b.n	80139c4 <_reclaim_reent+0x8c>
 80139e4:	2500      	movs	r5, #0
 80139e6:	e7ef      	b.n	80139c8 <_reclaim_reent+0x90>
 80139e8:	bd70      	pop	{r4, r5, r6, pc}
 80139ea:	bf00      	nop
 80139ec:	20000180 	.word	0x20000180

080139f0 <_sbrk_r>:
 80139f0:	b538      	push	{r3, r4, r5, lr}
 80139f2:	4d06      	ldr	r5, [pc, #24]	; (8013a0c <_sbrk_r+0x1c>)
 80139f4:	2300      	movs	r3, #0
 80139f6:	4604      	mov	r4, r0
 80139f8:	4608      	mov	r0, r1
 80139fa:	602b      	str	r3, [r5, #0]
 80139fc:	f7f2 ff8a 	bl	8006914 <_sbrk>
 8013a00:	1c43      	adds	r3, r0, #1
 8013a02:	d102      	bne.n	8013a0a <_sbrk_r+0x1a>
 8013a04:	682b      	ldr	r3, [r5, #0]
 8013a06:	b103      	cbz	r3, 8013a0a <_sbrk_r+0x1a>
 8013a08:	6023      	str	r3, [r4, #0]
 8013a0a:	bd38      	pop	{r3, r4, r5, pc}
 8013a0c:	200082c0 	.word	0x200082c0

08013a10 <siprintf>:
 8013a10:	b40e      	push	{r1, r2, r3}
 8013a12:	b500      	push	{lr}
 8013a14:	b09c      	sub	sp, #112	; 0x70
 8013a16:	ab1d      	add	r3, sp, #116	; 0x74
 8013a18:	9002      	str	r0, [sp, #8]
 8013a1a:	9006      	str	r0, [sp, #24]
 8013a1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013a20:	4809      	ldr	r0, [pc, #36]	; (8013a48 <siprintf+0x38>)
 8013a22:	9107      	str	r1, [sp, #28]
 8013a24:	9104      	str	r1, [sp, #16]
 8013a26:	4909      	ldr	r1, [pc, #36]	; (8013a4c <siprintf+0x3c>)
 8013a28:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a2c:	9105      	str	r1, [sp, #20]
 8013a2e:	6800      	ldr	r0, [r0, #0]
 8013a30:	9301      	str	r3, [sp, #4]
 8013a32:	a902      	add	r1, sp, #8
 8013a34:	f003 f808 	bl	8016a48 <_svfiprintf_r>
 8013a38:	9b02      	ldr	r3, [sp, #8]
 8013a3a:	2200      	movs	r2, #0
 8013a3c:	701a      	strb	r2, [r3, #0]
 8013a3e:	b01c      	add	sp, #112	; 0x70
 8013a40:	f85d eb04 	ldr.w	lr, [sp], #4
 8013a44:	b003      	add	sp, #12
 8013a46:	4770      	bx	lr
 8013a48:	20000180 	.word	0x20000180
 8013a4c:	ffff0208 	.word	0xffff0208

08013a50 <__sread>:
 8013a50:	b510      	push	{r4, lr}
 8013a52:	460c      	mov	r4, r1
 8013a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a58:	f003 f8f6 	bl	8016c48 <_read_r>
 8013a5c:	2800      	cmp	r0, #0
 8013a5e:	bfab      	itete	ge
 8013a60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013a62:	89a3      	ldrhlt	r3, [r4, #12]
 8013a64:	181b      	addge	r3, r3, r0
 8013a66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013a6a:	bfac      	ite	ge
 8013a6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8013a6e:	81a3      	strhlt	r3, [r4, #12]
 8013a70:	bd10      	pop	{r4, pc}

08013a72 <__swrite>:
 8013a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a76:	461f      	mov	r7, r3
 8013a78:	898b      	ldrh	r3, [r1, #12]
 8013a7a:	05db      	lsls	r3, r3, #23
 8013a7c:	4605      	mov	r5, r0
 8013a7e:	460c      	mov	r4, r1
 8013a80:	4616      	mov	r6, r2
 8013a82:	d505      	bpl.n	8013a90 <__swrite+0x1e>
 8013a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a88:	2302      	movs	r3, #2
 8013a8a:	2200      	movs	r2, #0
 8013a8c:	f002 fa24 	bl	8015ed8 <_lseek_r>
 8013a90:	89a3      	ldrh	r3, [r4, #12]
 8013a92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013a9a:	81a3      	strh	r3, [r4, #12]
 8013a9c:	4632      	mov	r2, r6
 8013a9e:	463b      	mov	r3, r7
 8013aa0:	4628      	mov	r0, r5
 8013aa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013aa6:	f000 bf43 	b.w	8014930 <_write_r>

08013aaa <__sseek>:
 8013aaa:	b510      	push	{r4, lr}
 8013aac:	460c      	mov	r4, r1
 8013aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ab2:	f002 fa11 	bl	8015ed8 <_lseek_r>
 8013ab6:	1c43      	adds	r3, r0, #1
 8013ab8:	89a3      	ldrh	r3, [r4, #12]
 8013aba:	bf15      	itete	ne
 8013abc:	6560      	strne	r0, [r4, #84]	; 0x54
 8013abe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013ac2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013ac6:	81a3      	strheq	r3, [r4, #12]
 8013ac8:	bf18      	it	ne
 8013aca:	81a3      	strhne	r3, [r4, #12]
 8013acc:	bd10      	pop	{r4, pc}

08013ace <__sclose>:
 8013ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ad2:	f000 bf3f 	b.w	8014954 <_close_r>

08013ad6 <strchr>:
 8013ad6:	b2c9      	uxtb	r1, r1
 8013ad8:	4603      	mov	r3, r0
 8013ada:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ade:	b11a      	cbz	r2, 8013ae8 <strchr+0x12>
 8013ae0:	428a      	cmp	r2, r1
 8013ae2:	d1f9      	bne.n	8013ad8 <strchr+0x2>
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	4770      	bx	lr
 8013ae8:	2900      	cmp	r1, #0
 8013aea:	bf18      	it	ne
 8013aec:	2300      	movne	r3, #0
 8013aee:	e7f9      	b.n	8013ae4 <strchr+0xe>

08013af0 <strncmp>:
 8013af0:	b510      	push	{r4, lr}
 8013af2:	b17a      	cbz	r2, 8013b14 <strncmp+0x24>
 8013af4:	4603      	mov	r3, r0
 8013af6:	3901      	subs	r1, #1
 8013af8:	1884      	adds	r4, r0, r2
 8013afa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8013afe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8013b02:	4290      	cmp	r0, r2
 8013b04:	d101      	bne.n	8013b0a <strncmp+0x1a>
 8013b06:	42a3      	cmp	r3, r4
 8013b08:	d101      	bne.n	8013b0e <strncmp+0x1e>
 8013b0a:	1a80      	subs	r0, r0, r2
 8013b0c:	bd10      	pop	{r4, pc}
 8013b0e:	2800      	cmp	r0, #0
 8013b10:	d1f3      	bne.n	8013afa <strncmp+0xa>
 8013b12:	e7fa      	b.n	8013b0a <strncmp+0x1a>
 8013b14:	4610      	mov	r0, r2
 8013b16:	e7f9      	b.n	8013b0c <strncmp+0x1c>

08013b18 <strstr>:
 8013b18:	780a      	ldrb	r2, [r1, #0]
 8013b1a:	b570      	push	{r4, r5, r6, lr}
 8013b1c:	b96a      	cbnz	r2, 8013b3a <strstr+0x22>
 8013b1e:	bd70      	pop	{r4, r5, r6, pc}
 8013b20:	429a      	cmp	r2, r3
 8013b22:	d109      	bne.n	8013b38 <strstr+0x20>
 8013b24:	460c      	mov	r4, r1
 8013b26:	4605      	mov	r5, r0
 8013b28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d0f6      	beq.n	8013b1e <strstr+0x6>
 8013b30:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8013b34:	429e      	cmp	r6, r3
 8013b36:	d0f7      	beq.n	8013b28 <strstr+0x10>
 8013b38:	3001      	adds	r0, #1
 8013b3a:	7803      	ldrb	r3, [r0, #0]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d1ef      	bne.n	8013b20 <strstr+0x8>
 8013b40:	4618      	mov	r0, r3
 8013b42:	e7ec      	b.n	8013b1e <strstr+0x6>

08013b44 <sulp>:
 8013b44:	b570      	push	{r4, r5, r6, lr}
 8013b46:	4604      	mov	r4, r0
 8013b48:	460d      	mov	r5, r1
 8013b4a:	ec45 4b10 	vmov	d0, r4, r5
 8013b4e:	4616      	mov	r6, r2
 8013b50:	f002 fd6c 	bl	801662c <__ulp>
 8013b54:	ec51 0b10 	vmov	r0, r1, d0
 8013b58:	b17e      	cbz	r6, 8013b7a <sulp+0x36>
 8013b5a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013b5e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	dd09      	ble.n	8013b7a <sulp+0x36>
 8013b66:	051b      	lsls	r3, r3, #20
 8013b68:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013b6c:	2400      	movs	r4, #0
 8013b6e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013b72:	4622      	mov	r2, r4
 8013b74:	462b      	mov	r3, r5
 8013b76:	f7ec fd3f 	bl	80005f8 <__aeabi_dmul>
 8013b7a:	bd70      	pop	{r4, r5, r6, pc}
 8013b7c:	0000      	movs	r0, r0
	...

08013b80 <_strtod_l>:
 8013b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b84:	ed2d 8b02 	vpush	{d8}
 8013b88:	b09d      	sub	sp, #116	; 0x74
 8013b8a:	461f      	mov	r7, r3
 8013b8c:	2300      	movs	r3, #0
 8013b8e:	9318      	str	r3, [sp, #96]	; 0x60
 8013b90:	4ba2      	ldr	r3, [pc, #648]	; (8013e1c <_strtod_l+0x29c>)
 8013b92:	9213      	str	r2, [sp, #76]	; 0x4c
 8013b94:	681b      	ldr	r3, [r3, #0]
 8013b96:	9305      	str	r3, [sp, #20]
 8013b98:	4604      	mov	r4, r0
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	4688      	mov	r8, r1
 8013b9e:	f7ec fb17 	bl	80001d0 <strlen>
 8013ba2:	f04f 0a00 	mov.w	sl, #0
 8013ba6:	4605      	mov	r5, r0
 8013ba8:	f04f 0b00 	mov.w	fp, #0
 8013bac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8013bb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013bb2:	781a      	ldrb	r2, [r3, #0]
 8013bb4:	2a2b      	cmp	r2, #43	; 0x2b
 8013bb6:	d04e      	beq.n	8013c56 <_strtod_l+0xd6>
 8013bb8:	d83b      	bhi.n	8013c32 <_strtod_l+0xb2>
 8013bba:	2a0d      	cmp	r2, #13
 8013bbc:	d834      	bhi.n	8013c28 <_strtod_l+0xa8>
 8013bbe:	2a08      	cmp	r2, #8
 8013bc0:	d834      	bhi.n	8013c2c <_strtod_l+0xac>
 8013bc2:	2a00      	cmp	r2, #0
 8013bc4:	d03e      	beq.n	8013c44 <_strtod_l+0xc4>
 8013bc6:	2300      	movs	r3, #0
 8013bc8:	930a      	str	r3, [sp, #40]	; 0x28
 8013bca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8013bcc:	7833      	ldrb	r3, [r6, #0]
 8013bce:	2b30      	cmp	r3, #48	; 0x30
 8013bd0:	f040 80b0 	bne.w	8013d34 <_strtod_l+0x1b4>
 8013bd4:	7873      	ldrb	r3, [r6, #1]
 8013bd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013bda:	2b58      	cmp	r3, #88	; 0x58
 8013bdc:	d168      	bne.n	8013cb0 <_strtod_l+0x130>
 8013bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013be0:	9301      	str	r3, [sp, #4]
 8013be2:	ab18      	add	r3, sp, #96	; 0x60
 8013be4:	9702      	str	r7, [sp, #8]
 8013be6:	9300      	str	r3, [sp, #0]
 8013be8:	4a8d      	ldr	r2, [pc, #564]	; (8013e20 <_strtod_l+0x2a0>)
 8013bea:	ab19      	add	r3, sp, #100	; 0x64
 8013bec:	a917      	add	r1, sp, #92	; 0x5c
 8013bee:	4620      	mov	r0, r4
 8013bf0:	f001 fe66 	bl	80158c0 <__gethex>
 8013bf4:	f010 0707 	ands.w	r7, r0, #7
 8013bf8:	4605      	mov	r5, r0
 8013bfa:	d005      	beq.n	8013c08 <_strtod_l+0x88>
 8013bfc:	2f06      	cmp	r7, #6
 8013bfe:	d12c      	bne.n	8013c5a <_strtod_l+0xda>
 8013c00:	3601      	adds	r6, #1
 8013c02:	2300      	movs	r3, #0
 8013c04:	9617      	str	r6, [sp, #92]	; 0x5c
 8013c06:	930a      	str	r3, [sp, #40]	; 0x28
 8013c08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	f040 8590 	bne.w	8014730 <_strtod_l+0xbb0>
 8013c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013c12:	b1eb      	cbz	r3, 8013c50 <_strtod_l+0xd0>
 8013c14:	4652      	mov	r2, sl
 8013c16:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013c1a:	ec43 2b10 	vmov	d0, r2, r3
 8013c1e:	b01d      	add	sp, #116	; 0x74
 8013c20:	ecbd 8b02 	vpop	{d8}
 8013c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c28:	2a20      	cmp	r2, #32
 8013c2a:	d1cc      	bne.n	8013bc6 <_strtod_l+0x46>
 8013c2c:	3301      	adds	r3, #1
 8013c2e:	9317      	str	r3, [sp, #92]	; 0x5c
 8013c30:	e7be      	b.n	8013bb0 <_strtod_l+0x30>
 8013c32:	2a2d      	cmp	r2, #45	; 0x2d
 8013c34:	d1c7      	bne.n	8013bc6 <_strtod_l+0x46>
 8013c36:	2201      	movs	r2, #1
 8013c38:	920a      	str	r2, [sp, #40]	; 0x28
 8013c3a:	1c5a      	adds	r2, r3, #1
 8013c3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8013c3e:	785b      	ldrb	r3, [r3, #1]
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d1c2      	bne.n	8013bca <_strtod_l+0x4a>
 8013c44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013c46:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	f040 856e 	bne.w	801472c <_strtod_l+0xbac>
 8013c50:	4652      	mov	r2, sl
 8013c52:	465b      	mov	r3, fp
 8013c54:	e7e1      	b.n	8013c1a <_strtod_l+0x9a>
 8013c56:	2200      	movs	r2, #0
 8013c58:	e7ee      	b.n	8013c38 <_strtod_l+0xb8>
 8013c5a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8013c5c:	b13a      	cbz	r2, 8013c6e <_strtod_l+0xee>
 8013c5e:	2135      	movs	r1, #53	; 0x35
 8013c60:	a81a      	add	r0, sp, #104	; 0x68
 8013c62:	f002 fdee 	bl	8016842 <__copybits>
 8013c66:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013c68:	4620      	mov	r0, r4
 8013c6a:	f002 f9ad 	bl	8015fc8 <_Bfree>
 8013c6e:	3f01      	subs	r7, #1
 8013c70:	2f04      	cmp	r7, #4
 8013c72:	d806      	bhi.n	8013c82 <_strtod_l+0x102>
 8013c74:	e8df f007 	tbb	[pc, r7]
 8013c78:	1714030a 	.word	0x1714030a
 8013c7c:	0a          	.byte	0x0a
 8013c7d:	00          	.byte	0x00
 8013c7e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8013c82:	0728      	lsls	r0, r5, #28
 8013c84:	d5c0      	bpl.n	8013c08 <_strtod_l+0x88>
 8013c86:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013c8a:	e7bd      	b.n	8013c08 <_strtod_l+0x88>
 8013c8c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8013c90:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8013c92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013c96:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013c9a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013c9e:	e7f0      	b.n	8013c82 <_strtod_l+0x102>
 8013ca0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8013e24 <_strtod_l+0x2a4>
 8013ca4:	e7ed      	b.n	8013c82 <_strtod_l+0x102>
 8013ca6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013caa:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8013cae:	e7e8      	b.n	8013c82 <_strtod_l+0x102>
 8013cb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013cb2:	1c5a      	adds	r2, r3, #1
 8013cb4:	9217      	str	r2, [sp, #92]	; 0x5c
 8013cb6:	785b      	ldrb	r3, [r3, #1]
 8013cb8:	2b30      	cmp	r3, #48	; 0x30
 8013cba:	d0f9      	beq.n	8013cb0 <_strtod_l+0x130>
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d0a3      	beq.n	8013c08 <_strtod_l+0x88>
 8013cc0:	2301      	movs	r3, #1
 8013cc2:	f04f 0900 	mov.w	r9, #0
 8013cc6:	9304      	str	r3, [sp, #16]
 8013cc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013cca:	9308      	str	r3, [sp, #32]
 8013ccc:	f8cd 901c 	str.w	r9, [sp, #28]
 8013cd0:	464f      	mov	r7, r9
 8013cd2:	220a      	movs	r2, #10
 8013cd4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8013cd6:	7806      	ldrb	r6, [r0, #0]
 8013cd8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013cdc:	b2d9      	uxtb	r1, r3
 8013cde:	2909      	cmp	r1, #9
 8013ce0:	d92a      	bls.n	8013d38 <_strtod_l+0x1b8>
 8013ce2:	9905      	ldr	r1, [sp, #20]
 8013ce4:	462a      	mov	r2, r5
 8013ce6:	f7ff ff03 	bl	8013af0 <strncmp>
 8013cea:	b398      	cbz	r0, 8013d54 <_strtod_l+0x1d4>
 8013cec:	2000      	movs	r0, #0
 8013cee:	4632      	mov	r2, r6
 8013cf0:	463d      	mov	r5, r7
 8013cf2:	9005      	str	r0, [sp, #20]
 8013cf4:	4603      	mov	r3, r0
 8013cf6:	2a65      	cmp	r2, #101	; 0x65
 8013cf8:	d001      	beq.n	8013cfe <_strtod_l+0x17e>
 8013cfa:	2a45      	cmp	r2, #69	; 0x45
 8013cfc:	d118      	bne.n	8013d30 <_strtod_l+0x1b0>
 8013cfe:	b91d      	cbnz	r5, 8013d08 <_strtod_l+0x188>
 8013d00:	9a04      	ldr	r2, [sp, #16]
 8013d02:	4302      	orrs	r2, r0
 8013d04:	d09e      	beq.n	8013c44 <_strtod_l+0xc4>
 8013d06:	2500      	movs	r5, #0
 8013d08:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8013d0c:	f108 0201 	add.w	r2, r8, #1
 8013d10:	9217      	str	r2, [sp, #92]	; 0x5c
 8013d12:	f898 2001 	ldrb.w	r2, [r8, #1]
 8013d16:	2a2b      	cmp	r2, #43	; 0x2b
 8013d18:	d075      	beq.n	8013e06 <_strtod_l+0x286>
 8013d1a:	2a2d      	cmp	r2, #45	; 0x2d
 8013d1c:	d07b      	beq.n	8013e16 <_strtod_l+0x296>
 8013d1e:	f04f 0c00 	mov.w	ip, #0
 8013d22:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8013d26:	2909      	cmp	r1, #9
 8013d28:	f240 8082 	bls.w	8013e30 <_strtod_l+0x2b0>
 8013d2c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8013d30:	2600      	movs	r6, #0
 8013d32:	e09d      	b.n	8013e70 <_strtod_l+0x2f0>
 8013d34:	2300      	movs	r3, #0
 8013d36:	e7c4      	b.n	8013cc2 <_strtod_l+0x142>
 8013d38:	2f08      	cmp	r7, #8
 8013d3a:	bfd8      	it	le
 8013d3c:	9907      	ldrle	r1, [sp, #28]
 8013d3e:	f100 0001 	add.w	r0, r0, #1
 8013d42:	bfda      	itte	le
 8013d44:	fb02 3301 	mlale	r3, r2, r1, r3
 8013d48:	9307      	strle	r3, [sp, #28]
 8013d4a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8013d4e:	3701      	adds	r7, #1
 8013d50:	9017      	str	r0, [sp, #92]	; 0x5c
 8013d52:	e7bf      	b.n	8013cd4 <_strtod_l+0x154>
 8013d54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013d56:	195a      	adds	r2, r3, r5
 8013d58:	9217      	str	r2, [sp, #92]	; 0x5c
 8013d5a:	5d5a      	ldrb	r2, [r3, r5]
 8013d5c:	2f00      	cmp	r7, #0
 8013d5e:	d037      	beq.n	8013dd0 <_strtod_l+0x250>
 8013d60:	9005      	str	r0, [sp, #20]
 8013d62:	463d      	mov	r5, r7
 8013d64:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8013d68:	2b09      	cmp	r3, #9
 8013d6a:	d912      	bls.n	8013d92 <_strtod_l+0x212>
 8013d6c:	2301      	movs	r3, #1
 8013d6e:	e7c2      	b.n	8013cf6 <_strtod_l+0x176>
 8013d70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013d72:	1c5a      	adds	r2, r3, #1
 8013d74:	9217      	str	r2, [sp, #92]	; 0x5c
 8013d76:	785a      	ldrb	r2, [r3, #1]
 8013d78:	3001      	adds	r0, #1
 8013d7a:	2a30      	cmp	r2, #48	; 0x30
 8013d7c:	d0f8      	beq.n	8013d70 <_strtod_l+0x1f0>
 8013d7e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8013d82:	2b08      	cmp	r3, #8
 8013d84:	f200 84d9 	bhi.w	801473a <_strtod_l+0xbba>
 8013d88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013d8a:	9005      	str	r0, [sp, #20]
 8013d8c:	2000      	movs	r0, #0
 8013d8e:	9308      	str	r3, [sp, #32]
 8013d90:	4605      	mov	r5, r0
 8013d92:	3a30      	subs	r2, #48	; 0x30
 8013d94:	f100 0301 	add.w	r3, r0, #1
 8013d98:	d014      	beq.n	8013dc4 <_strtod_l+0x244>
 8013d9a:	9905      	ldr	r1, [sp, #20]
 8013d9c:	4419      	add	r1, r3
 8013d9e:	9105      	str	r1, [sp, #20]
 8013da0:	462b      	mov	r3, r5
 8013da2:	eb00 0e05 	add.w	lr, r0, r5
 8013da6:	210a      	movs	r1, #10
 8013da8:	4573      	cmp	r3, lr
 8013daa:	d113      	bne.n	8013dd4 <_strtod_l+0x254>
 8013dac:	182b      	adds	r3, r5, r0
 8013dae:	2b08      	cmp	r3, #8
 8013db0:	f105 0501 	add.w	r5, r5, #1
 8013db4:	4405      	add	r5, r0
 8013db6:	dc1c      	bgt.n	8013df2 <_strtod_l+0x272>
 8013db8:	9907      	ldr	r1, [sp, #28]
 8013dba:	230a      	movs	r3, #10
 8013dbc:	fb03 2301 	mla	r3, r3, r1, r2
 8013dc0:	9307      	str	r3, [sp, #28]
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013dc6:	1c51      	adds	r1, r2, #1
 8013dc8:	9117      	str	r1, [sp, #92]	; 0x5c
 8013dca:	7852      	ldrb	r2, [r2, #1]
 8013dcc:	4618      	mov	r0, r3
 8013dce:	e7c9      	b.n	8013d64 <_strtod_l+0x1e4>
 8013dd0:	4638      	mov	r0, r7
 8013dd2:	e7d2      	b.n	8013d7a <_strtod_l+0x1fa>
 8013dd4:	2b08      	cmp	r3, #8
 8013dd6:	dc04      	bgt.n	8013de2 <_strtod_l+0x262>
 8013dd8:	9e07      	ldr	r6, [sp, #28]
 8013dda:	434e      	muls	r6, r1
 8013ddc:	9607      	str	r6, [sp, #28]
 8013dde:	3301      	adds	r3, #1
 8013de0:	e7e2      	b.n	8013da8 <_strtod_l+0x228>
 8013de2:	f103 0c01 	add.w	ip, r3, #1
 8013de6:	f1bc 0f10 	cmp.w	ip, #16
 8013dea:	bfd8      	it	le
 8013dec:	fb01 f909 	mulle.w	r9, r1, r9
 8013df0:	e7f5      	b.n	8013dde <_strtod_l+0x25e>
 8013df2:	2d10      	cmp	r5, #16
 8013df4:	bfdc      	itt	le
 8013df6:	230a      	movle	r3, #10
 8013df8:	fb03 2909 	mlale	r9, r3, r9, r2
 8013dfc:	e7e1      	b.n	8013dc2 <_strtod_l+0x242>
 8013dfe:	2300      	movs	r3, #0
 8013e00:	9305      	str	r3, [sp, #20]
 8013e02:	2301      	movs	r3, #1
 8013e04:	e77c      	b.n	8013d00 <_strtod_l+0x180>
 8013e06:	f04f 0c00 	mov.w	ip, #0
 8013e0a:	f108 0202 	add.w	r2, r8, #2
 8013e0e:	9217      	str	r2, [sp, #92]	; 0x5c
 8013e10:	f898 2002 	ldrb.w	r2, [r8, #2]
 8013e14:	e785      	b.n	8013d22 <_strtod_l+0x1a2>
 8013e16:	f04f 0c01 	mov.w	ip, #1
 8013e1a:	e7f6      	b.n	8013e0a <_strtod_l+0x28a>
 8013e1c:	08019020 	.word	0x08019020
 8013e20:	08018ed8 	.word	0x08018ed8
 8013e24:	7ff00000 	.word	0x7ff00000
 8013e28:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013e2a:	1c51      	adds	r1, r2, #1
 8013e2c:	9117      	str	r1, [sp, #92]	; 0x5c
 8013e2e:	7852      	ldrb	r2, [r2, #1]
 8013e30:	2a30      	cmp	r2, #48	; 0x30
 8013e32:	d0f9      	beq.n	8013e28 <_strtod_l+0x2a8>
 8013e34:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8013e38:	2908      	cmp	r1, #8
 8013e3a:	f63f af79 	bhi.w	8013d30 <_strtod_l+0x1b0>
 8013e3e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8013e42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013e44:	9206      	str	r2, [sp, #24]
 8013e46:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013e48:	1c51      	adds	r1, r2, #1
 8013e4a:	9117      	str	r1, [sp, #92]	; 0x5c
 8013e4c:	7852      	ldrb	r2, [r2, #1]
 8013e4e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8013e52:	2e09      	cmp	r6, #9
 8013e54:	d937      	bls.n	8013ec6 <_strtod_l+0x346>
 8013e56:	9e06      	ldr	r6, [sp, #24]
 8013e58:	1b89      	subs	r1, r1, r6
 8013e5a:	2908      	cmp	r1, #8
 8013e5c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8013e60:	dc02      	bgt.n	8013e68 <_strtod_l+0x2e8>
 8013e62:	4576      	cmp	r6, lr
 8013e64:	bfa8      	it	ge
 8013e66:	4676      	movge	r6, lr
 8013e68:	f1bc 0f00 	cmp.w	ip, #0
 8013e6c:	d000      	beq.n	8013e70 <_strtod_l+0x2f0>
 8013e6e:	4276      	negs	r6, r6
 8013e70:	2d00      	cmp	r5, #0
 8013e72:	d14d      	bne.n	8013f10 <_strtod_l+0x390>
 8013e74:	9904      	ldr	r1, [sp, #16]
 8013e76:	4301      	orrs	r1, r0
 8013e78:	f47f aec6 	bne.w	8013c08 <_strtod_l+0x88>
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	f47f aee1 	bne.w	8013c44 <_strtod_l+0xc4>
 8013e82:	2a69      	cmp	r2, #105	; 0x69
 8013e84:	d027      	beq.n	8013ed6 <_strtod_l+0x356>
 8013e86:	dc24      	bgt.n	8013ed2 <_strtod_l+0x352>
 8013e88:	2a49      	cmp	r2, #73	; 0x49
 8013e8a:	d024      	beq.n	8013ed6 <_strtod_l+0x356>
 8013e8c:	2a4e      	cmp	r2, #78	; 0x4e
 8013e8e:	f47f aed9 	bne.w	8013c44 <_strtod_l+0xc4>
 8013e92:	499f      	ldr	r1, [pc, #636]	; (8014110 <_strtod_l+0x590>)
 8013e94:	a817      	add	r0, sp, #92	; 0x5c
 8013e96:	f001 ff6b 	bl	8015d70 <__match>
 8013e9a:	2800      	cmp	r0, #0
 8013e9c:	f43f aed2 	beq.w	8013c44 <_strtod_l+0xc4>
 8013ea0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013ea2:	781b      	ldrb	r3, [r3, #0]
 8013ea4:	2b28      	cmp	r3, #40	; 0x28
 8013ea6:	d12d      	bne.n	8013f04 <_strtod_l+0x384>
 8013ea8:	499a      	ldr	r1, [pc, #616]	; (8014114 <_strtod_l+0x594>)
 8013eaa:	aa1a      	add	r2, sp, #104	; 0x68
 8013eac:	a817      	add	r0, sp, #92	; 0x5c
 8013eae:	f001 ff73 	bl	8015d98 <__hexnan>
 8013eb2:	2805      	cmp	r0, #5
 8013eb4:	d126      	bne.n	8013f04 <_strtod_l+0x384>
 8013eb6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013eb8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8013ebc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013ec0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013ec4:	e6a0      	b.n	8013c08 <_strtod_l+0x88>
 8013ec6:	210a      	movs	r1, #10
 8013ec8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8013ecc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013ed0:	e7b9      	b.n	8013e46 <_strtod_l+0x2c6>
 8013ed2:	2a6e      	cmp	r2, #110	; 0x6e
 8013ed4:	e7db      	b.n	8013e8e <_strtod_l+0x30e>
 8013ed6:	4990      	ldr	r1, [pc, #576]	; (8014118 <_strtod_l+0x598>)
 8013ed8:	a817      	add	r0, sp, #92	; 0x5c
 8013eda:	f001 ff49 	bl	8015d70 <__match>
 8013ede:	2800      	cmp	r0, #0
 8013ee0:	f43f aeb0 	beq.w	8013c44 <_strtod_l+0xc4>
 8013ee4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013ee6:	498d      	ldr	r1, [pc, #564]	; (801411c <_strtod_l+0x59c>)
 8013ee8:	3b01      	subs	r3, #1
 8013eea:	a817      	add	r0, sp, #92	; 0x5c
 8013eec:	9317      	str	r3, [sp, #92]	; 0x5c
 8013eee:	f001 ff3f 	bl	8015d70 <__match>
 8013ef2:	b910      	cbnz	r0, 8013efa <_strtod_l+0x37a>
 8013ef4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013ef6:	3301      	adds	r3, #1
 8013ef8:	9317      	str	r3, [sp, #92]	; 0x5c
 8013efa:	f8df b230 	ldr.w	fp, [pc, #560]	; 801412c <_strtod_l+0x5ac>
 8013efe:	f04f 0a00 	mov.w	sl, #0
 8013f02:	e681      	b.n	8013c08 <_strtod_l+0x88>
 8013f04:	4886      	ldr	r0, [pc, #536]	; (8014120 <_strtod_l+0x5a0>)
 8013f06:	f002 feb3 	bl	8016c70 <nan>
 8013f0a:	ec5b ab10 	vmov	sl, fp, d0
 8013f0e:	e67b      	b.n	8013c08 <_strtod_l+0x88>
 8013f10:	9b05      	ldr	r3, [sp, #20]
 8013f12:	9807      	ldr	r0, [sp, #28]
 8013f14:	1af3      	subs	r3, r6, r3
 8013f16:	2f00      	cmp	r7, #0
 8013f18:	bf08      	it	eq
 8013f1a:	462f      	moveq	r7, r5
 8013f1c:	2d10      	cmp	r5, #16
 8013f1e:	9306      	str	r3, [sp, #24]
 8013f20:	46a8      	mov	r8, r5
 8013f22:	bfa8      	it	ge
 8013f24:	f04f 0810 	movge.w	r8, #16
 8013f28:	f7ec faec 	bl	8000504 <__aeabi_ui2d>
 8013f2c:	2d09      	cmp	r5, #9
 8013f2e:	4682      	mov	sl, r0
 8013f30:	468b      	mov	fp, r1
 8013f32:	dd13      	ble.n	8013f5c <_strtod_l+0x3dc>
 8013f34:	4b7b      	ldr	r3, [pc, #492]	; (8014124 <_strtod_l+0x5a4>)
 8013f36:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013f3a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013f3e:	f7ec fb5b 	bl	80005f8 <__aeabi_dmul>
 8013f42:	4682      	mov	sl, r0
 8013f44:	4648      	mov	r0, r9
 8013f46:	468b      	mov	fp, r1
 8013f48:	f7ec fadc 	bl	8000504 <__aeabi_ui2d>
 8013f4c:	4602      	mov	r2, r0
 8013f4e:	460b      	mov	r3, r1
 8013f50:	4650      	mov	r0, sl
 8013f52:	4659      	mov	r1, fp
 8013f54:	f7ec f99a 	bl	800028c <__adddf3>
 8013f58:	4682      	mov	sl, r0
 8013f5a:	468b      	mov	fp, r1
 8013f5c:	2d0f      	cmp	r5, #15
 8013f5e:	dc38      	bgt.n	8013fd2 <_strtod_l+0x452>
 8013f60:	9b06      	ldr	r3, [sp, #24]
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	f43f ae50 	beq.w	8013c08 <_strtod_l+0x88>
 8013f68:	dd24      	ble.n	8013fb4 <_strtod_l+0x434>
 8013f6a:	2b16      	cmp	r3, #22
 8013f6c:	dc0b      	bgt.n	8013f86 <_strtod_l+0x406>
 8013f6e:	496d      	ldr	r1, [pc, #436]	; (8014124 <_strtod_l+0x5a4>)
 8013f70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013f74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f78:	4652      	mov	r2, sl
 8013f7a:	465b      	mov	r3, fp
 8013f7c:	f7ec fb3c 	bl	80005f8 <__aeabi_dmul>
 8013f80:	4682      	mov	sl, r0
 8013f82:	468b      	mov	fp, r1
 8013f84:	e640      	b.n	8013c08 <_strtod_l+0x88>
 8013f86:	9a06      	ldr	r2, [sp, #24]
 8013f88:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8013f8c:	4293      	cmp	r3, r2
 8013f8e:	db20      	blt.n	8013fd2 <_strtod_l+0x452>
 8013f90:	4c64      	ldr	r4, [pc, #400]	; (8014124 <_strtod_l+0x5a4>)
 8013f92:	f1c5 050f 	rsb	r5, r5, #15
 8013f96:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013f9a:	4652      	mov	r2, sl
 8013f9c:	465b      	mov	r3, fp
 8013f9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fa2:	f7ec fb29 	bl	80005f8 <__aeabi_dmul>
 8013fa6:	9b06      	ldr	r3, [sp, #24]
 8013fa8:	1b5d      	subs	r5, r3, r5
 8013faa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013fae:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013fb2:	e7e3      	b.n	8013f7c <_strtod_l+0x3fc>
 8013fb4:	9b06      	ldr	r3, [sp, #24]
 8013fb6:	3316      	adds	r3, #22
 8013fb8:	db0b      	blt.n	8013fd2 <_strtod_l+0x452>
 8013fba:	9b05      	ldr	r3, [sp, #20]
 8013fbc:	1b9e      	subs	r6, r3, r6
 8013fbe:	4b59      	ldr	r3, [pc, #356]	; (8014124 <_strtod_l+0x5a4>)
 8013fc0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8013fc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013fc8:	4650      	mov	r0, sl
 8013fca:	4659      	mov	r1, fp
 8013fcc:	f7ec fc3e 	bl	800084c <__aeabi_ddiv>
 8013fd0:	e7d6      	b.n	8013f80 <_strtod_l+0x400>
 8013fd2:	9b06      	ldr	r3, [sp, #24]
 8013fd4:	eba5 0808 	sub.w	r8, r5, r8
 8013fd8:	4498      	add	r8, r3
 8013fda:	f1b8 0f00 	cmp.w	r8, #0
 8013fde:	dd74      	ble.n	80140ca <_strtod_l+0x54a>
 8013fe0:	f018 030f 	ands.w	r3, r8, #15
 8013fe4:	d00a      	beq.n	8013ffc <_strtod_l+0x47c>
 8013fe6:	494f      	ldr	r1, [pc, #316]	; (8014124 <_strtod_l+0x5a4>)
 8013fe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013fec:	4652      	mov	r2, sl
 8013fee:	465b      	mov	r3, fp
 8013ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ff4:	f7ec fb00 	bl	80005f8 <__aeabi_dmul>
 8013ff8:	4682      	mov	sl, r0
 8013ffa:	468b      	mov	fp, r1
 8013ffc:	f038 080f 	bics.w	r8, r8, #15
 8014000:	d04f      	beq.n	80140a2 <_strtod_l+0x522>
 8014002:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8014006:	dd22      	ble.n	801404e <_strtod_l+0x4ce>
 8014008:	2500      	movs	r5, #0
 801400a:	462e      	mov	r6, r5
 801400c:	9507      	str	r5, [sp, #28]
 801400e:	9505      	str	r5, [sp, #20]
 8014010:	2322      	movs	r3, #34	; 0x22
 8014012:	f8df b118 	ldr.w	fp, [pc, #280]	; 801412c <_strtod_l+0x5ac>
 8014016:	6023      	str	r3, [r4, #0]
 8014018:	f04f 0a00 	mov.w	sl, #0
 801401c:	9b07      	ldr	r3, [sp, #28]
 801401e:	2b00      	cmp	r3, #0
 8014020:	f43f adf2 	beq.w	8013c08 <_strtod_l+0x88>
 8014024:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014026:	4620      	mov	r0, r4
 8014028:	f001 ffce 	bl	8015fc8 <_Bfree>
 801402c:	9905      	ldr	r1, [sp, #20]
 801402e:	4620      	mov	r0, r4
 8014030:	f001 ffca 	bl	8015fc8 <_Bfree>
 8014034:	4631      	mov	r1, r6
 8014036:	4620      	mov	r0, r4
 8014038:	f001 ffc6 	bl	8015fc8 <_Bfree>
 801403c:	9907      	ldr	r1, [sp, #28]
 801403e:	4620      	mov	r0, r4
 8014040:	f001 ffc2 	bl	8015fc8 <_Bfree>
 8014044:	4629      	mov	r1, r5
 8014046:	4620      	mov	r0, r4
 8014048:	f001 ffbe 	bl	8015fc8 <_Bfree>
 801404c:	e5dc      	b.n	8013c08 <_strtod_l+0x88>
 801404e:	4b36      	ldr	r3, [pc, #216]	; (8014128 <_strtod_l+0x5a8>)
 8014050:	9304      	str	r3, [sp, #16]
 8014052:	2300      	movs	r3, #0
 8014054:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014058:	4650      	mov	r0, sl
 801405a:	4659      	mov	r1, fp
 801405c:	4699      	mov	r9, r3
 801405e:	f1b8 0f01 	cmp.w	r8, #1
 8014062:	dc21      	bgt.n	80140a8 <_strtod_l+0x528>
 8014064:	b10b      	cbz	r3, 801406a <_strtod_l+0x4ea>
 8014066:	4682      	mov	sl, r0
 8014068:	468b      	mov	fp, r1
 801406a:	4b2f      	ldr	r3, [pc, #188]	; (8014128 <_strtod_l+0x5a8>)
 801406c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8014070:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8014074:	4652      	mov	r2, sl
 8014076:	465b      	mov	r3, fp
 8014078:	e9d9 0100 	ldrd	r0, r1, [r9]
 801407c:	f7ec fabc 	bl	80005f8 <__aeabi_dmul>
 8014080:	4b2a      	ldr	r3, [pc, #168]	; (801412c <_strtod_l+0x5ac>)
 8014082:	460a      	mov	r2, r1
 8014084:	400b      	ands	r3, r1
 8014086:	492a      	ldr	r1, [pc, #168]	; (8014130 <_strtod_l+0x5b0>)
 8014088:	428b      	cmp	r3, r1
 801408a:	4682      	mov	sl, r0
 801408c:	d8bc      	bhi.n	8014008 <_strtod_l+0x488>
 801408e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014092:	428b      	cmp	r3, r1
 8014094:	bf86      	itte	hi
 8014096:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8014134 <_strtod_l+0x5b4>
 801409a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 801409e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80140a2:	2300      	movs	r3, #0
 80140a4:	9304      	str	r3, [sp, #16]
 80140a6:	e084      	b.n	80141b2 <_strtod_l+0x632>
 80140a8:	f018 0f01 	tst.w	r8, #1
 80140ac:	d005      	beq.n	80140ba <_strtod_l+0x53a>
 80140ae:	9b04      	ldr	r3, [sp, #16]
 80140b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140b4:	f7ec faa0 	bl	80005f8 <__aeabi_dmul>
 80140b8:	2301      	movs	r3, #1
 80140ba:	9a04      	ldr	r2, [sp, #16]
 80140bc:	3208      	adds	r2, #8
 80140be:	f109 0901 	add.w	r9, r9, #1
 80140c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80140c6:	9204      	str	r2, [sp, #16]
 80140c8:	e7c9      	b.n	801405e <_strtod_l+0x4de>
 80140ca:	d0ea      	beq.n	80140a2 <_strtod_l+0x522>
 80140cc:	f1c8 0800 	rsb	r8, r8, #0
 80140d0:	f018 020f 	ands.w	r2, r8, #15
 80140d4:	d00a      	beq.n	80140ec <_strtod_l+0x56c>
 80140d6:	4b13      	ldr	r3, [pc, #76]	; (8014124 <_strtod_l+0x5a4>)
 80140d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80140dc:	4650      	mov	r0, sl
 80140de:	4659      	mov	r1, fp
 80140e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e4:	f7ec fbb2 	bl	800084c <__aeabi_ddiv>
 80140e8:	4682      	mov	sl, r0
 80140ea:	468b      	mov	fp, r1
 80140ec:	ea5f 1828 	movs.w	r8, r8, asr #4
 80140f0:	d0d7      	beq.n	80140a2 <_strtod_l+0x522>
 80140f2:	f1b8 0f1f 	cmp.w	r8, #31
 80140f6:	dd1f      	ble.n	8014138 <_strtod_l+0x5b8>
 80140f8:	2500      	movs	r5, #0
 80140fa:	462e      	mov	r6, r5
 80140fc:	9507      	str	r5, [sp, #28]
 80140fe:	9505      	str	r5, [sp, #20]
 8014100:	2322      	movs	r3, #34	; 0x22
 8014102:	f04f 0a00 	mov.w	sl, #0
 8014106:	f04f 0b00 	mov.w	fp, #0
 801410a:	6023      	str	r3, [r4, #0]
 801410c:	e786      	b.n	801401c <_strtod_l+0x49c>
 801410e:	bf00      	nop
 8014110:	08018eb1 	.word	0x08018eb1
 8014114:	08018eec 	.word	0x08018eec
 8014118:	08018ea9 	.word	0x08018ea9
 801411c:	08018f2b 	.word	0x08018f2b
 8014120:	080191d8 	.word	0x080191d8
 8014124:	080190b8 	.word	0x080190b8
 8014128:	08019090 	.word	0x08019090
 801412c:	7ff00000 	.word	0x7ff00000
 8014130:	7ca00000 	.word	0x7ca00000
 8014134:	7fefffff 	.word	0x7fefffff
 8014138:	f018 0310 	ands.w	r3, r8, #16
 801413c:	bf18      	it	ne
 801413e:	236a      	movne	r3, #106	; 0x6a
 8014140:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80144f0 <_strtod_l+0x970>
 8014144:	9304      	str	r3, [sp, #16]
 8014146:	4650      	mov	r0, sl
 8014148:	4659      	mov	r1, fp
 801414a:	2300      	movs	r3, #0
 801414c:	f018 0f01 	tst.w	r8, #1
 8014150:	d004      	beq.n	801415c <_strtod_l+0x5dc>
 8014152:	e9d9 2300 	ldrd	r2, r3, [r9]
 8014156:	f7ec fa4f 	bl	80005f8 <__aeabi_dmul>
 801415a:	2301      	movs	r3, #1
 801415c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8014160:	f109 0908 	add.w	r9, r9, #8
 8014164:	d1f2      	bne.n	801414c <_strtod_l+0x5cc>
 8014166:	b10b      	cbz	r3, 801416c <_strtod_l+0x5ec>
 8014168:	4682      	mov	sl, r0
 801416a:	468b      	mov	fp, r1
 801416c:	9b04      	ldr	r3, [sp, #16]
 801416e:	b1c3      	cbz	r3, 80141a2 <_strtod_l+0x622>
 8014170:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014174:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014178:	2b00      	cmp	r3, #0
 801417a:	4659      	mov	r1, fp
 801417c:	dd11      	ble.n	80141a2 <_strtod_l+0x622>
 801417e:	2b1f      	cmp	r3, #31
 8014180:	f340 8124 	ble.w	80143cc <_strtod_l+0x84c>
 8014184:	2b34      	cmp	r3, #52	; 0x34
 8014186:	bfde      	ittt	le
 8014188:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801418c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8014190:	fa03 f202 	lslle.w	r2, r3, r2
 8014194:	f04f 0a00 	mov.w	sl, #0
 8014198:	bfcc      	ite	gt
 801419a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801419e:	ea02 0b01 	andle.w	fp, r2, r1
 80141a2:	2200      	movs	r2, #0
 80141a4:	2300      	movs	r3, #0
 80141a6:	4650      	mov	r0, sl
 80141a8:	4659      	mov	r1, fp
 80141aa:	f7ec fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80141ae:	2800      	cmp	r0, #0
 80141b0:	d1a2      	bne.n	80140f8 <_strtod_l+0x578>
 80141b2:	9b07      	ldr	r3, [sp, #28]
 80141b4:	9300      	str	r3, [sp, #0]
 80141b6:	9908      	ldr	r1, [sp, #32]
 80141b8:	462b      	mov	r3, r5
 80141ba:	463a      	mov	r2, r7
 80141bc:	4620      	mov	r0, r4
 80141be:	f001 ff6b 	bl	8016098 <__s2b>
 80141c2:	9007      	str	r0, [sp, #28]
 80141c4:	2800      	cmp	r0, #0
 80141c6:	f43f af1f 	beq.w	8014008 <_strtod_l+0x488>
 80141ca:	9b05      	ldr	r3, [sp, #20]
 80141cc:	1b9e      	subs	r6, r3, r6
 80141ce:	9b06      	ldr	r3, [sp, #24]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	bfb4      	ite	lt
 80141d4:	4633      	movlt	r3, r6
 80141d6:	2300      	movge	r3, #0
 80141d8:	930c      	str	r3, [sp, #48]	; 0x30
 80141da:	9b06      	ldr	r3, [sp, #24]
 80141dc:	2500      	movs	r5, #0
 80141de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80141e2:	9312      	str	r3, [sp, #72]	; 0x48
 80141e4:	462e      	mov	r6, r5
 80141e6:	9b07      	ldr	r3, [sp, #28]
 80141e8:	4620      	mov	r0, r4
 80141ea:	6859      	ldr	r1, [r3, #4]
 80141ec:	f001 feac 	bl	8015f48 <_Balloc>
 80141f0:	9005      	str	r0, [sp, #20]
 80141f2:	2800      	cmp	r0, #0
 80141f4:	f43f af0c 	beq.w	8014010 <_strtod_l+0x490>
 80141f8:	9b07      	ldr	r3, [sp, #28]
 80141fa:	691a      	ldr	r2, [r3, #16]
 80141fc:	3202      	adds	r2, #2
 80141fe:	f103 010c 	add.w	r1, r3, #12
 8014202:	0092      	lsls	r2, r2, #2
 8014204:	300c      	adds	r0, #12
 8014206:	f7fe fe74 	bl	8012ef2 <memcpy>
 801420a:	ec4b ab10 	vmov	d0, sl, fp
 801420e:	aa1a      	add	r2, sp, #104	; 0x68
 8014210:	a919      	add	r1, sp, #100	; 0x64
 8014212:	4620      	mov	r0, r4
 8014214:	f002 fa86 	bl	8016724 <__d2b>
 8014218:	ec4b ab18 	vmov	d8, sl, fp
 801421c:	9018      	str	r0, [sp, #96]	; 0x60
 801421e:	2800      	cmp	r0, #0
 8014220:	f43f aef6 	beq.w	8014010 <_strtod_l+0x490>
 8014224:	2101      	movs	r1, #1
 8014226:	4620      	mov	r0, r4
 8014228:	f001 ffd0 	bl	80161cc <__i2b>
 801422c:	4606      	mov	r6, r0
 801422e:	2800      	cmp	r0, #0
 8014230:	f43f aeee 	beq.w	8014010 <_strtod_l+0x490>
 8014234:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014236:	9904      	ldr	r1, [sp, #16]
 8014238:	2b00      	cmp	r3, #0
 801423a:	bfab      	itete	ge
 801423c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801423e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8014240:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8014242:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8014246:	bfac      	ite	ge
 8014248:	eb03 0902 	addge.w	r9, r3, r2
 801424c:	1ad7      	sublt	r7, r2, r3
 801424e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8014250:	eba3 0801 	sub.w	r8, r3, r1
 8014254:	4490      	add	r8, r2
 8014256:	4ba1      	ldr	r3, [pc, #644]	; (80144dc <_strtod_l+0x95c>)
 8014258:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 801425c:	4598      	cmp	r8, r3
 801425e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014262:	f280 80c7 	bge.w	80143f4 <_strtod_l+0x874>
 8014266:	eba3 0308 	sub.w	r3, r3, r8
 801426a:	2b1f      	cmp	r3, #31
 801426c:	eba2 0203 	sub.w	r2, r2, r3
 8014270:	f04f 0101 	mov.w	r1, #1
 8014274:	f300 80b1 	bgt.w	80143da <_strtod_l+0x85a>
 8014278:	fa01 f303 	lsl.w	r3, r1, r3
 801427c:	930d      	str	r3, [sp, #52]	; 0x34
 801427e:	2300      	movs	r3, #0
 8014280:	9308      	str	r3, [sp, #32]
 8014282:	eb09 0802 	add.w	r8, r9, r2
 8014286:	9b04      	ldr	r3, [sp, #16]
 8014288:	45c1      	cmp	r9, r8
 801428a:	4417      	add	r7, r2
 801428c:	441f      	add	r7, r3
 801428e:	464b      	mov	r3, r9
 8014290:	bfa8      	it	ge
 8014292:	4643      	movge	r3, r8
 8014294:	42bb      	cmp	r3, r7
 8014296:	bfa8      	it	ge
 8014298:	463b      	movge	r3, r7
 801429a:	2b00      	cmp	r3, #0
 801429c:	bfc2      	ittt	gt
 801429e:	eba8 0803 	subgt.w	r8, r8, r3
 80142a2:	1aff      	subgt	r7, r7, r3
 80142a4:	eba9 0903 	subgt.w	r9, r9, r3
 80142a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	dd17      	ble.n	80142de <_strtod_l+0x75e>
 80142ae:	4631      	mov	r1, r6
 80142b0:	461a      	mov	r2, r3
 80142b2:	4620      	mov	r0, r4
 80142b4:	f002 f84a 	bl	801634c <__pow5mult>
 80142b8:	4606      	mov	r6, r0
 80142ba:	2800      	cmp	r0, #0
 80142bc:	f43f aea8 	beq.w	8014010 <_strtod_l+0x490>
 80142c0:	4601      	mov	r1, r0
 80142c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80142c4:	4620      	mov	r0, r4
 80142c6:	f001 ff97 	bl	80161f8 <__multiply>
 80142ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80142cc:	2800      	cmp	r0, #0
 80142ce:	f43f ae9f 	beq.w	8014010 <_strtod_l+0x490>
 80142d2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80142d4:	4620      	mov	r0, r4
 80142d6:	f001 fe77 	bl	8015fc8 <_Bfree>
 80142da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80142dc:	9318      	str	r3, [sp, #96]	; 0x60
 80142de:	f1b8 0f00 	cmp.w	r8, #0
 80142e2:	f300 808c 	bgt.w	80143fe <_strtod_l+0x87e>
 80142e6:	9b06      	ldr	r3, [sp, #24]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	dd08      	ble.n	80142fe <_strtod_l+0x77e>
 80142ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80142ee:	9905      	ldr	r1, [sp, #20]
 80142f0:	4620      	mov	r0, r4
 80142f2:	f002 f82b 	bl	801634c <__pow5mult>
 80142f6:	9005      	str	r0, [sp, #20]
 80142f8:	2800      	cmp	r0, #0
 80142fa:	f43f ae89 	beq.w	8014010 <_strtod_l+0x490>
 80142fe:	2f00      	cmp	r7, #0
 8014300:	dd08      	ble.n	8014314 <_strtod_l+0x794>
 8014302:	9905      	ldr	r1, [sp, #20]
 8014304:	463a      	mov	r2, r7
 8014306:	4620      	mov	r0, r4
 8014308:	f002 f87a 	bl	8016400 <__lshift>
 801430c:	9005      	str	r0, [sp, #20]
 801430e:	2800      	cmp	r0, #0
 8014310:	f43f ae7e 	beq.w	8014010 <_strtod_l+0x490>
 8014314:	f1b9 0f00 	cmp.w	r9, #0
 8014318:	dd08      	ble.n	801432c <_strtod_l+0x7ac>
 801431a:	4631      	mov	r1, r6
 801431c:	464a      	mov	r2, r9
 801431e:	4620      	mov	r0, r4
 8014320:	f002 f86e 	bl	8016400 <__lshift>
 8014324:	4606      	mov	r6, r0
 8014326:	2800      	cmp	r0, #0
 8014328:	f43f ae72 	beq.w	8014010 <_strtod_l+0x490>
 801432c:	9a05      	ldr	r2, [sp, #20]
 801432e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014330:	4620      	mov	r0, r4
 8014332:	f002 f8f1 	bl	8016518 <__mdiff>
 8014336:	4605      	mov	r5, r0
 8014338:	2800      	cmp	r0, #0
 801433a:	f43f ae69 	beq.w	8014010 <_strtod_l+0x490>
 801433e:	68c3      	ldr	r3, [r0, #12]
 8014340:	930b      	str	r3, [sp, #44]	; 0x2c
 8014342:	2300      	movs	r3, #0
 8014344:	60c3      	str	r3, [r0, #12]
 8014346:	4631      	mov	r1, r6
 8014348:	f002 f8ca 	bl	80164e0 <__mcmp>
 801434c:	2800      	cmp	r0, #0
 801434e:	da60      	bge.n	8014412 <_strtod_l+0x892>
 8014350:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014352:	ea53 030a 	orrs.w	r3, r3, sl
 8014356:	f040 8082 	bne.w	801445e <_strtod_l+0x8de>
 801435a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801435e:	2b00      	cmp	r3, #0
 8014360:	d17d      	bne.n	801445e <_strtod_l+0x8de>
 8014362:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014366:	0d1b      	lsrs	r3, r3, #20
 8014368:	051b      	lsls	r3, r3, #20
 801436a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801436e:	d976      	bls.n	801445e <_strtod_l+0x8de>
 8014370:	696b      	ldr	r3, [r5, #20]
 8014372:	b913      	cbnz	r3, 801437a <_strtod_l+0x7fa>
 8014374:	692b      	ldr	r3, [r5, #16]
 8014376:	2b01      	cmp	r3, #1
 8014378:	dd71      	ble.n	801445e <_strtod_l+0x8de>
 801437a:	4629      	mov	r1, r5
 801437c:	2201      	movs	r2, #1
 801437e:	4620      	mov	r0, r4
 8014380:	f002 f83e 	bl	8016400 <__lshift>
 8014384:	4631      	mov	r1, r6
 8014386:	4605      	mov	r5, r0
 8014388:	f002 f8aa 	bl	80164e0 <__mcmp>
 801438c:	2800      	cmp	r0, #0
 801438e:	dd66      	ble.n	801445e <_strtod_l+0x8de>
 8014390:	9904      	ldr	r1, [sp, #16]
 8014392:	4a53      	ldr	r2, [pc, #332]	; (80144e0 <_strtod_l+0x960>)
 8014394:	465b      	mov	r3, fp
 8014396:	2900      	cmp	r1, #0
 8014398:	f000 8081 	beq.w	801449e <_strtod_l+0x91e>
 801439c:	ea02 010b 	and.w	r1, r2, fp
 80143a0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80143a4:	dc7b      	bgt.n	801449e <_strtod_l+0x91e>
 80143a6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80143aa:	f77f aea9 	ble.w	8014100 <_strtod_l+0x580>
 80143ae:	4b4d      	ldr	r3, [pc, #308]	; (80144e4 <_strtod_l+0x964>)
 80143b0:	4650      	mov	r0, sl
 80143b2:	4659      	mov	r1, fp
 80143b4:	2200      	movs	r2, #0
 80143b6:	f7ec f91f 	bl	80005f8 <__aeabi_dmul>
 80143ba:	460b      	mov	r3, r1
 80143bc:	4303      	orrs	r3, r0
 80143be:	bf08      	it	eq
 80143c0:	2322      	moveq	r3, #34	; 0x22
 80143c2:	4682      	mov	sl, r0
 80143c4:	468b      	mov	fp, r1
 80143c6:	bf08      	it	eq
 80143c8:	6023      	streq	r3, [r4, #0]
 80143ca:	e62b      	b.n	8014024 <_strtod_l+0x4a4>
 80143cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80143d0:	fa02 f303 	lsl.w	r3, r2, r3
 80143d4:	ea03 0a0a 	and.w	sl, r3, sl
 80143d8:	e6e3      	b.n	80141a2 <_strtod_l+0x622>
 80143da:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80143de:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80143e2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80143e6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80143ea:	fa01 f308 	lsl.w	r3, r1, r8
 80143ee:	9308      	str	r3, [sp, #32]
 80143f0:	910d      	str	r1, [sp, #52]	; 0x34
 80143f2:	e746      	b.n	8014282 <_strtod_l+0x702>
 80143f4:	2300      	movs	r3, #0
 80143f6:	9308      	str	r3, [sp, #32]
 80143f8:	2301      	movs	r3, #1
 80143fa:	930d      	str	r3, [sp, #52]	; 0x34
 80143fc:	e741      	b.n	8014282 <_strtod_l+0x702>
 80143fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014400:	4642      	mov	r2, r8
 8014402:	4620      	mov	r0, r4
 8014404:	f001 fffc 	bl	8016400 <__lshift>
 8014408:	9018      	str	r0, [sp, #96]	; 0x60
 801440a:	2800      	cmp	r0, #0
 801440c:	f47f af6b 	bne.w	80142e6 <_strtod_l+0x766>
 8014410:	e5fe      	b.n	8014010 <_strtod_l+0x490>
 8014412:	465f      	mov	r7, fp
 8014414:	d16e      	bne.n	80144f4 <_strtod_l+0x974>
 8014416:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014418:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801441c:	b342      	cbz	r2, 8014470 <_strtod_l+0x8f0>
 801441e:	4a32      	ldr	r2, [pc, #200]	; (80144e8 <_strtod_l+0x968>)
 8014420:	4293      	cmp	r3, r2
 8014422:	d128      	bne.n	8014476 <_strtod_l+0x8f6>
 8014424:	9b04      	ldr	r3, [sp, #16]
 8014426:	4651      	mov	r1, sl
 8014428:	b1eb      	cbz	r3, 8014466 <_strtod_l+0x8e6>
 801442a:	4b2d      	ldr	r3, [pc, #180]	; (80144e0 <_strtod_l+0x960>)
 801442c:	403b      	ands	r3, r7
 801442e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014432:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014436:	d819      	bhi.n	801446c <_strtod_l+0x8ec>
 8014438:	0d1b      	lsrs	r3, r3, #20
 801443a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801443e:	fa02 f303 	lsl.w	r3, r2, r3
 8014442:	4299      	cmp	r1, r3
 8014444:	d117      	bne.n	8014476 <_strtod_l+0x8f6>
 8014446:	4b29      	ldr	r3, [pc, #164]	; (80144ec <_strtod_l+0x96c>)
 8014448:	429f      	cmp	r7, r3
 801444a:	d102      	bne.n	8014452 <_strtod_l+0x8d2>
 801444c:	3101      	adds	r1, #1
 801444e:	f43f addf 	beq.w	8014010 <_strtod_l+0x490>
 8014452:	4b23      	ldr	r3, [pc, #140]	; (80144e0 <_strtod_l+0x960>)
 8014454:	403b      	ands	r3, r7
 8014456:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801445a:	f04f 0a00 	mov.w	sl, #0
 801445e:	9b04      	ldr	r3, [sp, #16]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d1a4      	bne.n	80143ae <_strtod_l+0x82e>
 8014464:	e5de      	b.n	8014024 <_strtod_l+0x4a4>
 8014466:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801446a:	e7ea      	b.n	8014442 <_strtod_l+0x8c2>
 801446c:	4613      	mov	r3, r2
 801446e:	e7e8      	b.n	8014442 <_strtod_l+0x8c2>
 8014470:	ea53 030a 	orrs.w	r3, r3, sl
 8014474:	d08c      	beq.n	8014390 <_strtod_l+0x810>
 8014476:	9b08      	ldr	r3, [sp, #32]
 8014478:	b1db      	cbz	r3, 80144b2 <_strtod_l+0x932>
 801447a:	423b      	tst	r3, r7
 801447c:	d0ef      	beq.n	801445e <_strtod_l+0x8de>
 801447e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014480:	9a04      	ldr	r2, [sp, #16]
 8014482:	4650      	mov	r0, sl
 8014484:	4659      	mov	r1, fp
 8014486:	b1c3      	cbz	r3, 80144ba <_strtod_l+0x93a>
 8014488:	f7ff fb5c 	bl	8013b44 <sulp>
 801448c:	4602      	mov	r2, r0
 801448e:	460b      	mov	r3, r1
 8014490:	ec51 0b18 	vmov	r0, r1, d8
 8014494:	f7eb fefa 	bl	800028c <__adddf3>
 8014498:	4682      	mov	sl, r0
 801449a:	468b      	mov	fp, r1
 801449c:	e7df      	b.n	801445e <_strtod_l+0x8de>
 801449e:	4013      	ands	r3, r2
 80144a0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80144a4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80144a8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80144ac:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80144b0:	e7d5      	b.n	801445e <_strtod_l+0x8de>
 80144b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80144b4:	ea13 0f0a 	tst.w	r3, sl
 80144b8:	e7e0      	b.n	801447c <_strtod_l+0x8fc>
 80144ba:	f7ff fb43 	bl	8013b44 <sulp>
 80144be:	4602      	mov	r2, r0
 80144c0:	460b      	mov	r3, r1
 80144c2:	ec51 0b18 	vmov	r0, r1, d8
 80144c6:	f7eb fedf 	bl	8000288 <__aeabi_dsub>
 80144ca:	2200      	movs	r2, #0
 80144cc:	2300      	movs	r3, #0
 80144ce:	4682      	mov	sl, r0
 80144d0:	468b      	mov	fp, r1
 80144d2:	f7ec faf9 	bl	8000ac8 <__aeabi_dcmpeq>
 80144d6:	2800      	cmp	r0, #0
 80144d8:	d0c1      	beq.n	801445e <_strtod_l+0x8de>
 80144da:	e611      	b.n	8014100 <_strtod_l+0x580>
 80144dc:	fffffc02 	.word	0xfffffc02
 80144e0:	7ff00000 	.word	0x7ff00000
 80144e4:	39500000 	.word	0x39500000
 80144e8:	000fffff 	.word	0x000fffff
 80144ec:	7fefffff 	.word	0x7fefffff
 80144f0:	08018f00 	.word	0x08018f00
 80144f4:	4631      	mov	r1, r6
 80144f6:	4628      	mov	r0, r5
 80144f8:	f002 f970 	bl	80167dc <__ratio>
 80144fc:	ec59 8b10 	vmov	r8, r9, d0
 8014500:	ee10 0a10 	vmov	r0, s0
 8014504:	2200      	movs	r2, #0
 8014506:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801450a:	4649      	mov	r1, r9
 801450c:	f7ec faf0 	bl	8000af0 <__aeabi_dcmple>
 8014510:	2800      	cmp	r0, #0
 8014512:	d07a      	beq.n	801460a <_strtod_l+0xa8a>
 8014514:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014516:	2b00      	cmp	r3, #0
 8014518:	d04a      	beq.n	80145b0 <_strtod_l+0xa30>
 801451a:	4b95      	ldr	r3, [pc, #596]	; (8014770 <_strtod_l+0xbf0>)
 801451c:	2200      	movs	r2, #0
 801451e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014522:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8014770 <_strtod_l+0xbf0>
 8014526:	f04f 0800 	mov.w	r8, #0
 801452a:	4b92      	ldr	r3, [pc, #584]	; (8014774 <_strtod_l+0xbf4>)
 801452c:	403b      	ands	r3, r7
 801452e:	930d      	str	r3, [sp, #52]	; 0x34
 8014530:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014532:	4b91      	ldr	r3, [pc, #580]	; (8014778 <_strtod_l+0xbf8>)
 8014534:	429a      	cmp	r2, r3
 8014536:	f040 80b0 	bne.w	801469a <_strtod_l+0xb1a>
 801453a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801453e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8014542:	ec4b ab10 	vmov	d0, sl, fp
 8014546:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801454a:	f002 f86f 	bl	801662c <__ulp>
 801454e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014552:	ec53 2b10 	vmov	r2, r3, d0
 8014556:	f7ec f84f 	bl	80005f8 <__aeabi_dmul>
 801455a:	4652      	mov	r2, sl
 801455c:	465b      	mov	r3, fp
 801455e:	f7eb fe95 	bl	800028c <__adddf3>
 8014562:	460b      	mov	r3, r1
 8014564:	4983      	ldr	r1, [pc, #524]	; (8014774 <_strtod_l+0xbf4>)
 8014566:	4a85      	ldr	r2, [pc, #532]	; (801477c <_strtod_l+0xbfc>)
 8014568:	4019      	ands	r1, r3
 801456a:	4291      	cmp	r1, r2
 801456c:	4682      	mov	sl, r0
 801456e:	d960      	bls.n	8014632 <_strtod_l+0xab2>
 8014570:	ee18 3a90 	vmov	r3, s17
 8014574:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014578:	4293      	cmp	r3, r2
 801457a:	d104      	bne.n	8014586 <_strtod_l+0xa06>
 801457c:	ee18 3a10 	vmov	r3, s16
 8014580:	3301      	adds	r3, #1
 8014582:	f43f ad45 	beq.w	8014010 <_strtod_l+0x490>
 8014586:	f8df b200 	ldr.w	fp, [pc, #512]	; 8014788 <_strtod_l+0xc08>
 801458a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801458e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8014590:	4620      	mov	r0, r4
 8014592:	f001 fd19 	bl	8015fc8 <_Bfree>
 8014596:	9905      	ldr	r1, [sp, #20]
 8014598:	4620      	mov	r0, r4
 801459a:	f001 fd15 	bl	8015fc8 <_Bfree>
 801459e:	4631      	mov	r1, r6
 80145a0:	4620      	mov	r0, r4
 80145a2:	f001 fd11 	bl	8015fc8 <_Bfree>
 80145a6:	4629      	mov	r1, r5
 80145a8:	4620      	mov	r0, r4
 80145aa:	f001 fd0d 	bl	8015fc8 <_Bfree>
 80145ae:	e61a      	b.n	80141e6 <_strtod_l+0x666>
 80145b0:	f1ba 0f00 	cmp.w	sl, #0
 80145b4:	d11b      	bne.n	80145ee <_strtod_l+0xa6e>
 80145b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80145ba:	b9f3      	cbnz	r3, 80145fa <_strtod_l+0xa7a>
 80145bc:	4b6c      	ldr	r3, [pc, #432]	; (8014770 <_strtod_l+0xbf0>)
 80145be:	2200      	movs	r2, #0
 80145c0:	4640      	mov	r0, r8
 80145c2:	4649      	mov	r1, r9
 80145c4:	f7ec fa8a 	bl	8000adc <__aeabi_dcmplt>
 80145c8:	b9d0      	cbnz	r0, 8014600 <_strtod_l+0xa80>
 80145ca:	4640      	mov	r0, r8
 80145cc:	4649      	mov	r1, r9
 80145ce:	4b6c      	ldr	r3, [pc, #432]	; (8014780 <_strtod_l+0xc00>)
 80145d0:	2200      	movs	r2, #0
 80145d2:	f7ec f811 	bl	80005f8 <__aeabi_dmul>
 80145d6:	4680      	mov	r8, r0
 80145d8:	4689      	mov	r9, r1
 80145da:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80145de:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80145e2:	9315      	str	r3, [sp, #84]	; 0x54
 80145e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80145e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80145ec:	e79d      	b.n	801452a <_strtod_l+0x9aa>
 80145ee:	f1ba 0f01 	cmp.w	sl, #1
 80145f2:	d102      	bne.n	80145fa <_strtod_l+0xa7a>
 80145f4:	2f00      	cmp	r7, #0
 80145f6:	f43f ad83 	beq.w	8014100 <_strtod_l+0x580>
 80145fa:	4b62      	ldr	r3, [pc, #392]	; (8014784 <_strtod_l+0xc04>)
 80145fc:	2200      	movs	r2, #0
 80145fe:	e78e      	b.n	801451e <_strtod_l+0x99e>
 8014600:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8014780 <_strtod_l+0xc00>
 8014604:	f04f 0800 	mov.w	r8, #0
 8014608:	e7e7      	b.n	80145da <_strtod_l+0xa5a>
 801460a:	4b5d      	ldr	r3, [pc, #372]	; (8014780 <_strtod_l+0xc00>)
 801460c:	4640      	mov	r0, r8
 801460e:	4649      	mov	r1, r9
 8014610:	2200      	movs	r2, #0
 8014612:	f7eb fff1 	bl	80005f8 <__aeabi_dmul>
 8014616:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014618:	4680      	mov	r8, r0
 801461a:	4689      	mov	r9, r1
 801461c:	b933      	cbnz	r3, 801462c <_strtod_l+0xaac>
 801461e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014622:	900e      	str	r0, [sp, #56]	; 0x38
 8014624:	930f      	str	r3, [sp, #60]	; 0x3c
 8014626:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801462a:	e7dd      	b.n	80145e8 <_strtod_l+0xa68>
 801462c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8014630:	e7f9      	b.n	8014626 <_strtod_l+0xaa6>
 8014632:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014636:	9b04      	ldr	r3, [sp, #16]
 8014638:	2b00      	cmp	r3, #0
 801463a:	d1a8      	bne.n	801458e <_strtod_l+0xa0e>
 801463c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014642:	0d1b      	lsrs	r3, r3, #20
 8014644:	051b      	lsls	r3, r3, #20
 8014646:	429a      	cmp	r2, r3
 8014648:	d1a1      	bne.n	801458e <_strtod_l+0xa0e>
 801464a:	4640      	mov	r0, r8
 801464c:	4649      	mov	r1, r9
 801464e:	f7ec fb83 	bl	8000d58 <__aeabi_d2lz>
 8014652:	f7eb ffa3 	bl	800059c <__aeabi_l2d>
 8014656:	4602      	mov	r2, r0
 8014658:	460b      	mov	r3, r1
 801465a:	4640      	mov	r0, r8
 801465c:	4649      	mov	r1, r9
 801465e:	f7eb fe13 	bl	8000288 <__aeabi_dsub>
 8014662:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014664:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014668:	ea43 030a 	orr.w	r3, r3, sl
 801466c:	4313      	orrs	r3, r2
 801466e:	4680      	mov	r8, r0
 8014670:	4689      	mov	r9, r1
 8014672:	d055      	beq.n	8014720 <_strtod_l+0xba0>
 8014674:	a336      	add	r3, pc, #216	; (adr r3, 8014750 <_strtod_l+0xbd0>)
 8014676:	e9d3 2300 	ldrd	r2, r3, [r3]
 801467a:	f7ec fa2f 	bl	8000adc <__aeabi_dcmplt>
 801467e:	2800      	cmp	r0, #0
 8014680:	f47f acd0 	bne.w	8014024 <_strtod_l+0x4a4>
 8014684:	a334      	add	r3, pc, #208	; (adr r3, 8014758 <_strtod_l+0xbd8>)
 8014686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801468a:	4640      	mov	r0, r8
 801468c:	4649      	mov	r1, r9
 801468e:	f7ec fa43 	bl	8000b18 <__aeabi_dcmpgt>
 8014692:	2800      	cmp	r0, #0
 8014694:	f43f af7b 	beq.w	801458e <_strtod_l+0xa0e>
 8014698:	e4c4      	b.n	8014024 <_strtod_l+0x4a4>
 801469a:	9b04      	ldr	r3, [sp, #16]
 801469c:	b333      	cbz	r3, 80146ec <_strtod_l+0xb6c>
 801469e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80146a0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80146a4:	d822      	bhi.n	80146ec <_strtod_l+0xb6c>
 80146a6:	a32e      	add	r3, pc, #184	; (adr r3, 8014760 <_strtod_l+0xbe0>)
 80146a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ac:	4640      	mov	r0, r8
 80146ae:	4649      	mov	r1, r9
 80146b0:	f7ec fa1e 	bl	8000af0 <__aeabi_dcmple>
 80146b4:	b1a0      	cbz	r0, 80146e0 <_strtod_l+0xb60>
 80146b6:	4649      	mov	r1, r9
 80146b8:	4640      	mov	r0, r8
 80146ba:	f7ec fa75 	bl	8000ba8 <__aeabi_d2uiz>
 80146be:	2801      	cmp	r0, #1
 80146c0:	bf38      	it	cc
 80146c2:	2001      	movcc	r0, #1
 80146c4:	f7eb ff1e 	bl	8000504 <__aeabi_ui2d>
 80146c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80146ca:	4680      	mov	r8, r0
 80146cc:	4689      	mov	r9, r1
 80146ce:	bb23      	cbnz	r3, 801471a <_strtod_l+0xb9a>
 80146d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146d4:	9010      	str	r0, [sp, #64]	; 0x40
 80146d6:	9311      	str	r3, [sp, #68]	; 0x44
 80146d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80146dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80146e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80146e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80146e4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80146e8:	1a9b      	subs	r3, r3, r2
 80146ea:	9309      	str	r3, [sp, #36]	; 0x24
 80146ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80146f0:	eeb0 0a48 	vmov.f32	s0, s16
 80146f4:	eef0 0a68 	vmov.f32	s1, s17
 80146f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80146fc:	f001 ff96 	bl	801662c <__ulp>
 8014700:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014704:	ec53 2b10 	vmov	r2, r3, d0
 8014708:	f7eb ff76 	bl	80005f8 <__aeabi_dmul>
 801470c:	ec53 2b18 	vmov	r2, r3, d8
 8014710:	f7eb fdbc 	bl	800028c <__adddf3>
 8014714:	4682      	mov	sl, r0
 8014716:	468b      	mov	fp, r1
 8014718:	e78d      	b.n	8014636 <_strtod_l+0xab6>
 801471a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801471e:	e7db      	b.n	80146d8 <_strtod_l+0xb58>
 8014720:	a311      	add	r3, pc, #68	; (adr r3, 8014768 <_strtod_l+0xbe8>)
 8014722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014726:	f7ec f9d9 	bl	8000adc <__aeabi_dcmplt>
 801472a:	e7b2      	b.n	8014692 <_strtod_l+0xb12>
 801472c:	2300      	movs	r3, #0
 801472e:	930a      	str	r3, [sp, #40]	; 0x28
 8014730:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014732:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014734:	6013      	str	r3, [r2, #0]
 8014736:	f7ff ba6b 	b.w	8013c10 <_strtod_l+0x90>
 801473a:	2a65      	cmp	r2, #101	; 0x65
 801473c:	f43f ab5f 	beq.w	8013dfe <_strtod_l+0x27e>
 8014740:	2a45      	cmp	r2, #69	; 0x45
 8014742:	f43f ab5c 	beq.w	8013dfe <_strtod_l+0x27e>
 8014746:	2301      	movs	r3, #1
 8014748:	f7ff bb94 	b.w	8013e74 <_strtod_l+0x2f4>
 801474c:	f3af 8000 	nop.w
 8014750:	94a03595 	.word	0x94a03595
 8014754:	3fdfffff 	.word	0x3fdfffff
 8014758:	35afe535 	.word	0x35afe535
 801475c:	3fe00000 	.word	0x3fe00000
 8014760:	ffc00000 	.word	0xffc00000
 8014764:	41dfffff 	.word	0x41dfffff
 8014768:	94a03595 	.word	0x94a03595
 801476c:	3fcfffff 	.word	0x3fcfffff
 8014770:	3ff00000 	.word	0x3ff00000
 8014774:	7ff00000 	.word	0x7ff00000
 8014778:	7fe00000 	.word	0x7fe00000
 801477c:	7c9fffff 	.word	0x7c9fffff
 8014780:	3fe00000 	.word	0x3fe00000
 8014784:	bff00000 	.word	0xbff00000
 8014788:	7fefffff 	.word	0x7fefffff

0801478c <strtod>:
 801478c:	460a      	mov	r2, r1
 801478e:	4601      	mov	r1, r0
 8014790:	4802      	ldr	r0, [pc, #8]	; (801479c <strtod+0x10>)
 8014792:	4b03      	ldr	r3, [pc, #12]	; (80147a0 <strtod+0x14>)
 8014794:	6800      	ldr	r0, [r0, #0]
 8014796:	f7ff b9f3 	b.w	8013b80 <_strtod_l>
 801479a:	bf00      	nop
 801479c:	20000180 	.word	0x20000180
 80147a0:	200001e8 	.word	0x200001e8

080147a4 <_strtol_l.constprop.0>:
 80147a4:	2b01      	cmp	r3, #1
 80147a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147aa:	d001      	beq.n	80147b0 <_strtol_l.constprop.0+0xc>
 80147ac:	2b24      	cmp	r3, #36	; 0x24
 80147ae:	d906      	bls.n	80147be <_strtol_l.constprop.0+0x1a>
 80147b0:	f7fe f9d0 	bl	8012b54 <__errno>
 80147b4:	2316      	movs	r3, #22
 80147b6:	6003      	str	r3, [r0, #0]
 80147b8:	2000      	movs	r0, #0
 80147ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147be:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80148a4 <_strtol_l.constprop.0+0x100>
 80147c2:	460d      	mov	r5, r1
 80147c4:	462e      	mov	r6, r5
 80147c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80147ca:	f814 700c 	ldrb.w	r7, [r4, ip]
 80147ce:	f017 0708 	ands.w	r7, r7, #8
 80147d2:	d1f7      	bne.n	80147c4 <_strtol_l.constprop.0+0x20>
 80147d4:	2c2d      	cmp	r4, #45	; 0x2d
 80147d6:	d132      	bne.n	801483e <_strtol_l.constprop.0+0x9a>
 80147d8:	782c      	ldrb	r4, [r5, #0]
 80147da:	2701      	movs	r7, #1
 80147dc:	1cb5      	adds	r5, r6, #2
 80147de:	2b00      	cmp	r3, #0
 80147e0:	d05b      	beq.n	801489a <_strtol_l.constprop.0+0xf6>
 80147e2:	2b10      	cmp	r3, #16
 80147e4:	d109      	bne.n	80147fa <_strtol_l.constprop.0+0x56>
 80147e6:	2c30      	cmp	r4, #48	; 0x30
 80147e8:	d107      	bne.n	80147fa <_strtol_l.constprop.0+0x56>
 80147ea:	782c      	ldrb	r4, [r5, #0]
 80147ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80147f0:	2c58      	cmp	r4, #88	; 0x58
 80147f2:	d14d      	bne.n	8014890 <_strtol_l.constprop.0+0xec>
 80147f4:	786c      	ldrb	r4, [r5, #1]
 80147f6:	2310      	movs	r3, #16
 80147f8:	3502      	adds	r5, #2
 80147fa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80147fe:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8014802:	f04f 0c00 	mov.w	ip, #0
 8014806:	fbb8 f9f3 	udiv	r9, r8, r3
 801480a:	4666      	mov	r6, ip
 801480c:	fb03 8a19 	mls	sl, r3, r9, r8
 8014810:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8014814:	f1be 0f09 	cmp.w	lr, #9
 8014818:	d816      	bhi.n	8014848 <_strtol_l.constprop.0+0xa4>
 801481a:	4674      	mov	r4, lr
 801481c:	42a3      	cmp	r3, r4
 801481e:	dd24      	ble.n	801486a <_strtol_l.constprop.0+0xc6>
 8014820:	f1bc 0f00 	cmp.w	ip, #0
 8014824:	db1e      	blt.n	8014864 <_strtol_l.constprop.0+0xc0>
 8014826:	45b1      	cmp	r9, r6
 8014828:	d31c      	bcc.n	8014864 <_strtol_l.constprop.0+0xc0>
 801482a:	d101      	bne.n	8014830 <_strtol_l.constprop.0+0x8c>
 801482c:	45a2      	cmp	sl, r4
 801482e:	db19      	blt.n	8014864 <_strtol_l.constprop.0+0xc0>
 8014830:	fb06 4603 	mla	r6, r6, r3, r4
 8014834:	f04f 0c01 	mov.w	ip, #1
 8014838:	f815 4b01 	ldrb.w	r4, [r5], #1
 801483c:	e7e8      	b.n	8014810 <_strtol_l.constprop.0+0x6c>
 801483e:	2c2b      	cmp	r4, #43	; 0x2b
 8014840:	bf04      	itt	eq
 8014842:	782c      	ldrbeq	r4, [r5, #0]
 8014844:	1cb5      	addeq	r5, r6, #2
 8014846:	e7ca      	b.n	80147de <_strtol_l.constprop.0+0x3a>
 8014848:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801484c:	f1be 0f19 	cmp.w	lr, #25
 8014850:	d801      	bhi.n	8014856 <_strtol_l.constprop.0+0xb2>
 8014852:	3c37      	subs	r4, #55	; 0x37
 8014854:	e7e2      	b.n	801481c <_strtol_l.constprop.0+0x78>
 8014856:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801485a:	f1be 0f19 	cmp.w	lr, #25
 801485e:	d804      	bhi.n	801486a <_strtol_l.constprop.0+0xc6>
 8014860:	3c57      	subs	r4, #87	; 0x57
 8014862:	e7db      	b.n	801481c <_strtol_l.constprop.0+0x78>
 8014864:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8014868:	e7e6      	b.n	8014838 <_strtol_l.constprop.0+0x94>
 801486a:	f1bc 0f00 	cmp.w	ip, #0
 801486e:	da05      	bge.n	801487c <_strtol_l.constprop.0+0xd8>
 8014870:	2322      	movs	r3, #34	; 0x22
 8014872:	6003      	str	r3, [r0, #0]
 8014874:	4646      	mov	r6, r8
 8014876:	b942      	cbnz	r2, 801488a <_strtol_l.constprop.0+0xe6>
 8014878:	4630      	mov	r0, r6
 801487a:	e79e      	b.n	80147ba <_strtol_l.constprop.0+0x16>
 801487c:	b107      	cbz	r7, 8014880 <_strtol_l.constprop.0+0xdc>
 801487e:	4276      	negs	r6, r6
 8014880:	2a00      	cmp	r2, #0
 8014882:	d0f9      	beq.n	8014878 <_strtol_l.constprop.0+0xd4>
 8014884:	f1bc 0f00 	cmp.w	ip, #0
 8014888:	d000      	beq.n	801488c <_strtol_l.constprop.0+0xe8>
 801488a:	1e69      	subs	r1, r5, #1
 801488c:	6011      	str	r1, [r2, #0]
 801488e:	e7f3      	b.n	8014878 <_strtol_l.constprop.0+0xd4>
 8014890:	2430      	movs	r4, #48	; 0x30
 8014892:	2b00      	cmp	r3, #0
 8014894:	d1b1      	bne.n	80147fa <_strtol_l.constprop.0+0x56>
 8014896:	2308      	movs	r3, #8
 8014898:	e7af      	b.n	80147fa <_strtol_l.constprop.0+0x56>
 801489a:	2c30      	cmp	r4, #48	; 0x30
 801489c:	d0a5      	beq.n	80147ea <_strtol_l.constprop.0+0x46>
 801489e:	230a      	movs	r3, #10
 80148a0:	e7ab      	b.n	80147fa <_strtol_l.constprop.0+0x56>
 80148a2:	bf00      	nop
 80148a4:	08018d3d 	.word	0x08018d3d

080148a8 <strtol>:
 80148a8:	4613      	mov	r3, r2
 80148aa:	460a      	mov	r2, r1
 80148ac:	4601      	mov	r1, r0
 80148ae:	4802      	ldr	r0, [pc, #8]	; (80148b8 <strtol+0x10>)
 80148b0:	6800      	ldr	r0, [r0, #0]
 80148b2:	f7ff bf77 	b.w	80147a4 <_strtol_l.constprop.0>
 80148b6:	bf00      	nop
 80148b8:	20000180 	.word	0x20000180

080148bc <_vsniprintf_r>:
 80148bc:	b530      	push	{r4, r5, lr}
 80148be:	4614      	mov	r4, r2
 80148c0:	2c00      	cmp	r4, #0
 80148c2:	b09b      	sub	sp, #108	; 0x6c
 80148c4:	4605      	mov	r5, r0
 80148c6:	461a      	mov	r2, r3
 80148c8:	da05      	bge.n	80148d6 <_vsniprintf_r+0x1a>
 80148ca:	238b      	movs	r3, #139	; 0x8b
 80148cc:	6003      	str	r3, [r0, #0]
 80148ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80148d2:	b01b      	add	sp, #108	; 0x6c
 80148d4:	bd30      	pop	{r4, r5, pc}
 80148d6:	f44f 7302 	mov.w	r3, #520	; 0x208
 80148da:	f8ad 300c 	strh.w	r3, [sp, #12]
 80148de:	bf14      	ite	ne
 80148e0:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80148e4:	4623      	moveq	r3, r4
 80148e6:	9302      	str	r3, [sp, #8]
 80148e8:	9305      	str	r3, [sp, #20]
 80148ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80148ee:	9100      	str	r1, [sp, #0]
 80148f0:	9104      	str	r1, [sp, #16]
 80148f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80148f6:	4669      	mov	r1, sp
 80148f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80148fa:	f002 f8a5 	bl	8016a48 <_svfiprintf_r>
 80148fe:	1c43      	adds	r3, r0, #1
 8014900:	bfbc      	itt	lt
 8014902:	238b      	movlt	r3, #139	; 0x8b
 8014904:	602b      	strlt	r3, [r5, #0]
 8014906:	2c00      	cmp	r4, #0
 8014908:	d0e3      	beq.n	80148d2 <_vsniprintf_r+0x16>
 801490a:	9b00      	ldr	r3, [sp, #0]
 801490c:	2200      	movs	r2, #0
 801490e:	701a      	strb	r2, [r3, #0]
 8014910:	e7df      	b.n	80148d2 <_vsniprintf_r+0x16>
	...

08014914 <vsniprintf>:
 8014914:	b507      	push	{r0, r1, r2, lr}
 8014916:	9300      	str	r3, [sp, #0]
 8014918:	4613      	mov	r3, r2
 801491a:	460a      	mov	r2, r1
 801491c:	4601      	mov	r1, r0
 801491e:	4803      	ldr	r0, [pc, #12]	; (801492c <vsniprintf+0x18>)
 8014920:	6800      	ldr	r0, [r0, #0]
 8014922:	f7ff ffcb 	bl	80148bc <_vsniprintf_r>
 8014926:	b003      	add	sp, #12
 8014928:	f85d fb04 	ldr.w	pc, [sp], #4
 801492c:	20000180 	.word	0x20000180

08014930 <_write_r>:
 8014930:	b538      	push	{r3, r4, r5, lr}
 8014932:	4d07      	ldr	r5, [pc, #28]	; (8014950 <_write_r+0x20>)
 8014934:	4604      	mov	r4, r0
 8014936:	4608      	mov	r0, r1
 8014938:	4611      	mov	r1, r2
 801493a:	2200      	movs	r2, #0
 801493c:	602a      	str	r2, [r5, #0]
 801493e:	461a      	mov	r2, r3
 8014940:	f7f1 ff97 	bl	8006872 <_write>
 8014944:	1c43      	adds	r3, r0, #1
 8014946:	d102      	bne.n	801494e <_write_r+0x1e>
 8014948:	682b      	ldr	r3, [r5, #0]
 801494a:	b103      	cbz	r3, 801494e <_write_r+0x1e>
 801494c:	6023      	str	r3, [r4, #0]
 801494e:	bd38      	pop	{r3, r4, r5, pc}
 8014950:	200082c0 	.word	0x200082c0

08014954 <_close_r>:
 8014954:	b538      	push	{r3, r4, r5, lr}
 8014956:	4d06      	ldr	r5, [pc, #24]	; (8014970 <_close_r+0x1c>)
 8014958:	2300      	movs	r3, #0
 801495a:	4604      	mov	r4, r0
 801495c:	4608      	mov	r0, r1
 801495e:	602b      	str	r3, [r5, #0]
 8014960:	f7f1 ffa3 	bl	80068aa <_close>
 8014964:	1c43      	adds	r3, r0, #1
 8014966:	d102      	bne.n	801496e <_close_r+0x1a>
 8014968:	682b      	ldr	r3, [r5, #0]
 801496a:	b103      	cbz	r3, 801496e <_close_r+0x1a>
 801496c:	6023      	str	r3, [r4, #0]
 801496e:	bd38      	pop	{r3, r4, r5, pc}
 8014970:	200082c0 	.word	0x200082c0

08014974 <quorem>:
 8014974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014978:	6903      	ldr	r3, [r0, #16]
 801497a:	690c      	ldr	r4, [r1, #16]
 801497c:	42a3      	cmp	r3, r4
 801497e:	4607      	mov	r7, r0
 8014980:	f2c0 8081 	blt.w	8014a86 <quorem+0x112>
 8014984:	3c01      	subs	r4, #1
 8014986:	f101 0814 	add.w	r8, r1, #20
 801498a:	f100 0514 	add.w	r5, r0, #20
 801498e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014992:	9301      	str	r3, [sp, #4]
 8014994:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014998:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801499c:	3301      	adds	r3, #1
 801499e:	429a      	cmp	r2, r3
 80149a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80149a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80149a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80149ac:	d331      	bcc.n	8014a12 <quorem+0x9e>
 80149ae:	f04f 0e00 	mov.w	lr, #0
 80149b2:	4640      	mov	r0, r8
 80149b4:	46ac      	mov	ip, r5
 80149b6:	46f2      	mov	sl, lr
 80149b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80149bc:	b293      	uxth	r3, r2
 80149be:	fb06 e303 	mla	r3, r6, r3, lr
 80149c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80149c6:	b29b      	uxth	r3, r3
 80149c8:	ebaa 0303 	sub.w	r3, sl, r3
 80149cc:	f8dc a000 	ldr.w	sl, [ip]
 80149d0:	0c12      	lsrs	r2, r2, #16
 80149d2:	fa13 f38a 	uxtah	r3, r3, sl
 80149d6:	fb06 e202 	mla	r2, r6, r2, lr
 80149da:	9300      	str	r3, [sp, #0]
 80149dc:	9b00      	ldr	r3, [sp, #0]
 80149de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80149e2:	b292      	uxth	r2, r2
 80149e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80149e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80149ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80149f0:	4581      	cmp	r9, r0
 80149f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80149f6:	f84c 3b04 	str.w	r3, [ip], #4
 80149fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80149fe:	d2db      	bcs.n	80149b8 <quorem+0x44>
 8014a00:	f855 300b 	ldr.w	r3, [r5, fp]
 8014a04:	b92b      	cbnz	r3, 8014a12 <quorem+0x9e>
 8014a06:	9b01      	ldr	r3, [sp, #4]
 8014a08:	3b04      	subs	r3, #4
 8014a0a:	429d      	cmp	r5, r3
 8014a0c:	461a      	mov	r2, r3
 8014a0e:	d32e      	bcc.n	8014a6e <quorem+0xfa>
 8014a10:	613c      	str	r4, [r7, #16]
 8014a12:	4638      	mov	r0, r7
 8014a14:	f001 fd64 	bl	80164e0 <__mcmp>
 8014a18:	2800      	cmp	r0, #0
 8014a1a:	db24      	blt.n	8014a66 <quorem+0xf2>
 8014a1c:	3601      	adds	r6, #1
 8014a1e:	4628      	mov	r0, r5
 8014a20:	f04f 0c00 	mov.w	ip, #0
 8014a24:	f858 2b04 	ldr.w	r2, [r8], #4
 8014a28:	f8d0 e000 	ldr.w	lr, [r0]
 8014a2c:	b293      	uxth	r3, r2
 8014a2e:	ebac 0303 	sub.w	r3, ip, r3
 8014a32:	0c12      	lsrs	r2, r2, #16
 8014a34:	fa13 f38e 	uxtah	r3, r3, lr
 8014a38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014a3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014a40:	b29b      	uxth	r3, r3
 8014a42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014a46:	45c1      	cmp	r9, r8
 8014a48:	f840 3b04 	str.w	r3, [r0], #4
 8014a4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014a50:	d2e8      	bcs.n	8014a24 <quorem+0xb0>
 8014a52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014a56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014a5a:	b922      	cbnz	r2, 8014a66 <quorem+0xf2>
 8014a5c:	3b04      	subs	r3, #4
 8014a5e:	429d      	cmp	r5, r3
 8014a60:	461a      	mov	r2, r3
 8014a62:	d30a      	bcc.n	8014a7a <quorem+0x106>
 8014a64:	613c      	str	r4, [r7, #16]
 8014a66:	4630      	mov	r0, r6
 8014a68:	b003      	add	sp, #12
 8014a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a6e:	6812      	ldr	r2, [r2, #0]
 8014a70:	3b04      	subs	r3, #4
 8014a72:	2a00      	cmp	r2, #0
 8014a74:	d1cc      	bne.n	8014a10 <quorem+0x9c>
 8014a76:	3c01      	subs	r4, #1
 8014a78:	e7c7      	b.n	8014a0a <quorem+0x96>
 8014a7a:	6812      	ldr	r2, [r2, #0]
 8014a7c:	3b04      	subs	r3, #4
 8014a7e:	2a00      	cmp	r2, #0
 8014a80:	d1f0      	bne.n	8014a64 <quorem+0xf0>
 8014a82:	3c01      	subs	r4, #1
 8014a84:	e7eb      	b.n	8014a5e <quorem+0xea>
 8014a86:	2000      	movs	r0, #0
 8014a88:	e7ee      	b.n	8014a68 <quorem+0xf4>
 8014a8a:	0000      	movs	r0, r0
 8014a8c:	0000      	movs	r0, r0
	...

08014a90 <_dtoa_r>:
 8014a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a94:	ed2d 8b04 	vpush	{d8-d9}
 8014a98:	ec57 6b10 	vmov	r6, r7, d0
 8014a9c:	b093      	sub	sp, #76	; 0x4c
 8014a9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014aa0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014aa4:	9106      	str	r1, [sp, #24]
 8014aa6:	ee10 aa10 	vmov	sl, s0
 8014aaa:	4604      	mov	r4, r0
 8014aac:	9209      	str	r2, [sp, #36]	; 0x24
 8014aae:	930c      	str	r3, [sp, #48]	; 0x30
 8014ab0:	46bb      	mov	fp, r7
 8014ab2:	b975      	cbnz	r5, 8014ad2 <_dtoa_r+0x42>
 8014ab4:	2010      	movs	r0, #16
 8014ab6:	f001 fa21 	bl	8015efc <malloc>
 8014aba:	4602      	mov	r2, r0
 8014abc:	6260      	str	r0, [r4, #36]	; 0x24
 8014abe:	b920      	cbnz	r0, 8014aca <_dtoa_r+0x3a>
 8014ac0:	4ba7      	ldr	r3, [pc, #668]	; (8014d60 <_dtoa_r+0x2d0>)
 8014ac2:	21ea      	movs	r1, #234	; 0xea
 8014ac4:	48a7      	ldr	r0, [pc, #668]	; (8014d64 <_dtoa_r+0x2d4>)
 8014ac6:	f002 f8e9 	bl	8016c9c <__assert_func>
 8014aca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014ace:	6005      	str	r5, [r0, #0]
 8014ad0:	60c5      	str	r5, [r0, #12]
 8014ad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ad4:	6819      	ldr	r1, [r3, #0]
 8014ad6:	b151      	cbz	r1, 8014aee <_dtoa_r+0x5e>
 8014ad8:	685a      	ldr	r2, [r3, #4]
 8014ada:	604a      	str	r2, [r1, #4]
 8014adc:	2301      	movs	r3, #1
 8014ade:	4093      	lsls	r3, r2
 8014ae0:	608b      	str	r3, [r1, #8]
 8014ae2:	4620      	mov	r0, r4
 8014ae4:	f001 fa70 	bl	8015fc8 <_Bfree>
 8014ae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014aea:	2200      	movs	r2, #0
 8014aec:	601a      	str	r2, [r3, #0]
 8014aee:	1e3b      	subs	r3, r7, #0
 8014af0:	bfaa      	itet	ge
 8014af2:	2300      	movge	r3, #0
 8014af4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8014af8:	f8c8 3000 	strge.w	r3, [r8]
 8014afc:	4b9a      	ldr	r3, [pc, #616]	; (8014d68 <_dtoa_r+0x2d8>)
 8014afe:	bfbc      	itt	lt
 8014b00:	2201      	movlt	r2, #1
 8014b02:	f8c8 2000 	strlt.w	r2, [r8]
 8014b06:	ea33 030b 	bics.w	r3, r3, fp
 8014b0a:	d11b      	bne.n	8014b44 <_dtoa_r+0xb4>
 8014b0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8014b12:	6013      	str	r3, [r2, #0]
 8014b14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014b18:	4333      	orrs	r3, r6
 8014b1a:	f000 8592 	beq.w	8015642 <_dtoa_r+0xbb2>
 8014b1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b20:	b963      	cbnz	r3, 8014b3c <_dtoa_r+0xac>
 8014b22:	4b92      	ldr	r3, [pc, #584]	; (8014d6c <_dtoa_r+0x2dc>)
 8014b24:	e022      	b.n	8014b6c <_dtoa_r+0xdc>
 8014b26:	4b92      	ldr	r3, [pc, #584]	; (8014d70 <_dtoa_r+0x2e0>)
 8014b28:	9301      	str	r3, [sp, #4]
 8014b2a:	3308      	adds	r3, #8
 8014b2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014b2e:	6013      	str	r3, [r2, #0]
 8014b30:	9801      	ldr	r0, [sp, #4]
 8014b32:	b013      	add	sp, #76	; 0x4c
 8014b34:	ecbd 8b04 	vpop	{d8-d9}
 8014b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b3c:	4b8b      	ldr	r3, [pc, #556]	; (8014d6c <_dtoa_r+0x2dc>)
 8014b3e:	9301      	str	r3, [sp, #4]
 8014b40:	3303      	adds	r3, #3
 8014b42:	e7f3      	b.n	8014b2c <_dtoa_r+0x9c>
 8014b44:	2200      	movs	r2, #0
 8014b46:	2300      	movs	r3, #0
 8014b48:	4650      	mov	r0, sl
 8014b4a:	4659      	mov	r1, fp
 8014b4c:	f7eb ffbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8014b50:	ec4b ab19 	vmov	d9, sl, fp
 8014b54:	4680      	mov	r8, r0
 8014b56:	b158      	cbz	r0, 8014b70 <_dtoa_r+0xe0>
 8014b58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b5a:	2301      	movs	r3, #1
 8014b5c:	6013      	str	r3, [r2, #0]
 8014b5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	f000 856b 	beq.w	801563c <_dtoa_r+0xbac>
 8014b66:	4883      	ldr	r0, [pc, #524]	; (8014d74 <_dtoa_r+0x2e4>)
 8014b68:	6018      	str	r0, [r3, #0]
 8014b6a:	1e43      	subs	r3, r0, #1
 8014b6c:	9301      	str	r3, [sp, #4]
 8014b6e:	e7df      	b.n	8014b30 <_dtoa_r+0xa0>
 8014b70:	ec4b ab10 	vmov	d0, sl, fp
 8014b74:	aa10      	add	r2, sp, #64	; 0x40
 8014b76:	a911      	add	r1, sp, #68	; 0x44
 8014b78:	4620      	mov	r0, r4
 8014b7a:	f001 fdd3 	bl	8016724 <__d2b>
 8014b7e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8014b82:	ee08 0a10 	vmov	s16, r0
 8014b86:	2d00      	cmp	r5, #0
 8014b88:	f000 8084 	beq.w	8014c94 <_dtoa_r+0x204>
 8014b8c:	ee19 3a90 	vmov	r3, s19
 8014b90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014b94:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8014b98:	4656      	mov	r6, sl
 8014b9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8014b9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014ba2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8014ba6:	4b74      	ldr	r3, [pc, #464]	; (8014d78 <_dtoa_r+0x2e8>)
 8014ba8:	2200      	movs	r2, #0
 8014baa:	4630      	mov	r0, r6
 8014bac:	4639      	mov	r1, r7
 8014bae:	f7eb fb6b 	bl	8000288 <__aeabi_dsub>
 8014bb2:	a365      	add	r3, pc, #404	; (adr r3, 8014d48 <_dtoa_r+0x2b8>)
 8014bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bb8:	f7eb fd1e 	bl	80005f8 <__aeabi_dmul>
 8014bbc:	a364      	add	r3, pc, #400	; (adr r3, 8014d50 <_dtoa_r+0x2c0>)
 8014bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc2:	f7eb fb63 	bl	800028c <__adddf3>
 8014bc6:	4606      	mov	r6, r0
 8014bc8:	4628      	mov	r0, r5
 8014bca:	460f      	mov	r7, r1
 8014bcc:	f7eb fcaa 	bl	8000524 <__aeabi_i2d>
 8014bd0:	a361      	add	r3, pc, #388	; (adr r3, 8014d58 <_dtoa_r+0x2c8>)
 8014bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd6:	f7eb fd0f 	bl	80005f8 <__aeabi_dmul>
 8014bda:	4602      	mov	r2, r0
 8014bdc:	460b      	mov	r3, r1
 8014bde:	4630      	mov	r0, r6
 8014be0:	4639      	mov	r1, r7
 8014be2:	f7eb fb53 	bl	800028c <__adddf3>
 8014be6:	4606      	mov	r6, r0
 8014be8:	460f      	mov	r7, r1
 8014bea:	f7eb ffb5 	bl	8000b58 <__aeabi_d2iz>
 8014bee:	2200      	movs	r2, #0
 8014bf0:	9000      	str	r0, [sp, #0]
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	4630      	mov	r0, r6
 8014bf6:	4639      	mov	r1, r7
 8014bf8:	f7eb ff70 	bl	8000adc <__aeabi_dcmplt>
 8014bfc:	b150      	cbz	r0, 8014c14 <_dtoa_r+0x184>
 8014bfe:	9800      	ldr	r0, [sp, #0]
 8014c00:	f7eb fc90 	bl	8000524 <__aeabi_i2d>
 8014c04:	4632      	mov	r2, r6
 8014c06:	463b      	mov	r3, r7
 8014c08:	f7eb ff5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8014c0c:	b910      	cbnz	r0, 8014c14 <_dtoa_r+0x184>
 8014c0e:	9b00      	ldr	r3, [sp, #0]
 8014c10:	3b01      	subs	r3, #1
 8014c12:	9300      	str	r3, [sp, #0]
 8014c14:	9b00      	ldr	r3, [sp, #0]
 8014c16:	2b16      	cmp	r3, #22
 8014c18:	d85a      	bhi.n	8014cd0 <_dtoa_r+0x240>
 8014c1a:	9a00      	ldr	r2, [sp, #0]
 8014c1c:	4b57      	ldr	r3, [pc, #348]	; (8014d7c <_dtoa_r+0x2ec>)
 8014c1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c26:	ec51 0b19 	vmov	r0, r1, d9
 8014c2a:	f7eb ff57 	bl	8000adc <__aeabi_dcmplt>
 8014c2e:	2800      	cmp	r0, #0
 8014c30:	d050      	beq.n	8014cd4 <_dtoa_r+0x244>
 8014c32:	9b00      	ldr	r3, [sp, #0]
 8014c34:	3b01      	subs	r3, #1
 8014c36:	9300      	str	r3, [sp, #0]
 8014c38:	2300      	movs	r3, #0
 8014c3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8014c3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014c3e:	1b5d      	subs	r5, r3, r5
 8014c40:	1e6b      	subs	r3, r5, #1
 8014c42:	9305      	str	r3, [sp, #20]
 8014c44:	bf45      	ittet	mi
 8014c46:	f1c5 0301 	rsbmi	r3, r5, #1
 8014c4a:	9304      	strmi	r3, [sp, #16]
 8014c4c:	2300      	movpl	r3, #0
 8014c4e:	2300      	movmi	r3, #0
 8014c50:	bf4c      	ite	mi
 8014c52:	9305      	strmi	r3, [sp, #20]
 8014c54:	9304      	strpl	r3, [sp, #16]
 8014c56:	9b00      	ldr	r3, [sp, #0]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	db3d      	blt.n	8014cd8 <_dtoa_r+0x248>
 8014c5c:	9b05      	ldr	r3, [sp, #20]
 8014c5e:	9a00      	ldr	r2, [sp, #0]
 8014c60:	920a      	str	r2, [sp, #40]	; 0x28
 8014c62:	4413      	add	r3, r2
 8014c64:	9305      	str	r3, [sp, #20]
 8014c66:	2300      	movs	r3, #0
 8014c68:	9307      	str	r3, [sp, #28]
 8014c6a:	9b06      	ldr	r3, [sp, #24]
 8014c6c:	2b09      	cmp	r3, #9
 8014c6e:	f200 8089 	bhi.w	8014d84 <_dtoa_r+0x2f4>
 8014c72:	2b05      	cmp	r3, #5
 8014c74:	bfc4      	itt	gt
 8014c76:	3b04      	subgt	r3, #4
 8014c78:	9306      	strgt	r3, [sp, #24]
 8014c7a:	9b06      	ldr	r3, [sp, #24]
 8014c7c:	f1a3 0302 	sub.w	r3, r3, #2
 8014c80:	bfcc      	ite	gt
 8014c82:	2500      	movgt	r5, #0
 8014c84:	2501      	movle	r5, #1
 8014c86:	2b03      	cmp	r3, #3
 8014c88:	f200 8087 	bhi.w	8014d9a <_dtoa_r+0x30a>
 8014c8c:	e8df f003 	tbb	[pc, r3]
 8014c90:	59383a2d 	.word	0x59383a2d
 8014c94:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014c98:	441d      	add	r5, r3
 8014c9a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014c9e:	2b20      	cmp	r3, #32
 8014ca0:	bfc1      	itttt	gt
 8014ca2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8014ca6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8014caa:	fa0b f303 	lslgt.w	r3, fp, r3
 8014cae:	fa26 f000 	lsrgt.w	r0, r6, r0
 8014cb2:	bfda      	itte	le
 8014cb4:	f1c3 0320 	rsble	r3, r3, #32
 8014cb8:	fa06 f003 	lslle.w	r0, r6, r3
 8014cbc:	4318      	orrgt	r0, r3
 8014cbe:	f7eb fc21 	bl	8000504 <__aeabi_ui2d>
 8014cc2:	2301      	movs	r3, #1
 8014cc4:	4606      	mov	r6, r0
 8014cc6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8014cca:	3d01      	subs	r5, #1
 8014ccc:	930e      	str	r3, [sp, #56]	; 0x38
 8014cce:	e76a      	b.n	8014ba6 <_dtoa_r+0x116>
 8014cd0:	2301      	movs	r3, #1
 8014cd2:	e7b2      	b.n	8014c3a <_dtoa_r+0x1aa>
 8014cd4:	900b      	str	r0, [sp, #44]	; 0x2c
 8014cd6:	e7b1      	b.n	8014c3c <_dtoa_r+0x1ac>
 8014cd8:	9b04      	ldr	r3, [sp, #16]
 8014cda:	9a00      	ldr	r2, [sp, #0]
 8014cdc:	1a9b      	subs	r3, r3, r2
 8014cde:	9304      	str	r3, [sp, #16]
 8014ce0:	4253      	negs	r3, r2
 8014ce2:	9307      	str	r3, [sp, #28]
 8014ce4:	2300      	movs	r3, #0
 8014ce6:	930a      	str	r3, [sp, #40]	; 0x28
 8014ce8:	e7bf      	b.n	8014c6a <_dtoa_r+0x1da>
 8014cea:	2300      	movs	r3, #0
 8014cec:	9308      	str	r3, [sp, #32]
 8014cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	dc55      	bgt.n	8014da0 <_dtoa_r+0x310>
 8014cf4:	2301      	movs	r3, #1
 8014cf6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014cfa:	461a      	mov	r2, r3
 8014cfc:	9209      	str	r2, [sp, #36]	; 0x24
 8014cfe:	e00c      	b.n	8014d1a <_dtoa_r+0x28a>
 8014d00:	2301      	movs	r3, #1
 8014d02:	e7f3      	b.n	8014cec <_dtoa_r+0x25c>
 8014d04:	2300      	movs	r3, #0
 8014d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d08:	9308      	str	r3, [sp, #32]
 8014d0a:	9b00      	ldr	r3, [sp, #0]
 8014d0c:	4413      	add	r3, r2
 8014d0e:	9302      	str	r3, [sp, #8]
 8014d10:	3301      	adds	r3, #1
 8014d12:	2b01      	cmp	r3, #1
 8014d14:	9303      	str	r3, [sp, #12]
 8014d16:	bfb8      	it	lt
 8014d18:	2301      	movlt	r3, #1
 8014d1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8014d1c:	2200      	movs	r2, #0
 8014d1e:	6042      	str	r2, [r0, #4]
 8014d20:	2204      	movs	r2, #4
 8014d22:	f102 0614 	add.w	r6, r2, #20
 8014d26:	429e      	cmp	r6, r3
 8014d28:	6841      	ldr	r1, [r0, #4]
 8014d2a:	d93d      	bls.n	8014da8 <_dtoa_r+0x318>
 8014d2c:	4620      	mov	r0, r4
 8014d2e:	f001 f90b 	bl	8015f48 <_Balloc>
 8014d32:	9001      	str	r0, [sp, #4]
 8014d34:	2800      	cmp	r0, #0
 8014d36:	d13b      	bne.n	8014db0 <_dtoa_r+0x320>
 8014d38:	4b11      	ldr	r3, [pc, #68]	; (8014d80 <_dtoa_r+0x2f0>)
 8014d3a:	4602      	mov	r2, r0
 8014d3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014d40:	e6c0      	b.n	8014ac4 <_dtoa_r+0x34>
 8014d42:	2301      	movs	r3, #1
 8014d44:	e7df      	b.n	8014d06 <_dtoa_r+0x276>
 8014d46:	bf00      	nop
 8014d48:	636f4361 	.word	0x636f4361
 8014d4c:	3fd287a7 	.word	0x3fd287a7
 8014d50:	8b60c8b3 	.word	0x8b60c8b3
 8014d54:	3fc68a28 	.word	0x3fc68a28
 8014d58:	509f79fb 	.word	0x509f79fb
 8014d5c:	3fd34413 	.word	0x3fd34413
 8014d60:	08018f35 	.word	0x08018f35
 8014d64:	08018f4c 	.word	0x08018f4c
 8014d68:	7ff00000 	.word	0x7ff00000
 8014d6c:	08018f31 	.word	0x08018f31
 8014d70:	08018f28 	.word	0x08018f28
 8014d74:	08018eb5 	.word	0x08018eb5
 8014d78:	3ff80000 	.word	0x3ff80000
 8014d7c:	080190b8 	.word	0x080190b8
 8014d80:	08018fa7 	.word	0x08018fa7
 8014d84:	2501      	movs	r5, #1
 8014d86:	2300      	movs	r3, #0
 8014d88:	9306      	str	r3, [sp, #24]
 8014d8a:	9508      	str	r5, [sp, #32]
 8014d8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014d90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014d94:	2200      	movs	r2, #0
 8014d96:	2312      	movs	r3, #18
 8014d98:	e7b0      	b.n	8014cfc <_dtoa_r+0x26c>
 8014d9a:	2301      	movs	r3, #1
 8014d9c:	9308      	str	r3, [sp, #32]
 8014d9e:	e7f5      	b.n	8014d8c <_dtoa_r+0x2fc>
 8014da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014da2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014da6:	e7b8      	b.n	8014d1a <_dtoa_r+0x28a>
 8014da8:	3101      	adds	r1, #1
 8014daa:	6041      	str	r1, [r0, #4]
 8014dac:	0052      	lsls	r2, r2, #1
 8014dae:	e7b8      	b.n	8014d22 <_dtoa_r+0x292>
 8014db0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014db2:	9a01      	ldr	r2, [sp, #4]
 8014db4:	601a      	str	r2, [r3, #0]
 8014db6:	9b03      	ldr	r3, [sp, #12]
 8014db8:	2b0e      	cmp	r3, #14
 8014dba:	f200 809d 	bhi.w	8014ef8 <_dtoa_r+0x468>
 8014dbe:	2d00      	cmp	r5, #0
 8014dc0:	f000 809a 	beq.w	8014ef8 <_dtoa_r+0x468>
 8014dc4:	9b00      	ldr	r3, [sp, #0]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	dd32      	ble.n	8014e30 <_dtoa_r+0x3a0>
 8014dca:	4ab7      	ldr	r2, [pc, #732]	; (80150a8 <_dtoa_r+0x618>)
 8014dcc:	f003 030f 	and.w	r3, r3, #15
 8014dd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014dd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014dd8:	9b00      	ldr	r3, [sp, #0]
 8014dda:	05d8      	lsls	r0, r3, #23
 8014ddc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8014de0:	d516      	bpl.n	8014e10 <_dtoa_r+0x380>
 8014de2:	4bb2      	ldr	r3, [pc, #712]	; (80150ac <_dtoa_r+0x61c>)
 8014de4:	ec51 0b19 	vmov	r0, r1, d9
 8014de8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014dec:	f7eb fd2e 	bl	800084c <__aeabi_ddiv>
 8014df0:	f007 070f 	and.w	r7, r7, #15
 8014df4:	4682      	mov	sl, r0
 8014df6:	468b      	mov	fp, r1
 8014df8:	2503      	movs	r5, #3
 8014dfa:	4eac      	ldr	r6, [pc, #688]	; (80150ac <_dtoa_r+0x61c>)
 8014dfc:	b957      	cbnz	r7, 8014e14 <_dtoa_r+0x384>
 8014dfe:	4642      	mov	r2, r8
 8014e00:	464b      	mov	r3, r9
 8014e02:	4650      	mov	r0, sl
 8014e04:	4659      	mov	r1, fp
 8014e06:	f7eb fd21 	bl	800084c <__aeabi_ddiv>
 8014e0a:	4682      	mov	sl, r0
 8014e0c:	468b      	mov	fp, r1
 8014e0e:	e028      	b.n	8014e62 <_dtoa_r+0x3d2>
 8014e10:	2502      	movs	r5, #2
 8014e12:	e7f2      	b.n	8014dfa <_dtoa_r+0x36a>
 8014e14:	07f9      	lsls	r1, r7, #31
 8014e16:	d508      	bpl.n	8014e2a <_dtoa_r+0x39a>
 8014e18:	4640      	mov	r0, r8
 8014e1a:	4649      	mov	r1, r9
 8014e1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014e20:	f7eb fbea 	bl	80005f8 <__aeabi_dmul>
 8014e24:	3501      	adds	r5, #1
 8014e26:	4680      	mov	r8, r0
 8014e28:	4689      	mov	r9, r1
 8014e2a:	107f      	asrs	r7, r7, #1
 8014e2c:	3608      	adds	r6, #8
 8014e2e:	e7e5      	b.n	8014dfc <_dtoa_r+0x36c>
 8014e30:	f000 809b 	beq.w	8014f6a <_dtoa_r+0x4da>
 8014e34:	9b00      	ldr	r3, [sp, #0]
 8014e36:	4f9d      	ldr	r7, [pc, #628]	; (80150ac <_dtoa_r+0x61c>)
 8014e38:	425e      	negs	r6, r3
 8014e3a:	4b9b      	ldr	r3, [pc, #620]	; (80150a8 <_dtoa_r+0x618>)
 8014e3c:	f006 020f 	and.w	r2, r6, #15
 8014e40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e48:	ec51 0b19 	vmov	r0, r1, d9
 8014e4c:	f7eb fbd4 	bl	80005f8 <__aeabi_dmul>
 8014e50:	1136      	asrs	r6, r6, #4
 8014e52:	4682      	mov	sl, r0
 8014e54:	468b      	mov	fp, r1
 8014e56:	2300      	movs	r3, #0
 8014e58:	2502      	movs	r5, #2
 8014e5a:	2e00      	cmp	r6, #0
 8014e5c:	d17a      	bne.n	8014f54 <_dtoa_r+0x4c4>
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d1d3      	bne.n	8014e0a <_dtoa_r+0x37a>
 8014e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	f000 8082 	beq.w	8014f6e <_dtoa_r+0x4de>
 8014e6a:	4b91      	ldr	r3, [pc, #580]	; (80150b0 <_dtoa_r+0x620>)
 8014e6c:	2200      	movs	r2, #0
 8014e6e:	4650      	mov	r0, sl
 8014e70:	4659      	mov	r1, fp
 8014e72:	f7eb fe33 	bl	8000adc <__aeabi_dcmplt>
 8014e76:	2800      	cmp	r0, #0
 8014e78:	d079      	beq.n	8014f6e <_dtoa_r+0x4de>
 8014e7a:	9b03      	ldr	r3, [sp, #12]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d076      	beq.n	8014f6e <_dtoa_r+0x4de>
 8014e80:	9b02      	ldr	r3, [sp, #8]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	dd36      	ble.n	8014ef4 <_dtoa_r+0x464>
 8014e86:	9b00      	ldr	r3, [sp, #0]
 8014e88:	4650      	mov	r0, sl
 8014e8a:	4659      	mov	r1, fp
 8014e8c:	1e5f      	subs	r7, r3, #1
 8014e8e:	2200      	movs	r2, #0
 8014e90:	4b88      	ldr	r3, [pc, #544]	; (80150b4 <_dtoa_r+0x624>)
 8014e92:	f7eb fbb1 	bl	80005f8 <__aeabi_dmul>
 8014e96:	9e02      	ldr	r6, [sp, #8]
 8014e98:	4682      	mov	sl, r0
 8014e9a:	468b      	mov	fp, r1
 8014e9c:	3501      	adds	r5, #1
 8014e9e:	4628      	mov	r0, r5
 8014ea0:	f7eb fb40 	bl	8000524 <__aeabi_i2d>
 8014ea4:	4652      	mov	r2, sl
 8014ea6:	465b      	mov	r3, fp
 8014ea8:	f7eb fba6 	bl	80005f8 <__aeabi_dmul>
 8014eac:	4b82      	ldr	r3, [pc, #520]	; (80150b8 <_dtoa_r+0x628>)
 8014eae:	2200      	movs	r2, #0
 8014eb0:	f7eb f9ec 	bl	800028c <__adddf3>
 8014eb4:	46d0      	mov	r8, sl
 8014eb6:	46d9      	mov	r9, fp
 8014eb8:	4682      	mov	sl, r0
 8014eba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8014ebe:	2e00      	cmp	r6, #0
 8014ec0:	d158      	bne.n	8014f74 <_dtoa_r+0x4e4>
 8014ec2:	4b7e      	ldr	r3, [pc, #504]	; (80150bc <_dtoa_r+0x62c>)
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	4640      	mov	r0, r8
 8014ec8:	4649      	mov	r1, r9
 8014eca:	f7eb f9dd 	bl	8000288 <__aeabi_dsub>
 8014ece:	4652      	mov	r2, sl
 8014ed0:	465b      	mov	r3, fp
 8014ed2:	4680      	mov	r8, r0
 8014ed4:	4689      	mov	r9, r1
 8014ed6:	f7eb fe1f 	bl	8000b18 <__aeabi_dcmpgt>
 8014eda:	2800      	cmp	r0, #0
 8014edc:	f040 8295 	bne.w	801540a <_dtoa_r+0x97a>
 8014ee0:	4652      	mov	r2, sl
 8014ee2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014ee6:	4640      	mov	r0, r8
 8014ee8:	4649      	mov	r1, r9
 8014eea:	f7eb fdf7 	bl	8000adc <__aeabi_dcmplt>
 8014eee:	2800      	cmp	r0, #0
 8014ef0:	f040 8289 	bne.w	8015406 <_dtoa_r+0x976>
 8014ef4:	ec5b ab19 	vmov	sl, fp, d9
 8014ef8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	f2c0 8148 	blt.w	8015190 <_dtoa_r+0x700>
 8014f00:	9a00      	ldr	r2, [sp, #0]
 8014f02:	2a0e      	cmp	r2, #14
 8014f04:	f300 8144 	bgt.w	8015190 <_dtoa_r+0x700>
 8014f08:	4b67      	ldr	r3, [pc, #412]	; (80150a8 <_dtoa_r+0x618>)
 8014f0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014f0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	f280 80d5 	bge.w	80150c4 <_dtoa_r+0x634>
 8014f1a:	9b03      	ldr	r3, [sp, #12]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	f300 80d1 	bgt.w	80150c4 <_dtoa_r+0x634>
 8014f22:	f040 826f 	bne.w	8015404 <_dtoa_r+0x974>
 8014f26:	4b65      	ldr	r3, [pc, #404]	; (80150bc <_dtoa_r+0x62c>)
 8014f28:	2200      	movs	r2, #0
 8014f2a:	4640      	mov	r0, r8
 8014f2c:	4649      	mov	r1, r9
 8014f2e:	f7eb fb63 	bl	80005f8 <__aeabi_dmul>
 8014f32:	4652      	mov	r2, sl
 8014f34:	465b      	mov	r3, fp
 8014f36:	f7eb fde5 	bl	8000b04 <__aeabi_dcmpge>
 8014f3a:	9e03      	ldr	r6, [sp, #12]
 8014f3c:	4637      	mov	r7, r6
 8014f3e:	2800      	cmp	r0, #0
 8014f40:	f040 8245 	bne.w	80153ce <_dtoa_r+0x93e>
 8014f44:	9d01      	ldr	r5, [sp, #4]
 8014f46:	2331      	movs	r3, #49	; 0x31
 8014f48:	f805 3b01 	strb.w	r3, [r5], #1
 8014f4c:	9b00      	ldr	r3, [sp, #0]
 8014f4e:	3301      	adds	r3, #1
 8014f50:	9300      	str	r3, [sp, #0]
 8014f52:	e240      	b.n	80153d6 <_dtoa_r+0x946>
 8014f54:	07f2      	lsls	r2, r6, #31
 8014f56:	d505      	bpl.n	8014f64 <_dtoa_r+0x4d4>
 8014f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f5c:	f7eb fb4c 	bl	80005f8 <__aeabi_dmul>
 8014f60:	3501      	adds	r5, #1
 8014f62:	2301      	movs	r3, #1
 8014f64:	1076      	asrs	r6, r6, #1
 8014f66:	3708      	adds	r7, #8
 8014f68:	e777      	b.n	8014e5a <_dtoa_r+0x3ca>
 8014f6a:	2502      	movs	r5, #2
 8014f6c:	e779      	b.n	8014e62 <_dtoa_r+0x3d2>
 8014f6e:	9f00      	ldr	r7, [sp, #0]
 8014f70:	9e03      	ldr	r6, [sp, #12]
 8014f72:	e794      	b.n	8014e9e <_dtoa_r+0x40e>
 8014f74:	9901      	ldr	r1, [sp, #4]
 8014f76:	4b4c      	ldr	r3, [pc, #304]	; (80150a8 <_dtoa_r+0x618>)
 8014f78:	4431      	add	r1, r6
 8014f7a:	910d      	str	r1, [sp, #52]	; 0x34
 8014f7c:	9908      	ldr	r1, [sp, #32]
 8014f7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014f82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014f86:	2900      	cmp	r1, #0
 8014f88:	d043      	beq.n	8015012 <_dtoa_r+0x582>
 8014f8a:	494d      	ldr	r1, [pc, #308]	; (80150c0 <_dtoa_r+0x630>)
 8014f8c:	2000      	movs	r0, #0
 8014f8e:	f7eb fc5d 	bl	800084c <__aeabi_ddiv>
 8014f92:	4652      	mov	r2, sl
 8014f94:	465b      	mov	r3, fp
 8014f96:	f7eb f977 	bl	8000288 <__aeabi_dsub>
 8014f9a:	9d01      	ldr	r5, [sp, #4]
 8014f9c:	4682      	mov	sl, r0
 8014f9e:	468b      	mov	fp, r1
 8014fa0:	4649      	mov	r1, r9
 8014fa2:	4640      	mov	r0, r8
 8014fa4:	f7eb fdd8 	bl	8000b58 <__aeabi_d2iz>
 8014fa8:	4606      	mov	r6, r0
 8014faa:	f7eb fabb 	bl	8000524 <__aeabi_i2d>
 8014fae:	4602      	mov	r2, r0
 8014fb0:	460b      	mov	r3, r1
 8014fb2:	4640      	mov	r0, r8
 8014fb4:	4649      	mov	r1, r9
 8014fb6:	f7eb f967 	bl	8000288 <__aeabi_dsub>
 8014fba:	3630      	adds	r6, #48	; 0x30
 8014fbc:	f805 6b01 	strb.w	r6, [r5], #1
 8014fc0:	4652      	mov	r2, sl
 8014fc2:	465b      	mov	r3, fp
 8014fc4:	4680      	mov	r8, r0
 8014fc6:	4689      	mov	r9, r1
 8014fc8:	f7eb fd88 	bl	8000adc <__aeabi_dcmplt>
 8014fcc:	2800      	cmp	r0, #0
 8014fce:	d163      	bne.n	8015098 <_dtoa_r+0x608>
 8014fd0:	4642      	mov	r2, r8
 8014fd2:	464b      	mov	r3, r9
 8014fd4:	4936      	ldr	r1, [pc, #216]	; (80150b0 <_dtoa_r+0x620>)
 8014fd6:	2000      	movs	r0, #0
 8014fd8:	f7eb f956 	bl	8000288 <__aeabi_dsub>
 8014fdc:	4652      	mov	r2, sl
 8014fde:	465b      	mov	r3, fp
 8014fe0:	f7eb fd7c 	bl	8000adc <__aeabi_dcmplt>
 8014fe4:	2800      	cmp	r0, #0
 8014fe6:	f040 80b5 	bne.w	8015154 <_dtoa_r+0x6c4>
 8014fea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014fec:	429d      	cmp	r5, r3
 8014fee:	d081      	beq.n	8014ef4 <_dtoa_r+0x464>
 8014ff0:	4b30      	ldr	r3, [pc, #192]	; (80150b4 <_dtoa_r+0x624>)
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	4650      	mov	r0, sl
 8014ff6:	4659      	mov	r1, fp
 8014ff8:	f7eb fafe 	bl	80005f8 <__aeabi_dmul>
 8014ffc:	4b2d      	ldr	r3, [pc, #180]	; (80150b4 <_dtoa_r+0x624>)
 8014ffe:	4682      	mov	sl, r0
 8015000:	468b      	mov	fp, r1
 8015002:	4640      	mov	r0, r8
 8015004:	4649      	mov	r1, r9
 8015006:	2200      	movs	r2, #0
 8015008:	f7eb faf6 	bl	80005f8 <__aeabi_dmul>
 801500c:	4680      	mov	r8, r0
 801500e:	4689      	mov	r9, r1
 8015010:	e7c6      	b.n	8014fa0 <_dtoa_r+0x510>
 8015012:	4650      	mov	r0, sl
 8015014:	4659      	mov	r1, fp
 8015016:	f7eb faef 	bl	80005f8 <__aeabi_dmul>
 801501a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801501c:	9d01      	ldr	r5, [sp, #4]
 801501e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015020:	4682      	mov	sl, r0
 8015022:	468b      	mov	fp, r1
 8015024:	4649      	mov	r1, r9
 8015026:	4640      	mov	r0, r8
 8015028:	f7eb fd96 	bl	8000b58 <__aeabi_d2iz>
 801502c:	4606      	mov	r6, r0
 801502e:	f7eb fa79 	bl	8000524 <__aeabi_i2d>
 8015032:	3630      	adds	r6, #48	; 0x30
 8015034:	4602      	mov	r2, r0
 8015036:	460b      	mov	r3, r1
 8015038:	4640      	mov	r0, r8
 801503a:	4649      	mov	r1, r9
 801503c:	f7eb f924 	bl	8000288 <__aeabi_dsub>
 8015040:	f805 6b01 	strb.w	r6, [r5], #1
 8015044:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015046:	429d      	cmp	r5, r3
 8015048:	4680      	mov	r8, r0
 801504a:	4689      	mov	r9, r1
 801504c:	f04f 0200 	mov.w	r2, #0
 8015050:	d124      	bne.n	801509c <_dtoa_r+0x60c>
 8015052:	4b1b      	ldr	r3, [pc, #108]	; (80150c0 <_dtoa_r+0x630>)
 8015054:	4650      	mov	r0, sl
 8015056:	4659      	mov	r1, fp
 8015058:	f7eb f918 	bl	800028c <__adddf3>
 801505c:	4602      	mov	r2, r0
 801505e:	460b      	mov	r3, r1
 8015060:	4640      	mov	r0, r8
 8015062:	4649      	mov	r1, r9
 8015064:	f7eb fd58 	bl	8000b18 <__aeabi_dcmpgt>
 8015068:	2800      	cmp	r0, #0
 801506a:	d173      	bne.n	8015154 <_dtoa_r+0x6c4>
 801506c:	4652      	mov	r2, sl
 801506e:	465b      	mov	r3, fp
 8015070:	4913      	ldr	r1, [pc, #76]	; (80150c0 <_dtoa_r+0x630>)
 8015072:	2000      	movs	r0, #0
 8015074:	f7eb f908 	bl	8000288 <__aeabi_dsub>
 8015078:	4602      	mov	r2, r0
 801507a:	460b      	mov	r3, r1
 801507c:	4640      	mov	r0, r8
 801507e:	4649      	mov	r1, r9
 8015080:	f7eb fd2c 	bl	8000adc <__aeabi_dcmplt>
 8015084:	2800      	cmp	r0, #0
 8015086:	f43f af35 	beq.w	8014ef4 <_dtoa_r+0x464>
 801508a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801508c:	1e6b      	subs	r3, r5, #1
 801508e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015090:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015094:	2b30      	cmp	r3, #48	; 0x30
 8015096:	d0f8      	beq.n	801508a <_dtoa_r+0x5fa>
 8015098:	9700      	str	r7, [sp, #0]
 801509a:	e049      	b.n	8015130 <_dtoa_r+0x6a0>
 801509c:	4b05      	ldr	r3, [pc, #20]	; (80150b4 <_dtoa_r+0x624>)
 801509e:	f7eb faab 	bl	80005f8 <__aeabi_dmul>
 80150a2:	4680      	mov	r8, r0
 80150a4:	4689      	mov	r9, r1
 80150a6:	e7bd      	b.n	8015024 <_dtoa_r+0x594>
 80150a8:	080190b8 	.word	0x080190b8
 80150ac:	08019090 	.word	0x08019090
 80150b0:	3ff00000 	.word	0x3ff00000
 80150b4:	40240000 	.word	0x40240000
 80150b8:	401c0000 	.word	0x401c0000
 80150bc:	40140000 	.word	0x40140000
 80150c0:	3fe00000 	.word	0x3fe00000
 80150c4:	9d01      	ldr	r5, [sp, #4]
 80150c6:	4656      	mov	r6, sl
 80150c8:	465f      	mov	r7, fp
 80150ca:	4642      	mov	r2, r8
 80150cc:	464b      	mov	r3, r9
 80150ce:	4630      	mov	r0, r6
 80150d0:	4639      	mov	r1, r7
 80150d2:	f7eb fbbb 	bl	800084c <__aeabi_ddiv>
 80150d6:	f7eb fd3f 	bl	8000b58 <__aeabi_d2iz>
 80150da:	4682      	mov	sl, r0
 80150dc:	f7eb fa22 	bl	8000524 <__aeabi_i2d>
 80150e0:	4642      	mov	r2, r8
 80150e2:	464b      	mov	r3, r9
 80150e4:	f7eb fa88 	bl	80005f8 <__aeabi_dmul>
 80150e8:	4602      	mov	r2, r0
 80150ea:	460b      	mov	r3, r1
 80150ec:	4630      	mov	r0, r6
 80150ee:	4639      	mov	r1, r7
 80150f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80150f4:	f7eb f8c8 	bl	8000288 <__aeabi_dsub>
 80150f8:	f805 6b01 	strb.w	r6, [r5], #1
 80150fc:	9e01      	ldr	r6, [sp, #4]
 80150fe:	9f03      	ldr	r7, [sp, #12]
 8015100:	1bae      	subs	r6, r5, r6
 8015102:	42b7      	cmp	r7, r6
 8015104:	4602      	mov	r2, r0
 8015106:	460b      	mov	r3, r1
 8015108:	d135      	bne.n	8015176 <_dtoa_r+0x6e6>
 801510a:	f7eb f8bf 	bl	800028c <__adddf3>
 801510e:	4642      	mov	r2, r8
 8015110:	464b      	mov	r3, r9
 8015112:	4606      	mov	r6, r0
 8015114:	460f      	mov	r7, r1
 8015116:	f7eb fcff 	bl	8000b18 <__aeabi_dcmpgt>
 801511a:	b9d0      	cbnz	r0, 8015152 <_dtoa_r+0x6c2>
 801511c:	4642      	mov	r2, r8
 801511e:	464b      	mov	r3, r9
 8015120:	4630      	mov	r0, r6
 8015122:	4639      	mov	r1, r7
 8015124:	f7eb fcd0 	bl	8000ac8 <__aeabi_dcmpeq>
 8015128:	b110      	cbz	r0, 8015130 <_dtoa_r+0x6a0>
 801512a:	f01a 0f01 	tst.w	sl, #1
 801512e:	d110      	bne.n	8015152 <_dtoa_r+0x6c2>
 8015130:	4620      	mov	r0, r4
 8015132:	ee18 1a10 	vmov	r1, s16
 8015136:	f000 ff47 	bl	8015fc8 <_Bfree>
 801513a:	2300      	movs	r3, #0
 801513c:	9800      	ldr	r0, [sp, #0]
 801513e:	702b      	strb	r3, [r5, #0]
 8015140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015142:	3001      	adds	r0, #1
 8015144:	6018      	str	r0, [r3, #0]
 8015146:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015148:	2b00      	cmp	r3, #0
 801514a:	f43f acf1 	beq.w	8014b30 <_dtoa_r+0xa0>
 801514e:	601d      	str	r5, [r3, #0]
 8015150:	e4ee      	b.n	8014b30 <_dtoa_r+0xa0>
 8015152:	9f00      	ldr	r7, [sp, #0]
 8015154:	462b      	mov	r3, r5
 8015156:	461d      	mov	r5, r3
 8015158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801515c:	2a39      	cmp	r2, #57	; 0x39
 801515e:	d106      	bne.n	801516e <_dtoa_r+0x6de>
 8015160:	9a01      	ldr	r2, [sp, #4]
 8015162:	429a      	cmp	r2, r3
 8015164:	d1f7      	bne.n	8015156 <_dtoa_r+0x6c6>
 8015166:	9901      	ldr	r1, [sp, #4]
 8015168:	2230      	movs	r2, #48	; 0x30
 801516a:	3701      	adds	r7, #1
 801516c:	700a      	strb	r2, [r1, #0]
 801516e:	781a      	ldrb	r2, [r3, #0]
 8015170:	3201      	adds	r2, #1
 8015172:	701a      	strb	r2, [r3, #0]
 8015174:	e790      	b.n	8015098 <_dtoa_r+0x608>
 8015176:	4ba6      	ldr	r3, [pc, #664]	; (8015410 <_dtoa_r+0x980>)
 8015178:	2200      	movs	r2, #0
 801517a:	f7eb fa3d 	bl	80005f8 <__aeabi_dmul>
 801517e:	2200      	movs	r2, #0
 8015180:	2300      	movs	r3, #0
 8015182:	4606      	mov	r6, r0
 8015184:	460f      	mov	r7, r1
 8015186:	f7eb fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 801518a:	2800      	cmp	r0, #0
 801518c:	d09d      	beq.n	80150ca <_dtoa_r+0x63a>
 801518e:	e7cf      	b.n	8015130 <_dtoa_r+0x6a0>
 8015190:	9a08      	ldr	r2, [sp, #32]
 8015192:	2a00      	cmp	r2, #0
 8015194:	f000 80d7 	beq.w	8015346 <_dtoa_r+0x8b6>
 8015198:	9a06      	ldr	r2, [sp, #24]
 801519a:	2a01      	cmp	r2, #1
 801519c:	f300 80ba 	bgt.w	8015314 <_dtoa_r+0x884>
 80151a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80151a2:	2a00      	cmp	r2, #0
 80151a4:	f000 80b2 	beq.w	801530c <_dtoa_r+0x87c>
 80151a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80151ac:	9e07      	ldr	r6, [sp, #28]
 80151ae:	9d04      	ldr	r5, [sp, #16]
 80151b0:	9a04      	ldr	r2, [sp, #16]
 80151b2:	441a      	add	r2, r3
 80151b4:	9204      	str	r2, [sp, #16]
 80151b6:	9a05      	ldr	r2, [sp, #20]
 80151b8:	2101      	movs	r1, #1
 80151ba:	441a      	add	r2, r3
 80151bc:	4620      	mov	r0, r4
 80151be:	9205      	str	r2, [sp, #20]
 80151c0:	f001 f804 	bl	80161cc <__i2b>
 80151c4:	4607      	mov	r7, r0
 80151c6:	2d00      	cmp	r5, #0
 80151c8:	dd0c      	ble.n	80151e4 <_dtoa_r+0x754>
 80151ca:	9b05      	ldr	r3, [sp, #20]
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	dd09      	ble.n	80151e4 <_dtoa_r+0x754>
 80151d0:	42ab      	cmp	r3, r5
 80151d2:	9a04      	ldr	r2, [sp, #16]
 80151d4:	bfa8      	it	ge
 80151d6:	462b      	movge	r3, r5
 80151d8:	1ad2      	subs	r2, r2, r3
 80151da:	9204      	str	r2, [sp, #16]
 80151dc:	9a05      	ldr	r2, [sp, #20]
 80151de:	1aed      	subs	r5, r5, r3
 80151e0:	1ad3      	subs	r3, r2, r3
 80151e2:	9305      	str	r3, [sp, #20]
 80151e4:	9b07      	ldr	r3, [sp, #28]
 80151e6:	b31b      	cbz	r3, 8015230 <_dtoa_r+0x7a0>
 80151e8:	9b08      	ldr	r3, [sp, #32]
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	f000 80af 	beq.w	801534e <_dtoa_r+0x8be>
 80151f0:	2e00      	cmp	r6, #0
 80151f2:	dd13      	ble.n	801521c <_dtoa_r+0x78c>
 80151f4:	4639      	mov	r1, r7
 80151f6:	4632      	mov	r2, r6
 80151f8:	4620      	mov	r0, r4
 80151fa:	f001 f8a7 	bl	801634c <__pow5mult>
 80151fe:	ee18 2a10 	vmov	r2, s16
 8015202:	4601      	mov	r1, r0
 8015204:	4607      	mov	r7, r0
 8015206:	4620      	mov	r0, r4
 8015208:	f000 fff6 	bl	80161f8 <__multiply>
 801520c:	ee18 1a10 	vmov	r1, s16
 8015210:	4680      	mov	r8, r0
 8015212:	4620      	mov	r0, r4
 8015214:	f000 fed8 	bl	8015fc8 <_Bfree>
 8015218:	ee08 8a10 	vmov	s16, r8
 801521c:	9b07      	ldr	r3, [sp, #28]
 801521e:	1b9a      	subs	r2, r3, r6
 8015220:	d006      	beq.n	8015230 <_dtoa_r+0x7a0>
 8015222:	ee18 1a10 	vmov	r1, s16
 8015226:	4620      	mov	r0, r4
 8015228:	f001 f890 	bl	801634c <__pow5mult>
 801522c:	ee08 0a10 	vmov	s16, r0
 8015230:	2101      	movs	r1, #1
 8015232:	4620      	mov	r0, r4
 8015234:	f000 ffca 	bl	80161cc <__i2b>
 8015238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801523a:	2b00      	cmp	r3, #0
 801523c:	4606      	mov	r6, r0
 801523e:	f340 8088 	ble.w	8015352 <_dtoa_r+0x8c2>
 8015242:	461a      	mov	r2, r3
 8015244:	4601      	mov	r1, r0
 8015246:	4620      	mov	r0, r4
 8015248:	f001 f880 	bl	801634c <__pow5mult>
 801524c:	9b06      	ldr	r3, [sp, #24]
 801524e:	2b01      	cmp	r3, #1
 8015250:	4606      	mov	r6, r0
 8015252:	f340 8081 	ble.w	8015358 <_dtoa_r+0x8c8>
 8015256:	f04f 0800 	mov.w	r8, #0
 801525a:	6933      	ldr	r3, [r6, #16]
 801525c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015260:	6918      	ldr	r0, [r3, #16]
 8015262:	f000 ff63 	bl	801612c <__hi0bits>
 8015266:	f1c0 0020 	rsb	r0, r0, #32
 801526a:	9b05      	ldr	r3, [sp, #20]
 801526c:	4418      	add	r0, r3
 801526e:	f010 001f 	ands.w	r0, r0, #31
 8015272:	f000 8092 	beq.w	801539a <_dtoa_r+0x90a>
 8015276:	f1c0 0320 	rsb	r3, r0, #32
 801527a:	2b04      	cmp	r3, #4
 801527c:	f340 808a 	ble.w	8015394 <_dtoa_r+0x904>
 8015280:	f1c0 001c 	rsb	r0, r0, #28
 8015284:	9b04      	ldr	r3, [sp, #16]
 8015286:	4403      	add	r3, r0
 8015288:	9304      	str	r3, [sp, #16]
 801528a:	9b05      	ldr	r3, [sp, #20]
 801528c:	4403      	add	r3, r0
 801528e:	4405      	add	r5, r0
 8015290:	9305      	str	r3, [sp, #20]
 8015292:	9b04      	ldr	r3, [sp, #16]
 8015294:	2b00      	cmp	r3, #0
 8015296:	dd07      	ble.n	80152a8 <_dtoa_r+0x818>
 8015298:	ee18 1a10 	vmov	r1, s16
 801529c:	461a      	mov	r2, r3
 801529e:	4620      	mov	r0, r4
 80152a0:	f001 f8ae 	bl	8016400 <__lshift>
 80152a4:	ee08 0a10 	vmov	s16, r0
 80152a8:	9b05      	ldr	r3, [sp, #20]
 80152aa:	2b00      	cmp	r3, #0
 80152ac:	dd05      	ble.n	80152ba <_dtoa_r+0x82a>
 80152ae:	4631      	mov	r1, r6
 80152b0:	461a      	mov	r2, r3
 80152b2:	4620      	mov	r0, r4
 80152b4:	f001 f8a4 	bl	8016400 <__lshift>
 80152b8:	4606      	mov	r6, r0
 80152ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d06e      	beq.n	801539e <_dtoa_r+0x90e>
 80152c0:	ee18 0a10 	vmov	r0, s16
 80152c4:	4631      	mov	r1, r6
 80152c6:	f001 f90b 	bl	80164e0 <__mcmp>
 80152ca:	2800      	cmp	r0, #0
 80152cc:	da67      	bge.n	801539e <_dtoa_r+0x90e>
 80152ce:	9b00      	ldr	r3, [sp, #0]
 80152d0:	3b01      	subs	r3, #1
 80152d2:	ee18 1a10 	vmov	r1, s16
 80152d6:	9300      	str	r3, [sp, #0]
 80152d8:	220a      	movs	r2, #10
 80152da:	2300      	movs	r3, #0
 80152dc:	4620      	mov	r0, r4
 80152de:	f000 fe95 	bl	801600c <__multadd>
 80152e2:	9b08      	ldr	r3, [sp, #32]
 80152e4:	ee08 0a10 	vmov	s16, r0
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	f000 81b1 	beq.w	8015650 <_dtoa_r+0xbc0>
 80152ee:	2300      	movs	r3, #0
 80152f0:	4639      	mov	r1, r7
 80152f2:	220a      	movs	r2, #10
 80152f4:	4620      	mov	r0, r4
 80152f6:	f000 fe89 	bl	801600c <__multadd>
 80152fa:	9b02      	ldr	r3, [sp, #8]
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	4607      	mov	r7, r0
 8015300:	f300 808e 	bgt.w	8015420 <_dtoa_r+0x990>
 8015304:	9b06      	ldr	r3, [sp, #24]
 8015306:	2b02      	cmp	r3, #2
 8015308:	dc51      	bgt.n	80153ae <_dtoa_r+0x91e>
 801530a:	e089      	b.n	8015420 <_dtoa_r+0x990>
 801530c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801530e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015312:	e74b      	b.n	80151ac <_dtoa_r+0x71c>
 8015314:	9b03      	ldr	r3, [sp, #12]
 8015316:	1e5e      	subs	r6, r3, #1
 8015318:	9b07      	ldr	r3, [sp, #28]
 801531a:	42b3      	cmp	r3, r6
 801531c:	bfbf      	itttt	lt
 801531e:	9b07      	ldrlt	r3, [sp, #28]
 8015320:	9607      	strlt	r6, [sp, #28]
 8015322:	1af2      	sublt	r2, r6, r3
 8015324:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8015326:	bfb6      	itet	lt
 8015328:	189b      	addlt	r3, r3, r2
 801532a:	1b9e      	subge	r6, r3, r6
 801532c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801532e:	9b03      	ldr	r3, [sp, #12]
 8015330:	bfb8      	it	lt
 8015332:	2600      	movlt	r6, #0
 8015334:	2b00      	cmp	r3, #0
 8015336:	bfb7      	itett	lt
 8015338:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801533c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8015340:	1a9d      	sublt	r5, r3, r2
 8015342:	2300      	movlt	r3, #0
 8015344:	e734      	b.n	80151b0 <_dtoa_r+0x720>
 8015346:	9e07      	ldr	r6, [sp, #28]
 8015348:	9d04      	ldr	r5, [sp, #16]
 801534a:	9f08      	ldr	r7, [sp, #32]
 801534c:	e73b      	b.n	80151c6 <_dtoa_r+0x736>
 801534e:	9a07      	ldr	r2, [sp, #28]
 8015350:	e767      	b.n	8015222 <_dtoa_r+0x792>
 8015352:	9b06      	ldr	r3, [sp, #24]
 8015354:	2b01      	cmp	r3, #1
 8015356:	dc18      	bgt.n	801538a <_dtoa_r+0x8fa>
 8015358:	f1ba 0f00 	cmp.w	sl, #0
 801535c:	d115      	bne.n	801538a <_dtoa_r+0x8fa>
 801535e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015362:	b993      	cbnz	r3, 801538a <_dtoa_r+0x8fa>
 8015364:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015368:	0d1b      	lsrs	r3, r3, #20
 801536a:	051b      	lsls	r3, r3, #20
 801536c:	b183      	cbz	r3, 8015390 <_dtoa_r+0x900>
 801536e:	9b04      	ldr	r3, [sp, #16]
 8015370:	3301      	adds	r3, #1
 8015372:	9304      	str	r3, [sp, #16]
 8015374:	9b05      	ldr	r3, [sp, #20]
 8015376:	3301      	adds	r3, #1
 8015378:	9305      	str	r3, [sp, #20]
 801537a:	f04f 0801 	mov.w	r8, #1
 801537e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015380:	2b00      	cmp	r3, #0
 8015382:	f47f af6a 	bne.w	801525a <_dtoa_r+0x7ca>
 8015386:	2001      	movs	r0, #1
 8015388:	e76f      	b.n	801526a <_dtoa_r+0x7da>
 801538a:	f04f 0800 	mov.w	r8, #0
 801538e:	e7f6      	b.n	801537e <_dtoa_r+0x8ee>
 8015390:	4698      	mov	r8, r3
 8015392:	e7f4      	b.n	801537e <_dtoa_r+0x8ee>
 8015394:	f43f af7d 	beq.w	8015292 <_dtoa_r+0x802>
 8015398:	4618      	mov	r0, r3
 801539a:	301c      	adds	r0, #28
 801539c:	e772      	b.n	8015284 <_dtoa_r+0x7f4>
 801539e:	9b03      	ldr	r3, [sp, #12]
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	dc37      	bgt.n	8015414 <_dtoa_r+0x984>
 80153a4:	9b06      	ldr	r3, [sp, #24]
 80153a6:	2b02      	cmp	r3, #2
 80153a8:	dd34      	ble.n	8015414 <_dtoa_r+0x984>
 80153aa:	9b03      	ldr	r3, [sp, #12]
 80153ac:	9302      	str	r3, [sp, #8]
 80153ae:	9b02      	ldr	r3, [sp, #8]
 80153b0:	b96b      	cbnz	r3, 80153ce <_dtoa_r+0x93e>
 80153b2:	4631      	mov	r1, r6
 80153b4:	2205      	movs	r2, #5
 80153b6:	4620      	mov	r0, r4
 80153b8:	f000 fe28 	bl	801600c <__multadd>
 80153bc:	4601      	mov	r1, r0
 80153be:	4606      	mov	r6, r0
 80153c0:	ee18 0a10 	vmov	r0, s16
 80153c4:	f001 f88c 	bl	80164e0 <__mcmp>
 80153c8:	2800      	cmp	r0, #0
 80153ca:	f73f adbb 	bgt.w	8014f44 <_dtoa_r+0x4b4>
 80153ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153d0:	9d01      	ldr	r5, [sp, #4]
 80153d2:	43db      	mvns	r3, r3
 80153d4:	9300      	str	r3, [sp, #0]
 80153d6:	f04f 0800 	mov.w	r8, #0
 80153da:	4631      	mov	r1, r6
 80153dc:	4620      	mov	r0, r4
 80153de:	f000 fdf3 	bl	8015fc8 <_Bfree>
 80153e2:	2f00      	cmp	r7, #0
 80153e4:	f43f aea4 	beq.w	8015130 <_dtoa_r+0x6a0>
 80153e8:	f1b8 0f00 	cmp.w	r8, #0
 80153ec:	d005      	beq.n	80153fa <_dtoa_r+0x96a>
 80153ee:	45b8      	cmp	r8, r7
 80153f0:	d003      	beq.n	80153fa <_dtoa_r+0x96a>
 80153f2:	4641      	mov	r1, r8
 80153f4:	4620      	mov	r0, r4
 80153f6:	f000 fde7 	bl	8015fc8 <_Bfree>
 80153fa:	4639      	mov	r1, r7
 80153fc:	4620      	mov	r0, r4
 80153fe:	f000 fde3 	bl	8015fc8 <_Bfree>
 8015402:	e695      	b.n	8015130 <_dtoa_r+0x6a0>
 8015404:	2600      	movs	r6, #0
 8015406:	4637      	mov	r7, r6
 8015408:	e7e1      	b.n	80153ce <_dtoa_r+0x93e>
 801540a:	9700      	str	r7, [sp, #0]
 801540c:	4637      	mov	r7, r6
 801540e:	e599      	b.n	8014f44 <_dtoa_r+0x4b4>
 8015410:	40240000 	.word	0x40240000
 8015414:	9b08      	ldr	r3, [sp, #32]
 8015416:	2b00      	cmp	r3, #0
 8015418:	f000 80ca 	beq.w	80155b0 <_dtoa_r+0xb20>
 801541c:	9b03      	ldr	r3, [sp, #12]
 801541e:	9302      	str	r3, [sp, #8]
 8015420:	2d00      	cmp	r5, #0
 8015422:	dd05      	ble.n	8015430 <_dtoa_r+0x9a0>
 8015424:	4639      	mov	r1, r7
 8015426:	462a      	mov	r2, r5
 8015428:	4620      	mov	r0, r4
 801542a:	f000 ffe9 	bl	8016400 <__lshift>
 801542e:	4607      	mov	r7, r0
 8015430:	f1b8 0f00 	cmp.w	r8, #0
 8015434:	d05b      	beq.n	80154ee <_dtoa_r+0xa5e>
 8015436:	6879      	ldr	r1, [r7, #4]
 8015438:	4620      	mov	r0, r4
 801543a:	f000 fd85 	bl	8015f48 <_Balloc>
 801543e:	4605      	mov	r5, r0
 8015440:	b928      	cbnz	r0, 801544e <_dtoa_r+0x9be>
 8015442:	4b87      	ldr	r3, [pc, #540]	; (8015660 <_dtoa_r+0xbd0>)
 8015444:	4602      	mov	r2, r0
 8015446:	f240 21ea 	movw	r1, #746	; 0x2ea
 801544a:	f7ff bb3b 	b.w	8014ac4 <_dtoa_r+0x34>
 801544e:	693a      	ldr	r2, [r7, #16]
 8015450:	3202      	adds	r2, #2
 8015452:	0092      	lsls	r2, r2, #2
 8015454:	f107 010c 	add.w	r1, r7, #12
 8015458:	300c      	adds	r0, #12
 801545a:	f7fd fd4a 	bl	8012ef2 <memcpy>
 801545e:	2201      	movs	r2, #1
 8015460:	4629      	mov	r1, r5
 8015462:	4620      	mov	r0, r4
 8015464:	f000 ffcc 	bl	8016400 <__lshift>
 8015468:	9b01      	ldr	r3, [sp, #4]
 801546a:	f103 0901 	add.w	r9, r3, #1
 801546e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8015472:	4413      	add	r3, r2
 8015474:	9305      	str	r3, [sp, #20]
 8015476:	f00a 0301 	and.w	r3, sl, #1
 801547a:	46b8      	mov	r8, r7
 801547c:	9304      	str	r3, [sp, #16]
 801547e:	4607      	mov	r7, r0
 8015480:	4631      	mov	r1, r6
 8015482:	ee18 0a10 	vmov	r0, s16
 8015486:	f7ff fa75 	bl	8014974 <quorem>
 801548a:	4641      	mov	r1, r8
 801548c:	9002      	str	r0, [sp, #8]
 801548e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8015492:	ee18 0a10 	vmov	r0, s16
 8015496:	f001 f823 	bl	80164e0 <__mcmp>
 801549a:	463a      	mov	r2, r7
 801549c:	9003      	str	r0, [sp, #12]
 801549e:	4631      	mov	r1, r6
 80154a0:	4620      	mov	r0, r4
 80154a2:	f001 f839 	bl	8016518 <__mdiff>
 80154a6:	68c2      	ldr	r2, [r0, #12]
 80154a8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80154ac:	4605      	mov	r5, r0
 80154ae:	bb02      	cbnz	r2, 80154f2 <_dtoa_r+0xa62>
 80154b0:	4601      	mov	r1, r0
 80154b2:	ee18 0a10 	vmov	r0, s16
 80154b6:	f001 f813 	bl	80164e0 <__mcmp>
 80154ba:	4602      	mov	r2, r0
 80154bc:	4629      	mov	r1, r5
 80154be:	4620      	mov	r0, r4
 80154c0:	9207      	str	r2, [sp, #28]
 80154c2:	f000 fd81 	bl	8015fc8 <_Bfree>
 80154c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80154ca:	ea43 0102 	orr.w	r1, r3, r2
 80154ce:	9b04      	ldr	r3, [sp, #16]
 80154d0:	430b      	orrs	r3, r1
 80154d2:	464d      	mov	r5, r9
 80154d4:	d10f      	bne.n	80154f6 <_dtoa_r+0xa66>
 80154d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80154da:	d02a      	beq.n	8015532 <_dtoa_r+0xaa2>
 80154dc:	9b03      	ldr	r3, [sp, #12]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	dd02      	ble.n	80154e8 <_dtoa_r+0xa58>
 80154e2:	9b02      	ldr	r3, [sp, #8]
 80154e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80154e8:	f88b a000 	strb.w	sl, [fp]
 80154ec:	e775      	b.n	80153da <_dtoa_r+0x94a>
 80154ee:	4638      	mov	r0, r7
 80154f0:	e7ba      	b.n	8015468 <_dtoa_r+0x9d8>
 80154f2:	2201      	movs	r2, #1
 80154f4:	e7e2      	b.n	80154bc <_dtoa_r+0xa2c>
 80154f6:	9b03      	ldr	r3, [sp, #12]
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	db04      	blt.n	8015506 <_dtoa_r+0xa76>
 80154fc:	9906      	ldr	r1, [sp, #24]
 80154fe:	430b      	orrs	r3, r1
 8015500:	9904      	ldr	r1, [sp, #16]
 8015502:	430b      	orrs	r3, r1
 8015504:	d122      	bne.n	801554c <_dtoa_r+0xabc>
 8015506:	2a00      	cmp	r2, #0
 8015508:	ddee      	ble.n	80154e8 <_dtoa_r+0xa58>
 801550a:	ee18 1a10 	vmov	r1, s16
 801550e:	2201      	movs	r2, #1
 8015510:	4620      	mov	r0, r4
 8015512:	f000 ff75 	bl	8016400 <__lshift>
 8015516:	4631      	mov	r1, r6
 8015518:	ee08 0a10 	vmov	s16, r0
 801551c:	f000 ffe0 	bl	80164e0 <__mcmp>
 8015520:	2800      	cmp	r0, #0
 8015522:	dc03      	bgt.n	801552c <_dtoa_r+0xa9c>
 8015524:	d1e0      	bne.n	80154e8 <_dtoa_r+0xa58>
 8015526:	f01a 0f01 	tst.w	sl, #1
 801552a:	d0dd      	beq.n	80154e8 <_dtoa_r+0xa58>
 801552c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015530:	d1d7      	bne.n	80154e2 <_dtoa_r+0xa52>
 8015532:	2339      	movs	r3, #57	; 0x39
 8015534:	f88b 3000 	strb.w	r3, [fp]
 8015538:	462b      	mov	r3, r5
 801553a:	461d      	mov	r5, r3
 801553c:	3b01      	subs	r3, #1
 801553e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015542:	2a39      	cmp	r2, #57	; 0x39
 8015544:	d071      	beq.n	801562a <_dtoa_r+0xb9a>
 8015546:	3201      	adds	r2, #1
 8015548:	701a      	strb	r2, [r3, #0]
 801554a:	e746      	b.n	80153da <_dtoa_r+0x94a>
 801554c:	2a00      	cmp	r2, #0
 801554e:	dd07      	ble.n	8015560 <_dtoa_r+0xad0>
 8015550:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015554:	d0ed      	beq.n	8015532 <_dtoa_r+0xaa2>
 8015556:	f10a 0301 	add.w	r3, sl, #1
 801555a:	f88b 3000 	strb.w	r3, [fp]
 801555e:	e73c      	b.n	80153da <_dtoa_r+0x94a>
 8015560:	9b05      	ldr	r3, [sp, #20]
 8015562:	f809 ac01 	strb.w	sl, [r9, #-1]
 8015566:	4599      	cmp	r9, r3
 8015568:	d047      	beq.n	80155fa <_dtoa_r+0xb6a>
 801556a:	ee18 1a10 	vmov	r1, s16
 801556e:	2300      	movs	r3, #0
 8015570:	220a      	movs	r2, #10
 8015572:	4620      	mov	r0, r4
 8015574:	f000 fd4a 	bl	801600c <__multadd>
 8015578:	45b8      	cmp	r8, r7
 801557a:	ee08 0a10 	vmov	s16, r0
 801557e:	f04f 0300 	mov.w	r3, #0
 8015582:	f04f 020a 	mov.w	r2, #10
 8015586:	4641      	mov	r1, r8
 8015588:	4620      	mov	r0, r4
 801558a:	d106      	bne.n	801559a <_dtoa_r+0xb0a>
 801558c:	f000 fd3e 	bl	801600c <__multadd>
 8015590:	4680      	mov	r8, r0
 8015592:	4607      	mov	r7, r0
 8015594:	f109 0901 	add.w	r9, r9, #1
 8015598:	e772      	b.n	8015480 <_dtoa_r+0x9f0>
 801559a:	f000 fd37 	bl	801600c <__multadd>
 801559e:	4639      	mov	r1, r7
 80155a0:	4680      	mov	r8, r0
 80155a2:	2300      	movs	r3, #0
 80155a4:	220a      	movs	r2, #10
 80155a6:	4620      	mov	r0, r4
 80155a8:	f000 fd30 	bl	801600c <__multadd>
 80155ac:	4607      	mov	r7, r0
 80155ae:	e7f1      	b.n	8015594 <_dtoa_r+0xb04>
 80155b0:	9b03      	ldr	r3, [sp, #12]
 80155b2:	9302      	str	r3, [sp, #8]
 80155b4:	9d01      	ldr	r5, [sp, #4]
 80155b6:	ee18 0a10 	vmov	r0, s16
 80155ba:	4631      	mov	r1, r6
 80155bc:	f7ff f9da 	bl	8014974 <quorem>
 80155c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80155c4:	9b01      	ldr	r3, [sp, #4]
 80155c6:	f805 ab01 	strb.w	sl, [r5], #1
 80155ca:	1aea      	subs	r2, r5, r3
 80155cc:	9b02      	ldr	r3, [sp, #8]
 80155ce:	4293      	cmp	r3, r2
 80155d0:	dd09      	ble.n	80155e6 <_dtoa_r+0xb56>
 80155d2:	ee18 1a10 	vmov	r1, s16
 80155d6:	2300      	movs	r3, #0
 80155d8:	220a      	movs	r2, #10
 80155da:	4620      	mov	r0, r4
 80155dc:	f000 fd16 	bl	801600c <__multadd>
 80155e0:	ee08 0a10 	vmov	s16, r0
 80155e4:	e7e7      	b.n	80155b6 <_dtoa_r+0xb26>
 80155e6:	9b02      	ldr	r3, [sp, #8]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	bfc8      	it	gt
 80155ec:	461d      	movgt	r5, r3
 80155ee:	9b01      	ldr	r3, [sp, #4]
 80155f0:	bfd8      	it	le
 80155f2:	2501      	movle	r5, #1
 80155f4:	441d      	add	r5, r3
 80155f6:	f04f 0800 	mov.w	r8, #0
 80155fa:	ee18 1a10 	vmov	r1, s16
 80155fe:	2201      	movs	r2, #1
 8015600:	4620      	mov	r0, r4
 8015602:	f000 fefd 	bl	8016400 <__lshift>
 8015606:	4631      	mov	r1, r6
 8015608:	ee08 0a10 	vmov	s16, r0
 801560c:	f000 ff68 	bl	80164e0 <__mcmp>
 8015610:	2800      	cmp	r0, #0
 8015612:	dc91      	bgt.n	8015538 <_dtoa_r+0xaa8>
 8015614:	d102      	bne.n	801561c <_dtoa_r+0xb8c>
 8015616:	f01a 0f01 	tst.w	sl, #1
 801561a:	d18d      	bne.n	8015538 <_dtoa_r+0xaa8>
 801561c:	462b      	mov	r3, r5
 801561e:	461d      	mov	r5, r3
 8015620:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015624:	2a30      	cmp	r2, #48	; 0x30
 8015626:	d0fa      	beq.n	801561e <_dtoa_r+0xb8e>
 8015628:	e6d7      	b.n	80153da <_dtoa_r+0x94a>
 801562a:	9a01      	ldr	r2, [sp, #4]
 801562c:	429a      	cmp	r2, r3
 801562e:	d184      	bne.n	801553a <_dtoa_r+0xaaa>
 8015630:	9b00      	ldr	r3, [sp, #0]
 8015632:	3301      	adds	r3, #1
 8015634:	9300      	str	r3, [sp, #0]
 8015636:	2331      	movs	r3, #49	; 0x31
 8015638:	7013      	strb	r3, [r2, #0]
 801563a:	e6ce      	b.n	80153da <_dtoa_r+0x94a>
 801563c:	4b09      	ldr	r3, [pc, #36]	; (8015664 <_dtoa_r+0xbd4>)
 801563e:	f7ff ba95 	b.w	8014b6c <_dtoa_r+0xdc>
 8015642:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015644:	2b00      	cmp	r3, #0
 8015646:	f47f aa6e 	bne.w	8014b26 <_dtoa_r+0x96>
 801564a:	4b07      	ldr	r3, [pc, #28]	; (8015668 <_dtoa_r+0xbd8>)
 801564c:	f7ff ba8e 	b.w	8014b6c <_dtoa_r+0xdc>
 8015650:	9b02      	ldr	r3, [sp, #8]
 8015652:	2b00      	cmp	r3, #0
 8015654:	dcae      	bgt.n	80155b4 <_dtoa_r+0xb24>
 8015656:	9b06      	ldr	r3, [sp, #24]
 8015658:	2b02      	cmp	r3, #2
 801565a:	f73f aea8 	bgt.w	80153ae <_dtoa_r+0x91e>
 801565e:	e7a9      	b.n	80155b4 <_dtoa_r+0xb24>
 8015660:	08018fa7 	.word	0x08018fa7
 8015664:	08018eb4 	.word	0x08018eb4
 8015668:	08018f28 	.word	0x08018f28

0801566c <__sflush_r>:
 801566c:	898a      	ldrh	r2, [r1, #12]
 801566e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015672:	4605      	mov	r5, r0
 8015674:	0710      	lsls	r0, r2, #28
 8015676:	460c      	mov	r4, r1
 8015678:	d458      	bmi.n	801572c <__sflush_r+0xc0>
 801567a:	684b      	ldr	r3, [r1, #4]
 801567c:	2b00      	cmp	r3, #0
 801567e:	dc05      	bgt.n	801568c <__sflush_r+0x20>
 8015680:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015682:	2b00      	cmp	r3, #0
 8015684:	dc02      	bgt.n	801568c <__sflush_r+0x20>
 8015686:	2000      	movs	r0, #0
 8015688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801568c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801568e:	2e00      	cmp	r6, #0
 8015690:	d0f9      	beq.n	8015686 <__sflush_r+0x1a>
 8015692:	2300      	movs	r3, #0
 8015694:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015698:	682f      	ldr	r7, [r5, #0]
 801569a:	602b      	str	r3, [r5, #0]
 801569c:	d032      	beq.n	8015704 <__sflush_r+0x98>
 801569e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80156a0:	89a3      	ldrh	r3, [r4, #12]
 80156a2:	075a      	lsls	r2, r3, #29
 80156a4:	d505      	bpl.n	80156b2 <__sflush_r+0x46>
 80156a6:	6863      	ldr	r3, [r4, #4]
 80156a8:	1ac0      	subs	r0, r0, r3
 80156aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80156ac:	b10b      	cbz	r3, 80156b2 <__sflush_r+0x46>
 80156ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80156b0:	1ac0      	subs	r0, r0, r3
 80156b2:	2300      	movs	r3, #0
 80156b4:	4602      	mov	r2, r0
 80156b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80156b8:	6a21      	ldr	r1, [r4, #32]
 80156ba:	4628      	mov	r0, r5
 80156bc:	47b0      	blx	r6
 80156be:	1c43      	adds	r3, r0, #1
 80156c0:	89a3      	ldrh	r3, [r4, #12]
 80156c2:	d106      	bne.n	80156d2 <__sflush_r+0x66>
 80156c4:	6829      	ldr	r1, [r5, #0]
 80156c6:	291d      	cmp	r1, #29
 80156c8:	d82c      	bhi.n	8015724 <__sflush_r+0xb8>
 80156ca:	4a2a      	ldr	r2, [pc, #168]	; (8015774 <__sflush_r+0x108>)
 80156cc:	40ca      	lsrs	r2, r1
 80156ce:	07d6      	lsls	r6, r2, #31
 80156d0:	d528      	bpl.n	8015724 <__sflush_r+0xb8>
 80156d2:	2200      	movs	r2, #0
 80156d4:	6062      	str	r2, [r4, #4]
 80156d6:	04d9      	lsls	r1, r3, #19
 80156d8:	6922      	ldr	r2, [r4, #16]
 80156da:	6022      	str	r2, [r4, #0]
 80156dc:	d504      	bpl.n	80156e8 <__sflush_r+0x7c>
 80156de:	1c42      	adds	r2, r0, #1
 80156e0:	d101      	bne.n	80156e6 <__sflush_r+0x7a>
 80156e2:	682b      	ldr	r3, [r5, #0]
 80156e4:	b903      	cbnz	r3, 80156e8 <__sflush_r+0x7c>
 80156e6:	6560      	str	r0, [r4, #84]	; 0x54
 80156e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80156ea:	602f      	str	r7, [r5, #0]
 80156ec:	2900      	cmp	r1, #0
 80156ee:	d0ca      	beq.n	8015686 <__sflush_r+0x1a>
 80156f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80156f4:	4299      	cmp	r1, r3
 80156f6:	d002      	beq.n	80156fe <__sflush_r+0x92>
 80156f8:	4628      	mov	r0, r5
 80156fa:	f001 f8fd 	bl	80168f8 <_free_r>
 80156fe:	2000      	movs	r0, #0
 8015700:	6360      	str	r0, [r4, #52]	; 0x34
 8015702:	e7c1      	b.n	8015688 <__sflush_r+0x1c>
 8015704:	6a21      	ldr	r1, [r4, #32]
 8015706:	2301      	movs	r3, #1
 8015708:	4628      	mov	r0, r5
 801570a:	47b0      	blx	r6
 801570c:	1c41      	adds	r1, r0, #1
 801570e:	d1c7      	bne.n	80156a0 <__sflush_r+0x34>
 8015710:	682b      	ldr	r3, [r5, #0]
 8015712:	2b00      	cmp	r3, #0
 8015714:	d0c4      	beq.n	80156a0 <__sflush_r+0x34>
 8015716:	2b1d      	cmp	r3, #29
 8015718:	d001      	beq.n	801571e <__sflush_r+0xb2>
 801571a:	2b16      	cmp	r3, #22
 801571c:	d101      	bne.n	8015722 <__sflush_r+0xb6>
 801571e:	602f      	str	r7, [r5, #0]
 8015720:	e7b1      	b.n	8015686 <__sflush_r+0x1a>
 8015722:	89a3      	ldrh	r3, [r4, #12]
 8015724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015728:	81a3      	strh	r3, [r4, #12]
 801572a:	e7ad      	b.n	8015688 <__sflush_r+0x1c>
 801572c:	690f      	ldr	r7, [r1, #16]
 801572e:	2f00      	cmp	r7, #0
 8015730:	d0a9      	beq.n	8015686 <__sflush_r+0x1a>
 8015732:	0793      	lsls	r3, r2, #30
 8015734:	680e      	ldr	r6, [r1, #0]
 8015736:	bf08      	it	eq
 8015738:	694b      	ldreq	r3, [r1, #20]
 801573a:	600f      	str	r7, [r1, #0]
 801573c:	bf18      	it	ne
 801573e:	2300      	movne	r3, #0
 8015740:	eba6 0807 	sub.w	r8, r6, r7
 8015744:	608b      	str	r3, [r1, #8]
 8015746:	f1b8 0f00 	cmp.w	r8, #0
 801574a:	dd9c      	ble.n	8015686 <__sflush_r+0x1a>
 801574c:	6a21      	ldr	r1, [r4, #32]
 801574e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015750:	4643      	mov	r3, r8
 8015752:	463a      	mov	r2, r7
 8015754:	4628      	mov	r0, r5
 8015756:	47b0      	blx	r6
 8015758:	2800      	cmp	r0, #0
 801575a:	dc06      	bgt.n	801576a <__sflush_r+0xfe>
 801575c:	89a3      	ldrh	r3, [r4, #12]
 801575e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015762:	81a3      	strh	r3, [r4, #12]
 8015764:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015768:	e78e      	b.n	8015688 <__sflush_r+0x1c>
 801576a:	4407      	add	r7, r0
 801576c:	eba8 0800 	sub.w	r8, r8, r0
 8015770:	e7e9      	b.n	8015746 <__sflush_r+0xda>
 8015772:	bf00      	nop
 8015774:	20400001 	.word	0x20400001

08015778 <_fflush_r>:
 8015778:	b538      	push	{r3, r4, r5, lr}
 801577a:	690b      	ldr	r3, [r1, #16]
 801577c:	4605      	mov	r5, r0
 801577e:	460c      	mov	r4, r1
 8015780:	b913      	cbnz	r3, 8015788 <_fflush_r+0x10>
 8015782:	2500      	movs	r5, #0
 8015784:	4628      	mov	r0, r5
 8015786:	bd38      	pop	{r3, r4, r5, pc}
 8015788:	b118      	cbz	r0, 8015792 <_fflush_r+0x1a>
 801578a:	6983      	ldr	r3, [r0, #24]
 801578c:	b90b      	cbnz	r3, 8015792 <_fflush_r+0x1a>
 801578e:	f7fd fa3f 	bl	8012c10 <__sinit>
 8015792:	4b14      	ldr	r3, [pc, #80]	; (80157e4 <_fflush_r+0x6c>)
 8015794:	429c      	cmp	r4, r3
 8015796:	d11b      	bne.n	80157d0 <_fflush_r+0x58>
 8015798:	686c      	ldr	r4, [r5, #4]
 801579a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d0ef      	beq.n	8015782 <_fflush_r+0xa>
 80157a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80157a4:	07d0      	lsls	r0, r2, #31
 80157a6:	d404      	bmi.n	80157b2 <_fflush_r+0x3a>
 80157a8:	0599      	lsls	r1, r3, #22
 80157aa:	d402      	bmi.n	80157b2 <_fflush_r+0x3a>
 80157ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80157ae:	f7fd fb9e 	bl	8012eee <__retarget_lock_acquire_recursive>
 80157b2:	4628      	mov	r0, r5
 80157b4:	4621      	mov	r1, r4
 80157b6:	f7ff ff59 	bl	801566c <__sflush_r>
 80157ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80157bc:	07da      	lsls	r2, r3, #31
 80157be:	4605      	mov	r5, r0
 80157c0:	d4e0      	bmi.n	8015784 <_fflush_r+0xc>
 80157c2:	89a3      	ldrh	r3, [r4, #12]
 80157c4:	059b      	lsls	r3, r3, #22
 80157c6:	d4dd      	bmi.n	8015784 <_fflush_r+0xc>
 80157c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80157ca:	f7fd fb91 	bl	8012ef0 <__retarget_lock_release_recursive>
 80157ce:	e7d9      	b.n	8015784 <_fflush_r+0xc>
 80157d0:	4b05      	ldr	r3, [pc, #20]	; (80157e8 <_fflush_r+0x70>)
 80157d2:	429c      	cmp	r4, r3
 80157d4:	d101      	bne.n	80157da <_fflush_r+0x62>
 80157d6:	68ac      	ldr	r4, [r5, #8]
 80157d8:	e7df      	b.n	801579a <_fflush_r+0x22>
 80157da:	4b04      	ldr	r3, [pc, #16]	; (80157ec <_fflush_r+0x74>)
 80157dc:	429c      	cmp	r4, r3
 80157de:	bf08      	it	eq
 80157e0:	68ec      	ldreq	r4, [r5, #12]
 80157e2:	e7da      	b.n	801579a <_fflush_r+0x22>
 80157e4:	08018e60 	.word	0x08018e60
 80157e8:	08018e80 	.word	0x08018e80
 80157ec:	08018e40 	.word	0x08018e40

080157f0 <rshift>:
 80157f0:	6903      	ldr	r3, [r0, #16]
 80157f2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80157f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80157fa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80157fe:	f100 0414 	add.w	r4, r0, #20
 8015802:	dd45      	ble.n	8015890 <rshift+0xa0>
 8015804:	f011 011f 	ands.w	r1, r1, #31
 8015808:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801580c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015810:	d10c      	bne.n	801582c <rshift+0x3c>
 8015812:	f100 0710 	add.w	r7, r0, #16
 8015816:	4629      	mov	r1, r5
 8015818:	42b1      	cmp	r1, r6
 801581a:	d334      	bcc.n	8015886 <rshift+0x96>
 801581c:	1a9b      	subs	r3, r3, r2
 801581e:	009b      	lsls	r3, r3, #2
 8015820:	1eea      	subs	r2, r5, #3
 8015822:	4296      	cmp	r6, r2
 8015824:	bf38      	it	cc
 8015826:	2300      	movcc	r3, #0
 8015828:	4423      	add	r3, r4
 801582a:	e015      	b.n	8015858 <rshift+0x68>
 801582c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015830:	f1c1 0820 	rsb	r8, r1, #32
 8015834:	40cf      	lsrs	r7, r1
 8015836:	f105 0e04 	add.w	lr, r5, #4
 801583a:	46a1      	mov	r9, r4
 801583c:	4576      	cmp	r6, lr
 801583e:	46f4      	mov	ip, lr
 8015840:	d815      	bhi.n	801586e <rshift+0x7e>
 8015842:	1a9a      	subs	r2, r3, r2
 8015844:	0092      	lsls	r2, r2, #2
 8015846:	3a04      	subs	r2, #4
 8015848:	3501      	adds	r5, #1
 801584a:	42ae      	cmp	r6, r5
 801584c:	bf38      	it	cc
 801584e:	2200      	movcc	r2, #0
 8015850:	18a3      	adds	r3, r4, r2
 8015852:	50a7      	str	r7, [r4, r2]
 8015854:	b107      	cbz	r7, 8015858 <rshift+0x68>
 8015856:	3304      	adds	r3, #4
 8015858:	1b1a      	subs	r2, r3, r4
 801585a:	42a3      	cmp	r3, r4
 801585c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015860:	bf08      	it	eq
 8015862:	2300      	moveq	r3, #0
 8015864:	6102      	str	r2, [r0, #16]
 8015866:	bf08      	it	eq
 8015868:	6143      	streq	r3, [r0, #20]
 801586a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801586e:	f8dc c000 	ldr.w	ip, [ip]
 8015872:	fa0c fc08 	lsl.w	ip, ip, r8
 8015876:	ea4c 0707 	orr.w	r7, ip, r7
 801587a:	f849 7b04 	str.w	r7, [r9], #4
 801587e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015882:	40cf      	lsrs	r7, r1
 8015884:	e7da      	b.n	801583c <rshift+0x4c>
 8015886:	f851 cb04 	ldr.w	ip, [r1], #4
 801588a:	f847 cf04 	str.w	ip, [r7, #4]!
 801588e:	e7c3      	b.n	8015818 <rshift+0x28>
 8015890:	4623      	mov	r3, r4
 8015892:	e7e1      	b.n	8015858 <rshift+0x68>

08015894 <__hexdig_fun>:
 8015894:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015898:	2b09      	cmp	r3, #9
 801589a:	d802      	bhi.n	80158a2 <__hexdig_fun+0xe>
 801589c:	3820      	subs	r0, #32
 801589e:	b2c0      	uxtb	r0, r0
 80158a0:	4770      	bx	lr
 80158a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80158a6:	2b05      	cmp	r3, #5
 80158a8:	d801      	bhi.n	80158ae <__hexdig_fun+0x1a>
 80158aa:	3847      	subs	r0, #71	; 0x47
 80158ac:	e7f7      	b.n	801589e <__hexdig_fun+0xa>
 80158ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80158b2:	2b05      	cmp	r3, #5
 80158b4:	d801      	bhi.n	80158ba <__hexdig_fun+0x26>
 80158b6:	3827      	subs	r0, #39	; 0x27
 80158b8:	e7f1      	b.n	801589e <__hexdig_fun+0xa>
 80158ba:	2000      	movs	r0, #0
 80158bc:	4770      	bx	lr
	...

080158c0 <__gethex>:
 80158c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158c4:	ed2d 8b02 	vpush	{d8}
 80158c8:	b089      	sub	sp, #36	; 0x24
 80158ca:	ee08 0a10 	vmov	s16, r0
 80158ce:	9304      	str	r3, [sp, #16]
 80158d0:	4bb4      	ldr	r3, [pc, #720]	; (8015ba4 <__gethex+0x2e4>)
 80158d2:	681b      	ldr	r3, [r3, #0]
 80158d4:	9301      	str	r3, [sp, #4]
 80158d6:	4618      	mov	r0, r3
 80158d8:	468b      	mov	fp, r1
 80158da:	4690      	mov	r8, r2
 80158dc:	f7ea fc78 	bl	80001d0 <strlen>
 80158e0:	9b01      	ldr	r3, [sp, #4]
 80158e2:	f8db 2000 	ldr.w	r2, [fp]
 80158e6:	4403      	add	r3, r0
 80158e8:	4682      	mov	sl, r0
 80158ea:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80158ee:	9305      	str	r3, [sp, #20]
 80158f0:	1c93      	adds	r3, r2, #2
 80158f2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80158f6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80158fa:	32fe      	adds	r2, #254	; 0xfe
 80158fc:	18d1      	adds	r1, r2, r3
 80158fe:	461f      	mov	r7, r3
 8015900:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015904:	9100      	str	r1, [sp, #0]
 8015906:	2830      	cmp	r0, #48	; 0x30
 8015908:	d0f8      	beq.n	80158fc <__gethex+0x3c>
 801590a:	f7ff ffc3 	bl	8015894 <__hexdig_fun>
 801590e:	4604      	mov	r4, r0
 8015910:	2800      	cmp	r0, #0
 8015912:	d13a      	bne.n	801598a <__gethex+0xca>
 8015914:	9901      	ldr	r1, [sp, #4]
 8015916:	4652      	mov	r2, sl
 8015918:	4638      	mov	r0, r7
 801591a:	f7fe f8e9 	bl	8013af0 <strncmp>
 801591e:	4605      	mov	r5, r0
 8015920:	2800      	cmp	r0, #0
 8015922:	d168      	bne.n	80159f6 <__gethex+0x136>
 8015924:	f817 000a 	ldrb.w	r0, [r7, sl]
 8015928:	eb07 060a 	add.w	r6, r7, sl
 801592c:	f7ff ffb2 	bl	8015894 <__hexdig_fun>
 8015930:	2800      	cmp	r0, #0
 8015932:	d062      	beq.n	80159fa <__gethex+0x13a>
 8015934:	4633      	mov	r3, r6
 8015936:	7818      	ldrb	r0, [r3, #0]
 8015938:	2830      	cmp	r0, #48	; 0x30
 801593a:	461f      	mov	r7, r3
 801593c:	f103 0301 	add.w	r3, r3, #1
 8015940:	d0f9      	beq.n	8015936 <__gethex+0x76>
 8015942:	f7ff ffa7 	bl	8015894 <__hexdig_fun>
 8015946:	2301      	movs	r3, #1
 8015948:	fab0 f480 	clz	r4, r0
 801594c:	0964      	lsrs	r4, r4, #5
 801594e:	4635      	mov	r5, r6
 8015950:	9300      	str	r3, [sp, #0]
 8015952:	463a      	mov	r2, r7
 8015954:	4616      	mov	r6, r2
 8015956:	3201      	adds	r2, #1
 8015958:	7830      	ldrb	r0, [r6, #0]
 801595a:	f7ff ff9b 	bl	8015894 <__hexdig_fun>
 801595e:	2800      	cmp	r0, #0
 8015960:	d1f8      	bne.n	8015954 <__gethex+0x94>
 8015962:	9901      	ldr	r1, [sp, #4]
 8015964:	4652      	mov	r2, sl
 8015966:	4630      	mov	r0, r6
 8015968:	f7fe f8c2 	bl	8013af0 <strncmp>
 801596c:	b980      	cbnz	r0, 8015990 <__gethex+0xd0>
 801596e:	b94d      	cbnz	r5, 8015984 <__gethex+0xc4>
 8015970:	eb06 050a 	add.w	r5, r6, sl
 8015974:	462a      	mov	r2, r5
 8015976:	4616      	mov	r6, r2
 8015978:	3201      	adds	r2, #1
 801597a:	7830      	ldrb	r0, [r6, #0]
 801597c:	f7ff ff8a 	bl	8015894 <__hexdig_fun>
 8015980:	2800      	cmp	r0, #0
 8015982:	d1f8      	bne.n	8015976 <__gethex+0xb6>
 8015984:	1bad      	subs	r5, r5, r6
 8015986:	00ad      	lsls	r5, r5, #2
 8015988:	e004      	b.n	8015994 <__gethex+0xd4>
 801598a:	2400      	movs	r4, #0
 801598c:	4625      	mov	r5, r4
 801598e:	e7e0      	b.n	8015952 <__gethex+0x92>
 8015990:	2d00      	cmp	r5, #0
 8015992:	d1f7      	bne.n	8015984 <__gethex+0xc4>
 8015994:	7833      	ldrb	r3, [r6, #0]
 8015996:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801599a:	2b50      	cmp	r3, #80	; 0x50
 801599c:	d13b      	bne.n	8015a16 <__gethex+0x156>
 801599e:	7873      	ldrb	r3, [r6, #1]
 80159a0:	2b2b      	cmp	r3, #43	; 0x2b
 80159a2:	d02c      	beq.n	80159fe <__gethex+0x13e>
 80159a4:	2b2d      	cmp	r3, #45	; 0x2d
 80159a6:	d02e      	beq.n	8015a06 <__gethex+0x146>
 80159a8:	1c71      	adds	r1, r6, #1
 80159aa:	f04f 0900 	mov.w	r9, #0
 80159ae:	7808      	ldrb	r0, [r1, #0]
 80159b0:	f7ff ff70 	bl	8015894 <__hexdig_fun>
 80159b4:	1e43      	subs	r3, r0, #1
 80159b6:	b2db      	uxtb	r3, r3
 80159b8:	2b18      	cmp	r3, #24
 80159ba:	d82c      	bhi.n	8015a16 <__gethex+0x156>
 80159bc:	f1a0 0210 	sub.w	r2, r0, #16
 80159c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80159c4:	f7ff ff66 	bl	8015894 <__hexdig_fun>
 80159c8:	1e43      	subs	r3, r0, #1
 80159ca:	b2db      	uxtb	r3, r3
 80159cc:	2b18      	cmp	r3, #24
 80159ce:	d91d      	bls.n	8015a0c <__gethex+0x14c>
 80159d0:	f1b9 0f00 	cmp.w	r9, #0
 80159d4:	d000      	beq.n	80159d8 <__gethex+0x118>
 80159d6:	4252      	negs	r2, r2
 80159d8:	4415      	add	r5, r2
 80159da:	f8cb 1000 	str.w	r1, [fp]
 80159de:	b1e4      	cbz	r4, 8015a1a <__gethex+0x15a>
 80159e0:	9b00      	ldr	r3, [sp, #0]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	bf14      	ite	ne
 80159e6:	2700      	movne	r7, #0
 80159e8:	2706      	moveq	r7, #6
 80159ea:	4638      	mov	r0, r7
 80159ec:	b009      	add	sp, #36	; 0x24
 80159ee:	ecbd 8b02 	vpop	{d8}
 80159f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159f6:	463e      	mov	r6, r7
 80159f8:	4625      	mov	r5, r4
 80159fa:	2401      	movs	r4, #1
 80159fc:	e7ca      	b.n	8015994 <__gethex+0xd4>
 80159fe:	f04f 0900 	mov.w	r9, #0
 8015a02:	1cb1      	adds	r1, r6, #2
 8015a04:	e7d3      	b.n	80159ae <__gethex+0xee>
 8015a06:	f04f 0901 	mov.w	r9, #1
 8015a0a:	e7fa      	b.n	8015a02 <__gethex+0x142>
 8015a0c:	230a      	movs	r3, #10
 8015a0e:	fb03 0202 	mla	r2, r3, r2, r0
 8015a12:	3a10      	subs	r2, #16
 8015a14:	e7d4      	b.n	80159c0 <__gethex+0x100>
 8015a16:	4631      	mov	r1, r6
 8015a18:	e7df      	b.n	80159da <__gethex+0x11a>
 8015a1a:	1bf3      	subs	r3, r6, r7
 8015a1c:	3b01      	subs	r3, #1
 8015a1e:	4621      	mov	r1, r4
 8015a20:	2b07      	cmp	r3, #7
 8015a22:	dc0b      	bgt.n	8015a3c <__gethex+0x17c>
 8015a24:	ee18 0a10 	vmov	r0, s16
 8015a28:	f000 fa8e 	bl	8015f48 <_Balloc>
 8015a2c:	4604      	mov	r4, r0
 8015a2e:	b940      	cbnz	r0, 8015a42 <__gethex+0x182>
 8015a30:	4b5d      	ldr	r3, [pc, #372]	; (8015ba8 <__gethex+0x2e8>)
 8015a32:	4602      	mov	r2, r0
 8015a34:	21de      	movs	r1, #222	; 0xde
 8015a36:	485d      	ldr	r0, [pc, #372]	; (8015bac <__gethex+0x2ec>)
 8015a38:	f001 f930 	bl	8016c9c <__assert_func>
 8015a3c:	3101      	adds	r1, #1
 8015a3e:	105b      	asrs	r3, r3, #1
 8015a40:	e7ee      	b.n	8015a20 <__gethex+0x160>
 8015a42:	f100 0914 	add.w	r9, r0, #20
 8015a46:	f04f 0b00 	mov.w	fp, #0
 8015a4a:	f1ca 0301 	rsb	r3, sl, #1
 8015a4e:	f8cd 9008 	str.w	r9, [sp, #8]
 8015a52:	f8cd b000 	str.w	fp, [sp]
 8015a56:	9306      	str	r3, [sp, #24]
 8015a58:	42b7      	cmp	r7, r6
 8015a5a:	d340      	bcc.n	8015ade <__gethex+0x21e>
 8015a5c:	9802      	ldr	r0, [sp, #8]
 8015a5e:	9b00      	ldr	r3, [sp, #0]
 8015a60:	f840 3b04 	str.w	r3, [r0], #4
 8015a64:	eba0 0009 	sub.w	r0, r0, r9
 8015a68:	1080      	asrs	r0, r0, #2
 8015a6a:	0146      	lsls	r6, r0, #5
 8015a6c:	6120      	str	r0, [r4, #16]
 8015a6e:	4618      	mov	r0, r3
 8015a70:	f000 fb5c 	bl	801612c <__hi0bits>
 8015a74:	1a30      	subs	r0, r6, r0
 8015a76:	f8d8 6000 	ldr.w	r6, [r8]
 8015a7a:	42b0      	cmp	r0, r6
 8015a7c:	dd63      	ble.n	8015b46 <__gethex+0x286>
 8015a7e:	1b87      	subs	r7, r0, r6
 8015a80:	4639      	mov	r1, r7
 8015a82:	4620      	mov	r0, r4
 8015a84:	f000 ff00 	bl	8016888 <__any_on>
 8015a88:	4682      	mov	sl, r0
 8015a8a:	b1a8      	cbz	r0, 8015ab8 <__gethex+0x1f8>
 8015a8c:	1e7b      	subs	r3, r7, #1
 8015a8e:	1159      	asrs	r1, r3, #5
 8015a90:	f003 021f 	and.w	r2, r3, #31
 8015a94:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015a98:	f04f 0a01 	mov.w	sl, #1
 8015a9c:	fa0a f202 	lsl.w	r2, sl, r2
 8015aa0:	420a      	tst	r2, r1
 8015aa2:	d009      	beq.n	8015ab8 <__gethex+0x1f8>
 8015aa4:	4553      	cmp	r3, sl
 8015aa6:	dd05      	ble.n	8015ab4 <__gethex+0x1f4>
 8015aa8:	1eb9      	subs	r1, r7, #2
 8015aaa:	4620      	mov	r0, r4
 8015aac:	f000 feec 	bl	8016888 <__any_on>
 8015ab0:	2800      	cmp	r0, #0
 8015ab2:	d145      	bne.n	8015b40 <__gethex+0x280>
 8015ab4:	f04f 0a02 	mov.w	sl, #2
 8015ab8:	4639      	mov	r1, r7
 8015aba:	4620      	mov	r0, r4
 8015abc:	f7ff fe98 	bl	80157f0 <rshift>
 8015ac0:	443d      	add	r5, r7
 8015ac2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ac6:	42ab      	cmp	r3, r5
 8015ac8:	da4c      	bge.n	8015b64 <__gethex+0x2a4>
 8015aca:	ee18 0a10 	vmov	r0, s16
 8015ace:	4621      	mov	r1, r4
 8015ad0:	f000 fa7a 	bl	8015fc8 <_Bfree>
 8015ad4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015ad6:	2300      	movs	r3, #0
 8015ad8:	6013      	str	r3, [r2, #0]
 8015ada:	27a3      	movs	r7, #163	; 0xa3
 8015adc:	e785      	b.n	80159ea <__gethex+0x12a>
 8015ade:	1e73      	subs	r3, r6, #1
 8015ae0:	9a05      	ldr	r2, [sp, #20]
 8015ae2:	9303      	str	r3, [sp, #12]
 8015ae4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015ae8:	4293      	cmp	r3, r2
 8015aea:	d019      	beq.n	8015b20 <__gethex+0x260>
 8015aec:	f1bb 0f20 	cmp.w	fp, #32
 8015af0:	d107      	bne.n	8015b02 <__gethex+0x242>
 8015af2:	9b02      	ldr	r3, [sp, #8]
 8015af4:	9a00      	ldr	r2, [sp, #0]
 8015af6:	f843 2b04 	str.w	r2, [r3], #4
 8015afa:	9302      	str	r3, [sp, #8]
 8015afc:	2300      	movs	r3, #0
 8015afe:	9300      	str	r3, [sp, #0]
 8015b00:	469b      	mov	fp, r3
 8015b02:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015b06:	f7ff fec5 	bl	8015894 <__hexdig_fun>
 8015b0a:	9b00      	ldr	r3, [sp, #0]
 8015b0c:	f000 000f 	and.w	r0, r0, #15
 8015b10:	fa00 f00b 	lsl.w	r0, r0, fp
 8015b14:	4303      	orrs	r3, r0
 8015b16:	9300      	str	r3, [sp, #0]
 8015b18:	f10b 0b04 	add.w	fp, fp, #4
 8015b1c:	9b03      	ldr	r3, [sp, #12]
 8015b1e:	e00d      	b.n	8015b3c <__gethex+0x27c>
 8015b20:	9b03      	ldr	r3, [sp, #12]
 8015b22:	9a06      	ldr	r2, [sp, #24]
 8015b24:	4413      	add	r3, r2
 8015b26:	42bb      	cmp	r3, r7
 8015b28:	d3e0      	bcc.n	8015aec <__gethex+0x22c>
 8015b2a:	4618      	mov	r0, r3
 8015b2c:	9901      	ldr	r1, [sp, #4]
 8015b2e:	9307      	str	r3, [sp, #28]
 8015b30:	4652      	mov	r2, sl
 8015b32:	f7fd ffdd 	bl	8013af0 <strncmp>
 8015b36:	9b07      	ldr	r3, [sp, #28]
 8015b38:	2800      	cmp	r0, #0
 8015b3a:	d1d7      	bne.n	8015aec <__gethex+0x22c>
 8015b3c:	461e      	mov	r6, r3
 8015b3e:	e78b      	b.n	8015a58 <__gethex+0x198>
 8015b40:	f04f 0a03 	mov.w	sl, #3
 8015b44:	e7b8      	b.n	8015ab8 <__gethex+0x1f8>
 8015b46:	da0a      	bge.n	8015b5e <__gethex+0x29e>
 8015b48:	1a37      	subs	r7, r6, r0
 8015b4a:	4621      	mov	r1, r4
 8015b4c:	ee18 0a10 	vmov	r0, s16
 8015b50:	463a      	mov	r2, r7
 8015b52:	f000 fc55 	bl	8016400 <__lshift>
 8015b56:	1bed      	subs	r5, r5, r7
 8015b58:	4604      	mov	r4, r0
 8015b5a:	f100 0914 	add.w	r9, r0, #20
 8015b5e:	f04f 0a00 	mov.w	sl, #0
 8015b62:	e7ae      	b.n	8015ac2 <__gethex+0x202>
 8015b64:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015b68:	42a8      	cmp	r0, r5
 8015b6a:	dd72      	ble.n	8015c52 <__gethex+0x392>
 8015b6c:	1b45      	subs	r5, r0, r5
 8015b6e:	42ae      	cmp	r6, r5
 8015b70:	dc36      	bgt.n	8015be0 <__gethex+0x320>
 8015b72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015b76:	2b02      	cmp	r3, #2
 8015b78:	d02a      	beq.n	8015bd0 <__gethex+0x310>
 8015b7a:	2b03      	cmp	r3, #3
 8015b7c:	d02c      	beq.n	8015bd8 <__gethex+0x318>
 8015b7e:	2b01      	cmp	r3, #1
 8015b80:	d11c      	bne.n	8015bbc <__gethex+0x2fc>
 8015b82:	42ae      	cmp	r6, r5
 8015b84:	d11a      	bne.n	8015bbc <__gethex+0x2fc>
 8015b86:	2e01      	cmp	r6, #1
 8015b88:	d112      	bne.n	8015bb0 <__gethex+0x2f0>
 8015b8a:	9a04      	ldr	r2, [sp, #16]
 8015b8c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b90:	6013      	str	r3, [r2, #0]
 8015b92:	2301      	movs	r3, #1
 8015b94:	6123      	str	r3, [r4, #16]
 8015b96:	f8c9 3000 	str.w	r3, [r9]
 8015b9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015b9c:	2762      	movs	r7, #98	; 0x62
 8015b9e:	601c      	str	r4, [r3, #0]
 8015ba0:	e723      	b.n	80159ea <__gethex+0x12a>
 8015ba2:	bf00      	nop
 8015ba4:	08019020 	.word	0x08019020
 8015ba8:	08018fa7 	.word	0x08018fa7
 8015bac:	08018fb8 	.word	0x08018fb8
 8015bb0:	1e71      	subs	r1, r6, #1
 8015bb2:	4620      	mov	r0, r4
 8015bb4:	f000 fe68 	bl	8016888 <__any_on>
 8015bb8:	2800      	cmp	r0, #0
 8015bba:	d1e6      	bne.n	8015b8a <__gethex+0x2ca>
 8015bbc:	ee18 0a10 	vmov	r0, s16
 8015bc0:	4621      	mov	r1, r4
 8015bc2:	f000 fa01 	bl	8015fc8 <_Bfree>
 8015bc6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015bc8:	2300      	movs	r3, #0
 8015bca:	6013      	str	r3, [r2, #0]
 8015bcc:	2750      	movs	r7, #80	; 0x50
 8015bce:	e70c      	b.n	80159ea <__gethex+0x12a>
 8015bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d1f2      	bne.n	8015bbc <__gethex+0x2fc>
 8015bd6:	e7d8      	b.n	8015b8a <__gethex+0x2ca>
 8015bd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d1d5      	bne.n	8015b8a <__gethex+0x2ca>
 8015bde:	e7ed      	b.n	8015bbc <__gethex+0x2fc>
 8015be0:	1e6f      	subs	r7, r5, #1
 8015be2:	f1ba 0f00 	cmp.w	sl, #0
 8015be6:	d131      	bne.n	8015c4c <__gethex+0x38c>
 8015be8:	b127      	cbz	r7, 8015bf4 <__gethex+0x334>
 8015bea:	4639      	mov	r1, r7
 8015bec:	4620      	mov	r0, r4
 8015bee:	f000 fe4b 	bl	8016888 <__any_on>
 8015bf2:	4682      	mov	sl, r0
 8015bf4:	117b      	asrs	r3, r7, #5
 8015bf6:	2101      	movs	r1, #1
 8015bf8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8015bfc:	f007 071f 	and.w	r7, r7, #31
 8015c00:	fa01 f707 	lsl.w	r7, r1, r7
 8015c04:	421f      	tst	r7, r3
 8015c06:	4629      	mov	r1, r5
 8015c08:	4620      	mov	r0, r4
 8015c0a:	bf18      	it	ne
 8015c0c:	f04a 0a02 	orrne.w	sl, sl, #2
 8015c10:	1b76      	subs	r6, r6, r5
 8015c12:	f7ff fded 	bl	80157f0 <rshift>
 8015c16:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015c1a:	2702      	movs	r7, #2
 8015c1c:	f1ba 0f00 	cmp.w	sl, #0
 8015c20:	d048      	beq.n	8015cb4 <__gethex+0x3f4>
 8015c22:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015c26:	2b02      	cmp	r3, #2
 8015c28:	d015      	beq.n	8015c56 <__gethex+0x396>
 8015c2a:	2b03      	cmp	r3, #3
 8015c2c:	d017      	beq.n	8015c5e <__gethex+0x39e>
 8015c2e:	2b01      	cmp	r3, #1
 8015c30:	d109      	bne.n	8015c46 <__gethex+0x386>
 8015c32:	f01a 0f02 	tst.w	sl, #2
 8015c36:	d006      	beq.n	8015c46 <__gethex+0x386>
 8015c38:	f8d9 0000 	ldr.w	r0, [r9]
 8015c3c:	ea4a 0a00 	orr.w	sl, sl, r0
 8015c40:	f01a 0f01 	tst.w	sl, #1
 8015c44:	d10e      	bne.n	8015c64 <__gethex+0x3a4>
 8015c46:	f047 0710 	orr.w	r7, r7, #16
 8015c4a:	e033      	b.n	8015cb4 <__gethex+0x3f4>
 8015c4c:	f04f 0a01 	mov.w	sl, #1
 8015c50:	e7d0      	b.n	8015bf4 <__gethex+0x334>
 8015c52:	2701      	movs	r7, #1
 8015c54:	e7e2      	b.n	8015c1c <__gethex+0x35c>
 8015c56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c58:	f1c3 0301 	rsb	r3, r3, #1
 8015c5c:	9315      	str	r3, [sp, #84]	; 0x54
 8015c5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d0f0      	beq.n	8015c46 <__gethex+0x386>
 8015c64:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015c68:	f104 0314 	add.w	r3, r4, #20
 8015c6c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015c70:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015c74:	f04f 0c00 	mov.w	ip, #0
 8015c78:	4618      	mov	r0, r3
 8015c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c7e:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8015c82:	d01c      	beq.n	8015cbe <__gethex+0x3fe>
 8015c84:	3201      	adds	r2, #1
 8015c86:	6002      	str	r2, [r0, #0]
 8015c88:	2f02      	cmp	r7, #2
 8015c8a:	f104 0314 	add.w	r3, r4, #20
 8015c8e:	d13f      	bne.n	8015d10 <__gethex+0x450>
 8015c90:	f8d8 2000 	ldr.w	r2, [r8]
 8015c94:	3a01      	subs	r2, #1
 8015c96:	42b2      	cmp	r2, r6
 8015c98:	d10a      	bne.n	8015cb0 <__gethex+0x3f0>
 8015c9a:	1171      	asrs	r1, r6, #5
 8015c9c:	2201      	movs	r2, #1
 8015c9e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015ca2:	f006 061f 	and.w	r6, r6, #31
 8015ca6:	fa02 f606 	lsl.w	r6, r2, r6
 8015caa:	421e      	tst	r6, r3
 8015cac:	bf18      	it	ne
 8015cae:	4617      	movne	r7, r2
 8015cb0:	f047 0720 	orr.w	r7, r7, #32
 8015cb4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015cb6:	601c      	str	r4, [r3, #0]
 8015cb8:	9b04      	ldr	r3, [sp, #16]
 8015cba:	601d      	str	r5, [r3, #0]
 8015cbc:	e695      	b.n	80159ea <__gethex+0x12a>
 8015cbe:	4299      	cmp	r1, r3
 8015cc0:	f843 cc04 	str.w	ip, [r3, #-4]
 8015cc4:	d8d8      	bhi.n	8015c78 <__gethex+0x3b8>
 8015cc6:	68a3      	ldr	r3, [r4, #8]
 8015cc8:	459b      	cmp	fp, r3
 8015cca:	db19      	blt.n	8015d00 <__gethex+0x440>
 8015ccc:	6861      	ldr	r1, [r4, #4]
 8015cce:	ee18 0a10 	vmov	r0, s16
 8015cd2:	3101      	adds	r1, #1
 8015cd4:	f000 f938 	bl	8015f48 <_Balloc>
 8015cd8:	4681      	mov	r9, r0
 8015cda:	b918      	cbnz	r0, 8015ce4 <__gethex+0x424>
 8015cdc:	4b1a      	ldr	r3, [pc, #104]	; (8015d48 <__gethex+0x488>)
 8015cde:	4602      	mov	r2, r0
 8015ce0:	2184      	movs	r1, #132	; 0x84
 8015ce2:	e6a8      	b.n	8015a36 <__gethex+0x176>
 8015ce4:	6922      	ldr	r2, [r4, #16]
 8015ce6:	3202      	adds	r2, #2
 8015ce8:	f104 010c 	add.w	r1, r4, #12
 8015cec:	0092      	lsls	r2, r2, #2
 8015cee:	300c      	adds	r0, #12
 8015cf0:	f7fd f8ff 	bl	8012ef2 <memcpy>
 8015cf4:	4621      	mov	r1, r4
 8015cf6:	ee18 0a10 	vmov	r0, s16
 8015cfa:	f000 f965 	bl	8015fc8 <_Bfree>
 8015cfe:	464c      	mov	r4, r9
 8015d00:	6923      	ldr	r3, [r4, #16]
 8015d02:	1c5a      	adds	r2, r3, #1
 8015d04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015d08:	6122      	str	r2, [r4, #16]
 8015d0a:	2201      	movs	r2, #1
 8015d0c:	615a      	str	r2, [r3, #20]
 8015d0e:	e7bb      	b.n	8015c88 <__gethex+0x3c8>
 8015d10:	6922      	ldr	r2, [r4, #16]
 8015d12:	455a      	cmp	r2, fp
 8015d14:	dd0b      	ble.n	8015d2e <__gethex+0x46e>
 8015d16:	2101      	movs	r1, #1
 8015d18:	4620      	mov	r0, r4
 8015d1a:	f7ff fd69 	bl	80157f0 <rshift>
 8015d1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015d22:	3501      	adds	r5, #1
 8015d24:	42ab      	cmp	r3, r5
 8015d26:	f6ff aed0 	blt.w	8015aca <__gethex+0x20a>
 8015d2a:	2701      	movs	r7, #1
 8015d2c:	e7c0      	b.n	8015cb0 <__gethex+0x3f0>
 8015d2e:	f016 061f 	ands.w	r6, r6, #31
 8015d32:	d0fa      	beq.n	8015d2a <__gethex+0x46a>
 8015d34:	4453      	add	r3, sl
 8015d36:	f1c6 0620 	rsb	r6, r6, #32
 8015d3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015d3e:	f000 f9f5 	bl	801612c <__hi0bits>
 8015d42:	42b0      	cmp	r0, r6
 8015d44:	dbe7      	blt.n	8015d16 <__gethex+0x456>
 8015d46:	e7f0      	b.n	8015d2a <__gethex+0x46a>
 8015d48:	08018fa7 	.word	0x08018fa7

08015d4c <L_shift>:
 8015d4c:	f1c2 0208 	rsb	r2, r2, #8
 8015d50:	0092      	lsls	r2, r2, #2
 8015d52:	b570      	push	{r4, r5, r6, lr}
 8015d54:	f1c2 0620 	rsb	r6, r2, #32
 8015d58:	6843      	ldr	r3, [r0, #4]
 8015d5a:	6804      	ldr	r4, [r0, #0]
 8015d5c:	fa03 f506 	lsl.w	r5, r3, r6
 8015d60:	432c      	orrs	r4, r5
 8015d62:	40d3      	lsrs	r3, r2
 8015d64:	6004      	str	r4, [r0, #0]
 8015d66:	f840 3f04 	str.w	r3, [r0, #4]!
 8015d6a:	4288      	cmp	r0, r1
 8015d6c:	d3f4      	bcc.n	8015d58 <L_shift+0xc>
 8015d6e:	bd70      	pop	{r4, r5, r6, pc}

08015d70 <__match>:
 8015d70:	b530      	push	{r4, r5, lr}
 8015d72:	6803      	ldr	r3, [r0, #0]
 8015d74:	3301      	adds	r3, #1
 8015d76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015d7a:	b914      	cbnz	r4, 8015d82 <__match+0x12>
 8015d7c:	6003      	str	r3, [r0, #0]
 8015d7e:	2001      	movs	r0, #1
 8015d80:	bd30      	pop	{r4, r5, pc}
 8015d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015d86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015d8a:	2d19      	cmp	r5, #25
 8015d8c:	bf98      	it	ls
 8015d8e:	3220      	addls	r2, #32
 8015d90:	42a2      	cmp	r2, r4
 8015d92:	d0f0      	beq.n	8015d76 <__match+0x6>
 8015d94:	2000      	movs	r0, #0
 8015d96:	e7f3      	b.n	8015d80 <__match+0x10>

08015d98 <__hexnan>:
 8015d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d9c:	680b      	ldr	r3, [r1, #0]
 8015d9e:	115e      	asrs	r6, r3, #5
 8015da0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015da4:	f013 031f 	ands.w	r3, r3, #31
 8015da8:	b087      	sub	sp, #28
 8015daa:	bf18      	it	ne
 8015dac:	3604      	addne	r6, #4
 8015dae:	2500      	movs	r5, #0
 8015db0:	1f37      	subs	r7, r6, #4
 8015db2:	4690      	mov	r8, r2
 8015db4:	6802      	ldr	r2, [r0, #0]
 8015db6:	9301      	str	r3, [sp, #4]
 8015db8:	4682      	mov	sl, r0
 8015dba:	f846 5c04 	str.w	r5, [r6, #-4]
 8015dbe:	46b9      	mov	r9, r7
 8015dc0:	463c      	mov	r4, r7
 8015dc2:	9502      	str	r5, [sp, #8]
 8015dc4:	46ab      	mov	fp, r5
 8015dc6:	7851      	ldrb	r1, [r2, #1]
 8015dc8:	1c53      	adds	r3, r2, #1
 8015dca:	9303      	str	r3, [sp, #12]
 8015dcc:	b341      	cbz	r1, 8015e20 <__hexnan+0x88>
 8015dce:	4608      	mov	r0, r1
 8015dd0:	9205      	str	r2, [sp, #20]
 8015dd2:	9104      	str	r1, [sp, #16]
 8015dd4:	f7ff fd5e 	bl	8015894 <__hexdig_fun>
 8015dd8:	2800      	cmp	r0, #0
 8015dda:	d14f      	bne.n	8015e7c <__hexnan+0xe4>
 8015ddc:	9904      	ldr	r1, [sp, #16]
 8015dde:	9a05      	ldr	r2, [sp, #20]
 8015de0:	2920      	cmp	r1, #32
 8015de2:	d818      	bhi.n	8015e16 <__hexnan+0x7e>
 8015de4:	9b02      	ldr	r3, [sp, #8]
 8015de6:	459b      	cmp	fp, r3
 8015de8:	dd13      	ble.n	8015e12 <__hexnan+0x7a>
 8015dea:	454c      	cmp	r4, r9
 8015dec:	d206      	bcs.n	8015dfc <__hexnan+0x64>
 8015dee:	2d07      	cmp	r5, #7
 8015df0:	dc04      	bgt.n	8015dfc <__hexnan+0x64>
 8015df2:	462a      	mov	r2, r5
 8015df4:	4649      	mov	r1, r9
 8015df6:	4620      	mov	r0, r4
 8015df8:	f7ff ffa8 	bl	8015d4c <L_shift>
 8015dfc:	4544      	cmp	r4, r8
 8015dfe:	d950      	bls.n	8015ea2 <__hexnan+0x10a>
 8015e00:	2300      	movs	r3, #0
 8015e02:	f1a4 0904 	sub.w	r9, r4, #4
 8015e06:	f844 3c04 	str.w	r3, [r4, #-4]
 8015e0a:	f8cd b008 	str.w	fp, [sp, #8]
 8015e0e:	464c      	mov	r4, r9
 8015e10:	461d      	mov	r5, r3
 8015e12:	9a03      	ldr	r2, [sp, #12]
 8015e14:	e7d7      	b.n	8015dc6 <__hexnan+0x2e>
 8015e16:	2929      	cmp	r1, #41	; 0x29
 8015e18:	d156      	bne.n	8015ec8 <__hexnan+0x130>
 8015e1a:	3202      	adds	r2, #2
 8015e1c:	f8ca 2000 	str.w	r2, [sl]
 8015e20:	f1bb 0f00 	cmp.w	fp, #0
 8015e24:	d050      	beq.n	8015ec8 <__hexnan+0x130>
 8015e26:	454c      	cmp	r4, r9
 8015e28:	d206      	bcs.n	8015e38 <__hexnan+0xa0>
 8015e2a:	2d07      	cmp	r5, #7
 8015e2c:	dc04      	bgt.n	8015e38 <__hexnan+0xa0>
 8015e2e:	462a      	mov	r2, r5
 8015e30:	4649      	mov	r1, r9
 8015e32:	4620      	mov	r0, r4
 8015e34:	f7ff ff8a 	bl	8015d4c <L_shift>
 8015e38:	4544      	cmp	r4, r8
 8015e3a:	d934      	bls.n	8015ea6 <__hexnan+0x10e>
 8015e3c:	f1a8 0204 	sub.w	r2, r8, #4
 8015e40:	4623      	mov	r3, r4
 8015e42:	f853 1b04 	ldr.w	r1, [r3], #4
 8015e46:	f842 1f04 	str.w	r1, [r2, #4]!
 8015e4a:	429f      	cmp	r7, r3
 8015e4c:	d2f9      	bcs.n	8015e42 <__hexnan+0xaa>
 8015e4e:	1b3b      	subs	r3, r7, r4
 8015e50:	f023 0303 	bic.w	r3, r3, #3
 8015e54:	3304      	adds	r3, #4
 8015e56:	3401      	adds	r4, #1
 8015e58:	3e03      	subs	r6, #3
 8015e5a:	42b4      	cmp	r4, r6
 8015e5c:	bf88      	it	hi
 8015e5e:	2304      	movhi	r3, #4
 8015e60:	4443      	add	r3, r8
 8015e62:	2200      	movs	r2, #0
 8015e64:	f843 2b04 	str.w	r2, [r3], #4
 8015e68:	429f      	cmp	r7, r3
 8015e6a:	d2fb      	bcs.n	8015e64 <__hexnan+0xcc>
 8015e6c:	683b      	ldr	r3, [r7, #0]
 8015e6e:	b91b      	cbnz	r3, 8015e78 <__hexnan+0xe0>
 8015e70:	4547      	cmp	r7, r8
 8015e72:	d127      	bne.n	8015ec4 <__hexnan+0x12c>
 8015e74:	2301      	movs	r3, #1
 8015e76:	603b      	str	r3, [r7, #0]
 8015e78:	2005      	movs	r0, #5
 8015e7a:	e026      	b.n	8015eca <__hexnan+0x132>
 8015e7c:	3501      	adds	r5, #1
 8015e7e:	2d08      	cmp	r5, #8
 8015e80:	f10b 0b01 	add.w	fp, fp, #1
 8015e84:	dd06      	ble.n	8015e94 <__hexnan+0xfc>
 8015e86:	4544      	cmp	r4, r8
 8015e88:	d9c3      	bls.n	8015e12 <__hexnan+0x7a>
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015e90:	2501      	movs	r5, #1
 8015e92:	3c04      	subs	r4, #4
 8015e94:	6822      	ldr	r2, [r4, #0]
 8015e96:	f000 000f 	and.w	r0, r0, #15
 8015e9a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8015e9e:	6022      	str	r2, [r4, #0]
 8015ea0:	e7b7      	b.n	8015e12 <__hexnan+0x7a>
 8015ea2:	2508      	movs	r5, #8
 8015ea4:	e7b5      	b.n	8015e12 <__hexnan+0x7a>
 8015ea6:	9b01      	ldr	r3, [sp, #4]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d0df      	beq.n	8015e6c <__hexnan+0xd4>
 8015eac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015eb0:	f1c3 0320 	rsb	r3, r3, #32
 8015eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8015eb8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015ebc:	401a      	ands	r2, r3
 8015ebe:	f846 2c04 	str.w	r2, [r6, #-4]
 8015ec2:	e7d3      	b.n	8015e6c <__hexnan+0xd4>
 8015ec4:	3f04      	subs	r7, #4
 8015ec6:	e7d1      	b.n	8015e6c <__hexnan+0xd4>
 8015ec8:	2004      	movs	r0, #4
 8015eca:	b007      	add	sp, #28
 8015ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015ed0 <_localeconv_r>:
 8015ed0:	4800      	ldr	r0, [pc, #0]	; (8015ed4 <_localeconv_r+0x4>)
 8015ed2:	4770      	bx	lr
 8015ed4:	200002d8 	.word	0x200002d8

08015ed8 <_lseek_r>:
 8015ed8:	b538      	push	{r3, r4, r5, lr}
 8015eda:	4d07      	ldr	r5, [pc, #28]	; (8015ef8 <_lseek_r+0x20>)
 8015edc:	4604      	mov	r4, r0
 8015ede:	4608      	mov	r0, r1
 8015ee0:	4611      	mov	r1, r2
 8015ee2:	2200      	movs	r2, #0
 8015ee4:	602a      	str	r2, [r5, #0]
 8015ee6:	461a      	mov	r2, r3
 8015ee8:	f7f0 fd06 	bl	80068f8 <_lseek>
 8015eec:	1c43      	adds	r3, r0, #1
 8015eee:	d102      	bne.n	8015ef6 <_lseek_r+0x1e>
 8015ef0:	682b      	ldr	r3, [r5, #0]
 8015ef2:	b103      	cbz	r3, 8015ef6 <_lseek_r+0x1e>
 8015ef4:	6023      	str	r3, [r4, #0]
 8015ef6:	bd38      	pop	{r3, r4, r5, pc}
 8015ef8:	200082c0 	.word	0x200082c0

08015efc <malloc>:
 8015efc:	4b02      	ldr	r3, [pc, #8]	; (8015f08 <malloc+0xc>)
 8015efe:	4601      	mov	r1, r0
 8015f00:	6818      	ldr	r0, [r3, #0]
 8015f02:	f7fd b82d 	b.w	8012f60 <_malloc_r>
 8015f06:	bf00      	nop
 8015f08:	20000180 	.word	0x20000180

08015f0c <__ascii_mbtowc>:
 8015f0c:	b082      	sub	sp, #8
 8015f0e:	b901      	cbnz	r1, 8015f12 <__ascii_mbtowc+0x6>
 8015f10:	a901      	add	r1, sp, #4
 8015f12:	b142      	cbz	r2, 8015f26 <__ascii_mbtowc+0x1a>
 8015f14:	b14b      	cbz	r3, 8015f2a <__ascii_mbtowc+0x1e>
 8015f16:	7813      	ldrb	r3, [r2, #0]
 8015f18:	600b      	str	r3, [r1, #0]
 8015f1a:	7812      	ldrb	r2, [r2, #0]
 8015f1c:	1e10      	subs	r0, r2, #0
 8015f1e:	bf18      	it	ne
 8015f20:	2001      	movne	r0, #1
 8015f22:	b002      	add	sp, #8
 8015f24:	4770      	bx	lr
 8015f26:	4610      	mov	r0, r2
 8015f28:	e7fb      	b.n	8015f22 <__ascii_mbtowc+0x16>
 8015f2a:	f06f 0001 	mvn.w	r0, #1
 8015f2e:	e7f8      	b.n	8015f22 <__ascii_mbtowc+0x16>

08015f30 <__malloc_lock>:
 8015f30:	4801      	ldr	r0, [pc, #4]	; (8015f38 <__malloc_lock+0x8>)
 8015f32:	f7fc bfdc 	b.w	8012eee <__retarget_lock_acquire_recursive>
 8015f36:	bf00      	nop
 8015f38:	200082b4 	.word	0x200082b4

08015f3c <__malloc_unlock>:
 8015f3c:	4801      	ldr	r0, [pc, #4]	; (8015f44 <__malloc_unlock+0x8>)
 8015f3e:	f7fc bfd7 	b.w	8012ef0 <__retarget_lock_release_recursive>
 8015f42:	bf00      	nop
 8015f44:	200082b4 	.word	0x200082b4

08015f48 <_Balloc>:
 8015f48:	b570      	push	{r4, r5, r6, lr}
 8015f4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015f4c:	4604      	mov	r4, r0
 8015f4e:	460d      	mov	r5, r1
 8015f50:	b976      	cbnz	r6, 8015f70 <_Balloc+0x28>
 8015f52:	2010      	movs	r0, #16
 8015f54:	f7ff ffd2 	bl	8015efc <malloc>
 8015f58:	4602      	mov	r2, r0
 8015f5a:	6260      	str	r0, [r4, #36]	; 0x24
 8015f5c:	b920      	cbnz	r0, 8015f68 <_Balloc+0x20>
 8015f5e:	4b18      	ldr	r3, [pc, #96]	; (8015fc0 <_Balloc+0x78>)
 8015f60:	4818      	ldr	r0, [pc, #96]	; (8015fc4 <_Balloc+0x7c>)
 8015f62:	2166      	movs	r1, #102	; 0x66
 8015f64:	f000 fe9a 	bl	8016c9c <__assert_func>
 8015f68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015f6c:	6006      	str	r6, [r0, #0]
 8015f6e:	60c6      	str	r6, [r0, #12]
 8015f70:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015f72:	68f3      	ldr	r3, [r6, #12]
 8015f74:	b183      	cbz	r3, 8015f98 <_Balloc+0x50>
 8015f76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015f78:	68db      	ldr	r3, [r3, #12]
 8015f7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015f7e:	b9b8      	cbnz	r0, 8015fb0 <_Balloc+0x68>
 8015f80:	2101      	movs	r1, #1
 8015f82:	fa01 f605 	lsl.w	r6, r1, r5
 8015f86:	1d72      	adds	r2, r6, #5
 8015f88:	0092      	lsls	r2, r2, #2
 8015f8a:	4620      	mov	r0, r4
 8015f8c:	f000 fc9d 	bl	80168ca <_calloc_r>
 8015f90:	b160      	cbz	r0, 8015fac <_Balloc+0x64>
 8015f92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015f96:	e00e      	b.n	8015fb6 <_Balloc+0x6e>
 8015f98:	2221      	movs	r2, #33	; 0x21
 8015f9a:	2104      	movs	r1, #4
 8015f9c:	4620      	mov	r0, r4
 8015f9e:	f000 fc94 	bl	80168ca <_calloc_r>
 8015fa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015fa4:	60f0      	str	r0, [r6, #12]
 8015fa6:	68db      	ldr	r3, [r3, #12]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d1e4      	bne.n	8015f76 <_Balloc+0x2e>
 8015fac:	2000      	movs	r0, #0
 8015fae:	bd70      	pop	{r4, r5, r6, pc}
 8015fb0:	6802      	ldr	r2, [r0, #0]
 8015fb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015fb6:	2300      	movs	r3, #0
 8015fb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015fbc:	e7f7      	b.n	8015fae <_Balloc+0x66>
 8015fbe:	bf00      	nop
 8015fc0:	08018f35 	.word	0x08018f35
 8015fc4:	08019034 	.word	0x08019034

08015fc8 <_Bfree>:
 8015fc8:	b570      	push	{r4, r5, r6, lr}
 8015fca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015fcc:	4605      	mov	r5, r0
 8015fce:	460c      	mov	r4, r1
 8015fd0:	b976      	cbnz	r6, 8015ff0 <_Bfree+0x28>
 8015fd2:	2010      	movs	r0, #16
 8015fd4:	f7ff ff92 	bl	8015efc <malloc>
 8015fd8:	4602      	mov	r2, r0
 8015fda:	6268      	str	r0, [r5, #36]	; 0x24
 8015fdc:	b920      	cbnz	r0, 8015fe8 <_Bfree+0x20>
 8015fde:	4b09      	ldr	r3, [pc, #36]	; (8016004 <_Bfree+0x3c>)
 8015fe0:	4809      	ldr	r0, [pc, #36]	; (8016008 <_Bfree+0x40>)
 8015fe2:	218a      	movs	r1, #138	; 0x8a
 8015fe4:	f000 fe5a 	bl	8016c9c <__assert_func>
 8015fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015fec:	6006      	str	r6, [r0, #0]
 8015fee:	60c6      	str	r6, [r0, #12]
 8015ff0:	b13c      	cbz	r4, 8016002 <_Bfree+0x3a>
 8015ff2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015ff4:	6862      	ldr	r2, [r4, #4]
 8015ff6:	68db      	ldr	r3, [r3, #12]
 8015ff8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015ffc:	6021      	str	r1, [r4, #0]
 8015ffe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016002:	bd70      	pop	{r4, r5, r6, pc}
 8016004:	08018f35 	.word	0x08018f35
 8016008:	08019034 	.word	0x08019034

0801600c <__multadd>:
 801600c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016010:	690d      	ldr	r5, [r1, #16]
 8016012:	4607      	mov	r7, r0
 8016014:	460c      	mov	r4, r1
 8016016:	461e      	mov	r6, r3
 8016018:	f101 0c14 	add.w	ip, r1, #20
 801601c:	2000      	movs	r0, #0
 801601e:	f8dc 3000 	ldr.w	r3, [ip]
 8016022:	b299      	uxth	r1, r3
 8016024:	fb02 6101 	mla	r1, r2, r1, r6
 8016028:	0c1e      	lsrs	r6, r3, #16
 801602a:	0c0b      	lsrs	r3, r1, #16
 801602c:	fb02 3306 	mla	r3, r2, r6, r3
 8016030:	b289      	uxth	r1, r1
 8016032:	3001      	adds	r0, #1
 8016034:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016038:	4285      	cmp	r5, r0
 801603a:	f84c 1b04 	str.w	r1, [ip], #4
 801603e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016042:	dcec      	bgt.n	801601e <__multadd+0x12>
 8016044:	b30e      	cbz	r6, 801608a <__multadd+0x7e>
 8016046:	68a3      	ldr	r3, [r4, #8]
 8016048:	42ab      	cmp	r3, r5
 801604a:	dc19      	bgt.n	8016080 <__multadd+0x74>
 801604c:	6861      	ldr	r1, [r4, #4]
 801604e:	4638      	mov	r0, r7
 8016050:	3101      	adds	r1, #1
 8016052:	f7ff ff79 	bl	8015f48 <_Balloc>
 8016056:	4680      	mov	r8, r0
 8016058:	b928      	cbnz	r0, 8016066 <__multadd+0x5a>
 801605a:	4602      	mov	r2, r0
 801605c:	4b0c      	ldr	r3, [pc, #48]	; (8016090 <__multadd+0x84>)
 801605e:	480d      	ldr	r0, [pc, #52]	; (8016094 <__multadd+0x88>)
 8016060:	21b5      	movs	r1, #181	; 0xb5
 8016062:	f000 fe1b 	bl	8016c9c <__assert_func>
 8016066:	6922      	ldr	r2, [r4, #16]
 8016068:	3202      	adds	r2, #2
 801606a:	f104 010c 	add.w	r1, r4, #12
 801606e:	0092      	lsls	r2, r2, #2
 8016070:	300c      	adds	r0, #12
 8016072:	f7fc ff3e 	bl	8012ef2 <memcpy>
 8016076:	4621      	mov	r1, r4
 8016078:	4638      	mov	r0, r7
 801607a:	f7ff ffa5 	bl	8015fc8 <_Bfree>
 801607e:	4644      	mov	r4, r8
 8016080:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016084:	3501      	adds	r5, #1
 8016086:	615e      	str	r6, [r3, #20]
 8016088:	6125      	str	r5, [r4, #16]
 801608a:	4620      	mov	r0, r4
 801608c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016090:	08018fa7 	.word	0x08018fa7
 8016094:	08019034 	.word	0x08019034

08016098 <__s2b>:
 8016098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801609c:	460c      	mov	r4, r1
 801609e:	4615      	mov	r5, r2
 80160a0:	461f      	mov	r7, r3
 80160a2:	2209      	movs	r2, #9
 80160a4:	3308      	adds	r3, #8
 80160a6:	4606      	mov	r6, r0
 80160a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80160ac:	2100      	movs	r1, #0
 80160ae:	2201      	movs	r2, #1
 80160b0:	429a      	cmp	r2, r3
 80160b2:	db09      	blt.n	80160c8 <__s2b+0x30>
 80160b4:	4630      	mov	r0, r6
 80160b6:	f7ff ff47 	bl	8015f48 <_Balloc>
 80160ba:	b940      	cbnz	r0, 80160ce <__s2b+0x36>
 80160bc:	4602      	mov	r2, r0
 80160be:	4b19      	ldr	r3, [pc, #100]	; (8016124 <__s2b+0x8c>)
 80160c0:	4819      	ldr	r0, [pc, #100]	; (8016128 <__s2b+0x90>)
 80160c2:	21ce      	movs	r1, #206	; 0xce
 80160c4:	f000 fdea 	bl	8016c9c <__assert_func>
 80160c8:	0052      	lsls	r2, r2, #1
 80160ca:	3101      	adds	r1, #1
 80160cc:	e7f0      	b.n	80160b0 <__s2b+0x18>
 80160ce:	9b08      	ldr	r3, [sp, #32]
 80160d0:	6143      	str	r3, [r0, #20]
 80160d2:	2d09      	cmp	r5, #9
 80160d4:	f04f 0301 	mov.w	r3, #1
 80160d8:	6103      	str	r3, [r0, #16]
 80160da:	dd16      	ble.n	801610a <__s2b+0x72>
 80160dc:	f104 0909 	add.w	r9, r4, #9
 80160e0:	46c8      	mov	r8, r9
 80160e2:	442c      	add	r4, r5
 80160e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80160e8:	4601      	mov	r1, r0
 80160ea:	3b30      	subs	r3, #48	; 0x30
 80160ec:	220a      	movs	r2, #10
 80160ee:	4630      	mov	r0, r6
 80160f0:	f7ff ff8c 	bl	801600c <__multadd>
 80160f4:	45a0      	cmp	r8, r4
 80160f6:	d1f5      	bne.n	80160e4 <__s2b+0x4c>
 80160f8:	f1a5 0408 	sub.w	r4, r5, #8
 80160fc:	444c      	add	r4, r9
 80160fe:	1b2d      	subs	r5, r5, r4
 8016100:	1963      	adds	r3, r4, r5
 8016102:	42bb      	cmp	r3, r7
 8016104:	db04      	blt.n	8016110 <__s2b+0x78>
 8016106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801610a:	340a      	adds	r4, #10
 801610c:	2509      	movs	r5, #9
 801610e:	e7f6      	b.n	80160fe <__s2b+0x66>
 8016110:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016114:	4601      	mov	r1, r0
 8016116:	3b30      	subs	r3, #48	; 0x30
 8016118:	220a      	movs	r2, #10
 801611a:	4630      	mov	r0, r6
 801611c:	f7ff ff76 	bl	801600c <__multadd>
 8016120:	e7ee      	b.n	8016100 <__s2b+0x68>
 8016122:	bf00      	nop
 8016124:	08018fa7 	.word	0x08018fa7
 8016128:	08019034 	.word	0x08019034

0801612c <__hi0bits>:
 801612c:	0c03      	lsrs	r3, r0, #16
 801612e:	041b      	lsls	r3, r3, #16
 8016130:	b9d3      	cbnz	r3, 8016168 <__hi0bits+0x3c>
 8016132:	0400      	lsls	r0, r0, #16
 8016134:	2310      	movs	r3, #16
 8016136:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801613a:	bf04      	itt	eq
 801613c:	0200      	lsleq	r0, r0, #8
 801613e:	3308      	addeq	r3, #8
 8016140:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016144:	bf04      	itt	eq
 8016146:	0100      	lsleq	r0, r0, #4
 8016148:	3304      	addeq	r3, #4
 801614a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801614e:	bf04      	itt	eq
 8016150:	0080      	lsleq	r0, r0, #2
 8016152:	3302      	addeq	r3, #2
 8016154:	2800      	cmp	r0, #0
 8016156:	db05      	blt.n	8016164 <__hi0bits+0x38>
 8016158:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801615c:	f103 0301 	add.w	r3, r3, #1
 8016160:	bf08      	it	eq
 8016162:	2320      	moveq	r3, #32
 8016164:	4618      	mov	r0, r3
 8016166:	4770      	bx	lr
 8016168:	2300      	movs	r3, #0
 801616a:	e7e4      	b.n	8016136 <__hi0bits+0xa>

0801616c <__lo0bits>:
 801616c:	6803      	ldr	r3, [r0, #0]
 801616e:	f013 0207 	ands.w	r2, r3, #7
 8016172:	4601      	mov	r1, r0
 8016174:	d00b      	beq.n	801618e <__lo0bits+0x22>
 8016176:	07da      	lsls	r2, r3, #31
 8016178:	d423      	bmi.n	80161c2 <__lo0bits+0x56>
 801617a:	0798      	lsls	r0, r3, #30
 801617c:	bf49      	itett	mi
 801617e:	085b      	lsrmi	r3, r3, #1
 8016180:	089b      	lsrpl	r3, r3, #2
 8016182:	2001      	movmi	r0, #1
 8016184:	600b      	strmi	r3, [r1, #0]
 8016186:	bf5c      	itt	pl
 8016188:	600b      	strpl	r3, [r1, #0]
 801618a:	2002      	movpl	r0, #2
 801618c:	4770      	bx	lr
 801618e:	b298      	uxth	r0, r3
 8016190:	b9a8      	cbnz	r0, 80161be <__lo0bits+0x52>
 8016192:	0c1b      	lsrs	r3, r3, #16
 8016194:	2010      	movs	r0, #16
 8016196:	b2da      	uxtb	r2, r3
 8016198:	b90a      	cbnz	r2, 801619e <__lo0bits+0x32>
 801619a:	3008      	adds	r0, #8
 801619c:	0a1b      	lsrs	r3, r3, #8
 801619e:	071a      	lsls	r2, r3, #28
 80161a0:	bf04      	itt	eq
 80161a2:	091b      	lsreq	r3, r3, #4
 80161a4:	3004      	addeq	r0, #4
 80161a6:	079a      	lsls	r2, r3, #30
 80161a8:	bf04      	itt	eq
 80161aa:	089b      	lsreq	r3, r3, #2
 80161ac:	3002      	addeq	r0, #2
 80161ae:	07da      	lsls	r2, r3, #31
 80161b0:	d403      	bmi.n	80161ba <__lo0bits+0x4e>
 80161b2:	085b      	lsrs	r3, r3, #1
 80161b4:	f100 0001 	add.w	r0, r0, #1
 80161b8:	d005      	beq.n	80161c6 <__lo0bits+0x5a>
 80161ba:	600b      	str	r3, [r1, #0]
 80161bc:	4770      	bx	lr
 80161be:	4610      	mov	r0, r2
 80161c0:	e7e9      	b.n	8016196 <__lo0bits+0x2a>
 80161c2:	2000      	movs	r0, #0
 80161c4:	4770      	bx	lr
 80161c6:	2020      	movs	r0, #32
 80161c8:	4770      	bx	lr
	...

080161cc <__i2b>:
 80161cc:	b510      	push	{r4, lr}
 80161ce:	460c      	mov	r4, r1
 80161d0:	2101      	movs	r1, #1
 80161d2:	f7ff feb9 	bl	8015f48 <_Balloc>
 80161d6:	4602      	mov	r2, r0
 80161d8:	b928      	cbnz	r0, 80161e6 <__i2b+0x1a>
 80161da:	4b05      	ldr	r3, [pc, #20]	; (80161f0 <__i2b+0x24>)
 80161dc:	4805      	ldr	r0, [pc, #20]	; (80161f4 <__i2b+0x28>)
 80161de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80161e2:	f000 fd5b 	bl	8016c9c <__assert_func>
 80161e6:	2301      	movs	r3, #1
 80161e8:	6144      	str	r4, [r0, #20]
 80161ea:	6103      	str	r3, [r0, #16]
 80161ec:	bd10      	pop	{r4, pc}
 80161ee:	bf00      	nop
 80161f0:	08018fa7 	.word	0x08018fa7
 80161f4:	08019034 	.word	0x08019034

080161f8 <__multiply>:
 80161f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161fc:	4691      	mov	r9, r2
 80161fe:	690a      	ldr	r2, [r1, #16]
 8016200:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016204:	429a      	cmp	r2, r3
 8016206:	bfb8      	it	lt
 8016208:	460b      	movlt	r3, r1
 801620a:	460c      	mov	r4, r1
 801620c:	bfbc      	itt	lt
 801620e:	464c      	movlt	r4, r9
 8016210:	4699      	movlt	r9, r3
 8016212:	6927      	ldr	r7, [r4, #16]
 8016214:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016218:	68a3      	ldr	r3, [r4, #8]
 801621a:	6861      	ldr	r1, [r4, #4]
 801621c:	eb07 060a 	add.w	r6, r7, sl
 8016220:	42b3      	cmp	r3, r6
 8016222:	b085      	sub	sp, #20
 8016224:	bfb8      	it	lt
 8016226:	3101      	addlt	r1, #1
 8016228:	f7ff fe8e 	bl	8015f48 <_Balloc>
 801622c:	b930      	cbnz	r0, 801623c <__multiply+0x44>
 801622e:	4602      	mov	r2, r0
 8016230:	4b44      	ldr	r3, [pc, #272]	; (8016344 <__multiply+0x14c>)
 8016232:	4845      	ldr	r0, [pc, #276]	; (8016348 <__multiply+0x150>)
 8016234:	f240 115d 	movw	r1, #349	; 0x15d
 8016238:	f000 fd30 	bl	8016c9c <__assert_func>
 801623c:	f100 0514 	add.w	r5, r0, #20
 8016240:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016244:	462b      	mov	r3, r5
 8016246:	2200      	movs	r2, #0
 8016248:	4543      	cmp	r3, r8
 801624a:	d321      	bcc.n	8016290 <__multiply+0x98>
 801624c:	f104 0314 	add.w	r3, r4, #20
 8016250:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8016254:	f109 0314 	add.w	r3, r9, #20
 8016258:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801625c:	9202      	str	r2, [sp, #8]
 801625e:	1b3a      	subs	r2, r7, r4
 8016260:	3a15      	subs	r2, #21
 8016262:	f022 0203 	bic.w	r2, r2, #3
 8016266:	3204      	adds	r2, #4
 8016268:	f104 0115 	add.w	r1, r4, #21
 801626c:	428f      	cmp	r7, r1
 801626e:	bf38      	it	cc
 8016270:	2204      	movcc	r2, #4
 8016272:	9201      	str	r2, [sp, #4]
 8016274:	9a02      	ldr	r2, [sp, #8]
 8016276:	9303      	str	r3, [sp, #12]
 8016278:	429a      	cmp	r2, r3
 801627a:	d80c      	bhi.n	8016296 <__multiply+0x9e>
 801627c:	2e00      	cmp	r6, #0
 801627e:	dd03      	ble.n	8016288 <__multiply+0x90>
 8016280:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016284:	2b00      	cmp	r3, #0
 8016286:	d05a      	beq.n	801633e <__multiply+0x146>
 8016288:	6106      	str	r6, [r0, #16]
 801628a:	b005      	add	sp, #20
 801628c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016290:	f843 2b04 	str.w	r2, [r3], #4
 8016294:	e7d8      	b.n	8016248 <__multiply+0x50>
 8016296:	f8b3 a000 	ldrh.w	sl, [r3]
 801629a:	f1ba 0f00 	cmp.w	sl, #0
 801629e:	d024      	beq.n	80162ea <__multiply+0xf2>
 80162a0:	f104 0e14 	add.w	lr, r4, #20
 80162a4:	46a9      	mov	r9, r5
 80162a6:	f04f 0c00 	mov.w	ip, #0
 80162aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80162ae:	f8d9 1000 	ldr.w	r1, [r9]
 80162b2:	fa1f fb82 	uxth.w	fp, r2
 80162b6:	b289      	uxth	r1, r1
 80162b8:	fb0a 110b 	mla	r1, sl, fp, r1
 80162bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80162c0:	f8d9 2000 	ldr.w	r2, [r9]
 80162c4:	4461      	add	r1, ip
 80162c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80162ca:	fb0a c20b 	mla	r2, sl, fp, ip
 80162ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80162d2:	b289      	uxth	r1, r1
 80162d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80162d8:	4577      	cmp	r7, lr
 80162da:	f849 1b04 	str.w	r1, [r9], #4
 80162de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80162e2:	d8e2      	bhi.n	80162aa <__multiply+0xb2>
 80162e4:	9a01      	ldr	r2, [sp, #4]
 80162e6:	f845 c002 	str.w	ip, [r5, r2]
 80162ea:	9a03      	ldr	r2, [sp, #12]
 80162ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80162f0:	3304      	adds	r3, #4
 80162f2:	f1b9 0f00 	cmp.w	r9, #0
 80162f6:	d020      	beq.n	801633a <__multiply+0x142>
 80162f8:	6829      	ldr	r1, [r5, #0]
 80162fa:	f104 0c14 	add.w	ip, r4, #20
 80162fe:	46ae      	mov	lr, r5
 8016300:	f04f 0a00 	mov.w	sl, #0
 8016304:	f8bc b000 	ldrh.w	fp, [ip]
 8016308:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801630c:	fb09 220b 	mla	r2, r9, fp, r2
 8016310:	4492      	add	sl, r2
 8016312:	b289      	uxth	r1, r1
 8016314:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8016318:	f84e 1b04 	str.w	r1, [lr], #4
 801631c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016320:	f8be 1000 	ldrh.w	r1, [lr]
 8016324:	0c12      	lsrs	r2, r2, #16
 8016326:	fb09 1102 	mla	r1, r9, r2, r1
 801632a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801632e:	4567      	cmp	r7, ip
 8016330:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016334:	d8e6      	bhi.n	8016304 <__multiply+0x10c>
 8016336:	9a01      	ldr	r2, [sp, #4]
 8016338:	50a9      	str	r1, [r5, r2]
 801633a:	3504      	adds	r5, #4
 801633c:	e79a      	b.n	8016274 <__multiply+0x7c>
 801633e:	3e01      	subs	r6, #1
 8016340:	e79c      	b.n	801627c <__multiply+0x84>
 8016342:	bf00      	nop
 8016344:	08018fa7 	.word	0x08018fa7
 8016348:	08019034 	.word	0x08019034

0801634c <__pow5mult>:
 801634c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016350:	4615      	mov	r5, r2
 8016352:	f012 0203 	ands.w	r2, r2, #3
 8016356:	4606      	mov	r6, r0
 8016358:	460f      	mov	r7, r1
 801635a:	d007      	beq.n	801636c <__pow5mult+0x20>
 801635c:	4c25      	ldr	r4, [pc, #148]	; (80163f4 <__pow5mult+0xa8>)
 801635e:	3a01      	subs	r2, #1
 8016360:	2300      	movs	r3, #0
 8016362:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016366:	f7ff fe51 	bl	801600c <__multadd>
 801636a:	4607      	mov	r7, r0
 801636c:	10ad      	asrs	r5, r5, #2
 801636e:	d03d      	beq.n	80163ec <__pow5mult+0xa0>
 8016370:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016372:	b97c      	cbnz	r4, 8016394 <__pow5mult+0x48>
 8016374:	2010      	movs	r0, #16
 8016376:	f7ff fdc1 	bl	8015efc <malloc>
 801637a:	4602      	mov	r2, r0
 801637c:	6270      	str	r0, [r6, #36]	; 0x24
 801637e:	b928      	cbnz	r0, 801638c <__pow5mult+0x40>
 8016380:	4b1d      	ldr	r3, [pc, #116]	; (80163f8 <__pow5mult+0xac>)
 8016382:	481e      	ldr	r0, [pc, #120]	; (80163fc <__pow5mult+0xb0>)
 8016384:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8016388:	f000 fc88 	bl	8016c9c <__assert_func>
 801638c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016390:	6004      	str	r4, [r0, #0]
 8016392:	60c4      	str	r4, [r0, #12]
 8016394:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016398:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801639c:	b94c      	cbnz	r4, 80163b2 <__pow5mult+0x66>
 801639e:	f240 2171 	movw	r1, #625	; 0x271
 80163a2:	4630      	mov	r0, r6
 80163a4:	f7ff ff12 	bl	80161cc <__i2b>
 80163a8:	2300      	movs	r3, #0
 80163aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80163ae:	4604      	mov	r4, r0
 80163b0:	6003      	str	r3, [r0, #0]
 80163b2:	f04f 0900 	mov.w	r9, #0
 80163b6:	07eb      	lsls	r3, r5, #31
 80163b8:	d50a      	bpl.n	80163d0 <__pow5mult+0x84>
 80163ba:	4639      	mov	r1, r7
 80163bc:	4622      	mov	r2, r4
 80163be:	4630      	mov	r0, r6
 80163c0:	f7ff ff1a 	bl	80161f8 <__multiply>
 80163c4:	4639      	mov	r1, r7
 80163c6:	4680      	mov	r8, r0
 80163c8:	4630      	mov	r0, r6
 80163ca:	f7ff fdfd 	bl	8015fc8 <_Bfree>
 80163ce:	4647      	mov	r7, r8
 80163d0:	106d      	asrs	r5, r5, #1
 80163d2:	d00b      	beq.n	80163ec <__pow5mult+0xa0>
 80163d4:	6820      	ldr	r0, [r4, #0]
 80163d6:	b938      	cbnz	r0, 80163e8 <__pow5mult+0x9c>
 80163d8:	4622      	mov	r2, r4
 80163da:	4621      	mov	r1, r4
 80163dc:	4630      	mov	r0, r6
 80163de:	f7ff ff0b 	bl	80161f8 <__multiply>
 80163e2:	6020      	str	r0, [r4, #0]
 80163e4:	f8c0 9000 	str.w	r9, [r0]
 80163e8:	4604      	mov	r4, r0
 80163ea:	e7e4      	b.n	80163b6 <__pow5mult+0x6a>
 80163ec:	4638      	mov	r0, r7
 80163ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163f2:	bf00      	nop
 80163f4:	08019180 	.word	0x08019180
 80163f8:	08018f35 	.word	0x08018f35
 80163fc:	08019034 	.word	0x08019034

08016400 <__lshift>:
 8016400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016404:	460c      	mov	r4, r1
 8016406:	6849      	ldr	r1, [r1, #4]
 8016408:	6923      	ldr	r3, [r4, #16]
 801640a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801640e:	68a3      	ldr	r3, [r4, #8]
 8016410:	4607      	mov	r7, r0
 8016412:	4691      	mov	r9, r2
 8016414:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016418:	f108 0601 	add.w	r6, r8, #1
 801641c:	42b3      	cmp	r3, r6
 801641e:	db0b      	blt.n	8016438 <__lshift+0x38>
 8016420:	4638      	mov	r0, r7
 8016422:	f7ff fd91 	bl	8015f48 <_Balloc>
 8016426:	4605      	mov	r5, r0
 8016428:	b948      	cbnz	r0, 801643e <__lshift+0x3e>
 801642a:	4602      	mov	r2, r0
 801642c:	4b2a      	ldr	r3, [pc, #168]	; (80164d8 <__lshift+0xd8>)
 801642e:	482b      	ldr	r0, [pc, #172]	; (80164dc <__lshift+0xdc>)
 8016430:	f240 11d9 	movw	r1, #473	; 0x1d9
 8016434:	f000 fc32 	bl	8016c9c <__assert_func>
 8016438:	3101      	adds	r1, #1
 801643a:	005b      	lsls	r3, r3, #1
 801643c:	e7ee      	b.n	801641c <__lshift+0x1c>
 801643e:	2300      	movs	r3, #0
 8016440:	f100 0114 	add.w	r1, r0, #20
 8016444:	f100 0210 	add.w	r2, r0, #16
 8016448:	4618      	mov	r0, r3
 801644a:	4553      	cmp	r3, sl
 801644c:	db37      	blt.n	80164be <__lshift+0xbe>
 801644e:	6920      	ldr	r0, [r4, #16]
 8016450:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016454:	f104 0314 	add.w	r3, r4, #20
 8016458:	f019 091f 	ands.w	r9, r9, #31
 801645c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016460:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016464:	d02f      	beq.n	80164c6 <__lshift+0xc6>
 8016466:	f1c9 0e20 	rsb	lr, r9, #32
 801646a:	468a      	mov	sl, r1
 801646c:	f04f 0c00 	mov.w	ip, #0
 8016470:	681a      	ldr	r2, [r3, #0]
 8016472:	fa02 f209 	lsl.w	r2, r2, r9
 8016476:	ea42 020c 	orr.w	r2, r2, ip
 801647a:	f84a 2b04 	str.w	r2, [sl], #4
 801647e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016482:	4298      	cmp	r0, r3
 8016484:	fa22 fc0e 	lsr.w	ip, r2, lr
 8016488:	d8f2      	bhi.n	8016470 <__lshift+0x70>
 801648a:	1b03      	subs	r3, r0, r4
 801648c:	3b15      	subs	r3, #21
 801648e:	f023 0303 	bic.w	r3, r3, #3
 8016492:	3304      	adds	r3, #4
 8016494:	f104 0215 	add.w	r2, r4, #21
 8016498:	4290      	cmp	r0, r2
 801649a:	bf38      	it	cc
 801649c:	2304      	movcc	r3, #4
 801649e:	f841 c003 	str.w	ip, [r1, r3]
 80164a2:	f1bc 0f00 	cmp.w	ip, #0
 80164a6:	d001      	beq.n	80164ac <__lshift+0xac>
 80164a8:	f108 0602 	add.w	r6, r8, #2
 80164ac:	3e01      	subs	r6, #1
 80164ae:	4638      	mov	r0, r7
 80164b0:	612e      	str	r6, [r5, #16]
 80164b2:	4621      	mov	r1, r4
 80164b4:	f7ff fd88 	bl	8015fc8 <_Bfree>
 80164b8:	4628      	mov	r0, r5
 80164ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80164be:	f842 0f04 	str.w	r0, [r2, #4]!
 80164c2:	3301      	adds	r3, #1
 80164c4:	e7c1      	b.n	801644a <__lshift+0x4a>
 80164c6:	3904      	subs	r1, #4
 80164c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80164cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80164d0:	4298      	cmp	r0, r3
 80164d2:	d8f9      	bhi.n	80164c8 <__lshift+0xc8>
 80164d4:	e7ea      	b.n	80164ac <__lshift+0xac>
 80164d6:	bf00      	nop
 80164d8:	08018fa7 	.word	0x08018fa7
 80164dc:	08019034 	.word	0x08019034

080164e0 <__mcmp>:
 80164e0:	b530      	push	{r4, r5, lr}
 80164e2:	6902      	ldr	r2, [r0, #16]
 80164e4:	690c      	ldr	r4, [r1, #16]
 80164e6:	1b12      	subs	r2, r2, r4
 80164e8:	d10e      	bne.n	8016508 <__mcmp+0x28>
 80164ea:	f100 0314 	add.w	r3, r0, #20
 80164ee:	3114      	adds	r1, #20
 80164f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80164f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80164f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80164fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8016500:	42a5      	cmp	r5, r4
 8016502:	d003      	beq.n	801650c <__mcmp+0x2c>
 8016504:	d305      	bcc.n	8016512 <__mcmp+0x32>
 8016506:	2201      	movs	r2, #1
 8016508:	4610      	mov	r0, r2
 801650a:	bd30      	pop	{r4, r5, pc}
 801650c:	4283      	cmp	r3, r0
 801650e:	d3f3      	bcc.n	80164f8 <__mcmp+0x18>
 8016510:	e7fa      	b.n	8016508 <__mcmp+0x28>
 8016512:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016516:	e7f7      	b.n	8016508 <__mcmp+0x28>

08016518 <__mdiff>:
 8016518:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801651c:	460c      	mov	r4, r1
 801651e:	4606      	mov	r6, r0
 8016520:	4611      	mov	r1, r2
 8016522:	4620      	mov	r0, r4
 8016524:	4690      	mov	r8, r2
 8016526:	f7ff ffdb 	bl	80164e0 <__mcmp>
 801652a:	1e05      	subs	r5, r0, #0
 801652c:	d110      	bne.n	8016550 <__mdiff+0x38>
 801652e:	4629      	mov	r1, r5
 8016530:	4630      	mov	r0, r6
 8016532:	f7ff fd09 	bl	8015f48 <_Balloc>
 8016536:	b930      	cbnz	r0, 8016546 <__mdiff+0x2e>
 8016538:	4b3a      	ldr	r3, [pc, #232]	; (8016624 <__mdiff+0x10c>)
 801653a:	4602      	mov	r2, r0
 801653c:	f240 2132 	movw	r1, #562	; 0x232
 8016540:	4839      	ldr	r0, [pc, #228]	; (8016628 <__mdiff+0x110>)
 8016542:	f000 fbab 	bl	8016c9c <__assert_func>
 8016546:	2301      	movs	r3, #1
 8016548:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801654c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016550:	bfa4      	itt	ge
 8016552:	4643      	movge	r3, r8
 8016554:	46a0      	movge	r8, r4
 8016556:	4630      	mov	r0, r6
 8016558:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801655c:	bfa6      	itte	ge
 801655e:	461c      	movge	r4, r3
 8016560:	2500      	movge	r5, #0
 8016562:	2501      	movlt	r5, #1
 8016564:	f7ff fcf0 	bl	8015f48 <_Balloc>
 8016568:	b920      	cbnz	r0, 8016574 <__mdiff+0x5c>
 801656a:	4b2e      	ldr	r3, [pc, #184]	; (8016624 <__mdiff+0x10c>)
 801656c:	4602      	mov	r2, r0
 801656e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8016572:	e7e5      	b.n	8016540 <__mdiff+0x28>
 8016574:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016578:	6926      	ldr	r6, [r4, #16]
 801657a:	60c5      	str	r5, [r0, #12]
 801657c:	f104 0914 	add.w	r9, r4, #20
 8016580:	f108 0514 	add.w	r5, r8, #20
 8016584:	f100 0e14 	add.w	lr, r0, #20
 8016588:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801658c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8016590:	f108 0210 	add.w	r2, r8, #16
 8016594:	46f2      	mov	sl, lr
 8016596:	2100      	movs	r1, #0
 8016598:	f859 3b04 	ldr.w	r3, [r9], #4
 801659c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80165a0:	fa1f f883 	uxth.w	r8, r3
 80165a4:	fa11 f18b 	uxtah	r1, r1, fp
 80165a8:	0c1b      	lsrs	r3, r3, #16
 80165aa:	eba1 0808 	sub.w	r8, r1, r8
 80165ae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80165b2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80165b6:	fa1f f888 	uxth.w	r8, r8
 80165ba:	1419      	asrs	r1, r3, #16
 80165bc:	454e      	cmp	r6, r9
 80165be:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80165c2:	f84a 3b04 	str.w	r3, [sl], #4
 80165c6:	d8e7      	bhi.n	8016598 <__mdiff+0x80>
 80165c8:	1b33      	subs	r3, r6, r4
 80165ca:	3b15      	subs	r3, #21
 80165cc:	f023 0303 	bic.w	r3, r3, #3
 80165d0:	3304      	adds	r3, #4
 80165d2:	3415      	adds	r4, #21
 80165d4:	42a6      	cmp	r6, r4
 80165d6:	bf38      	it	cc
 80165d8:	2304      	movcc	r3, #4
 80165da:	441d      	add	r5, r3
 80165dc:	4473      	add	r3, lr
 80165de:	469e      	mov	lr, r3
 80165e0:	462e      	mov	r6, r5
 80165e2:	4566      	cmp	r6, ip
 80165e4:	d30e      	bcc.n	8016604 <__mdiff+0xec>
 80165e6:	f10c 0203 	add.w	r2, ip, #3
 80165ea:	1b52      	subs	r2, r2, r5
 80165ec:	f022 0203 	bic.w	r2, r2, #3
 80165f0:	3d03      	subs	r5, #3
 80165f2:	45ac      	cmp	ip, r5
 80165f4:	bf38      	it	cc
 80165f6:	2200      	movcc	r2, #0
 80165f8:	441a      	add	r2, r3
 80165fa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80165fe:	b17b      	cbz	r3, 8016620 <__mdiff+0x108>
 8016600:	6107      	str	r7, [r0, #16]
 8016602:	e7a3      	b.n	801654c <__mdiff+0x34>
 8016604:	f856 8b04 	ldr.w	r8, [r6], #4
 8016608:	fa11 f288 	uxtah	r2, r1, r8
 801660c:	1414      	asrs	r4, r2, #16
 801660e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8016612:	b292      	uxth	r2, r2
 8016614:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8016618:	f84e 2b04 	str.w	r2, [lr], #4
 801661c:	1421      	asrs	r1, r4, #16
 801661e:	e7e0      	b.n	80165e2 <__mdiff+0xca>
 8016620:	3f01      	subs	r7, #1
 8016622:	e7ea      	b.n	80165fa <__mdiff+0xe2>
 8016624:	08018fa7 	.word	0x08018fa7
 8016628:	08019034 	.word	0x08019034

0801662c <__ulp>:
 801662c:	b082      	sub	sp, #8
 801662e:	ed8d 0b00 	vstr	d0, [sp]
 8016632:	9b01      	ldr	r3, [sp, #4]
 8016634:	4912      	ldr	r1, [pc, #72]	; (8016680 <__ulp+0x54>)
 8016636:	4019      	ands	r1, r3
 8016638:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801663c:	2900      	cmp	r1, #0
 801663e:	dd05      	ble.n	801664c <__ulp+0x20>
 8016640:	2200      	movs	r2, #0
 8016642:	460b      	mov	r3, r1
 8016644:	ec43 2b10 	vmov	d0, r2, r3
 8016648:	b002      	add	sp, #8
 801664a:	4770      	bx	lr
 801664c:	4249      	negs	r1, r1
 801664e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8016652:	ea4f 5021 	mov.w	r0, r1, asr #20
 8016656:	f04f 0200 	mov.w	r2, #0
 801665a:	f04f 0300 	mov.w	r3, #0
 801665e:	da04      	bge.n	801666a <__ulp+0x3e>
 8016660:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8016664:	fa41 f300 	asr.w	r3, r1, r0
 8016668:	e7ec      	b.n	8016644 <__ulp+0x18>
 801666a:	f1a0 0114 	sub.w	r1, r0, #20
 801666e:	291e      	cmp	r1, #30
 8016670:	bfda      	itte	le
 8016672:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8016676:	fa20 f101 	lsrle.w	r1, r0, r1
 801667a:	2101      	movgt	r1, #1
 801667c:	460a      	mov	r2, r1
 801667e:	e7e1      	b.n	8016644 <__ulp+0x18>
 8016680:	7ff00000 	.word	0x7ff00000

08016684 <__b2d>:
 8016684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016686:	6905      	ldr	r5, [r0, #16]
 8016688:	f100 0714 	add.w	r7, r0, #20
 801668c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016690:	1f2e      	subs	r6, r5, #4
 8016692:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8016696:	4620      	mov	r0, r4
 8016698:	f7ff fd48 	bl	801612c <__hi0bits>
 801669c:	f1c0 0320 	rsb	r3, r0, #32
 80166a0:	280a      	cmp	r0, #10
 80166a2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8016720 <__b2d+0x9c>
 80166a6:	600b      	str	r3, [r1, #0]
 80166a8:	dc14      	bgt.n	80166d4 <__b2d+0x50>
 80166aa:	f1c0 0e0b 	rsb	lr, r0, #11
 80166ae:	fa24 f10e 	lsr.w	r1, r4, lr
 80166b2:	42b7      	cmp	r7, r6
 80166b4:	ea41 030c 	orr.w	r3, r1, ip
 80166b8:	bf34      	ite	cc
 80166ba:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80166be:	2100      	movcs	r1, #0
 80166c0:	3015      	adds	r0, #21
 80166c2:	fa04 f000 	lsl.w	r0, r4, r0
 80166c6:	fa21 f10e 	lsr.w	r1, r1, lr
 80166ca:	ea40 0201 	orr.w	r2, r0, r1
 80166ce:	ec43 2b10 	vmov	d0, r2, r3
 80166d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166d4:	42b7      	cmp	r7, r6
 80166d6:	bf3a      	itte	cc
 80166d8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80166dc:	f1a5 0608 	subcc.w	r6, r5, #8
 80166e0:	2100      	movcs	r1, #0
 80166e2:	380b      	subs	r0, #11
 80166e4:	d017      	beq.n	8016716 <__b2d+0x92>
 80166e6:	f1c0 0c20 	rsb	ip, r0, #32
 80166ea:	fa04 f500 	lsl.w	r5, r4, r0
 80166ee:	42be      	cmp	r6, r7
 80166f0:	fa21 f40c 	lsr.w	r4, r1, ip
 80166f4:	ea45 0504 	orr.w	r5, r5, r4
 80166f8:	bf8c      	ite	hi
 80166fa:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80166fe:	2400      	movls	r4, #0
 8016700:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8016704:	fa01 f000 	lsl.w	r0, r1, r0
 8016708:	fa24 f40c 	lsr.w	r4, r4, ip
 801670c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8016710:	ea40 0204 	orr.w	r2, r0, r4
 8016714:	e7db      	b.n	80166ce <__b2d+0x4a>
 8016716:	ea44 030c 	orr.w	r3, r4, ip
 801671a:	460a      	mov	r2, r1
 801671c:	e7d7      	b.n	80166ce <__b2d+0x4a>
 801671e:	bf00      	nop
 8016720:	3ff00000 	.word	0x3ff00000

08016724 <__d2b>:
 8016724:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016728:	4689      	mov	r9, r1
 801672a:	2101      	movs	r1, #1
 801672c:	ec57 6b10 	vmov	r6, r7, d0
 8016730:	4690      	mov	r8, r2
 8016732:	f7ff fc09 	bl	8015f48 <_Balloc>
 8016736:	4604      	mov	r4, r0
 8016738:	b930      	cbnz	r0, 8016748 <__d2b+0x24>
 801673a:	4602      	mov	r2, r0
 801673c:	4b25      	ldr	r3, [pc, #148]	; (80167d4 <__d2b+0xb0>)
 801673e:	4826      	ldr	r0, [pc, #152]	; (80167d8 <__d2b+0xb4>)
 8016740:	f240 310a 	movw	r1, #778	; 0x30a
 8016744:	f000 faaa 	bl	8016c9c <__assert_func>
 8016748:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801674c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016750:	bb35      	cbnz	r5, 80167a0 <__d2b+0x7c>
 8016752:	2e00      	cmp	r6, #0
 8016754:	9301      	str	r3, [sp, #4]
 8016756:	d028      	beq.n	80167aa <__d2b+0x86>
 8016758:	4668      	mov	r0, sp
 801675a:	9600      	str	r6, [sp, #0]
 801675c:	f7ff fd06 	bl	801616c <__lo0bits>
 8016760:	9900      	ldr	r1, [sp, #0]
 8016762:	b300      	cbz	r0, 80167a6 <__d2b+0x82>
 8016764:	9a01      	ldr	r2, [sp, #4]
 8016766:	f1c0 0320 	rsb	r3, r0, #32
 801676a:	fa02 f303 	lsl.w	r3, r2, r3
 801676e:	430b      	orrs	r3, r1
 8016770:	40c2      	lsrs	r2, r0
 8016772:	6163      	str	r3, [r4, #20]
 8016774:	9201      	str	r2, [sp, #4]
 8016776:	9b01      	ldr	r3, [sp, #4]
 8016778:	61a3      	str	r3, [r4, #24]
 801677a:	2b00      	cmp	r3, #0
 801677c:	bf14      	ite	ne
 801677e:	2202      	movne	r2, #2
 8016780:	2201      	moveq	r2, #1
 8016782:	6122      	str	r2, [r4, #16]
 8016784:	b1d5      	cbz	r5, 80167bc <__d2b+0x98>
 8016786:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801678a:	4405      	add	r5, r0
 801678c:	f8c9 5000 	str.w	r5, [r9]
 8016790:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016794:	f8c8 0000 	str.w	r0, [r8]
 8016798:	4620      	mov	r0, r4
 801679a:	b003      	add	sp, #12
 801679c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80167a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80167a4:	e7d5      	b.n	8016752 <__d2b+0x2e>
 80167a6:	6161      	str	r1, [r4, #20]
 80167a8:	e7e5      	b.n	8016776 <__d2b+0x52>
 80167aa:	a801      	add	r0, sp, #4
 80167ac:	f7ff fcde 	bl	801616c <__lo0bits>
 80167b0:	9b01      	ldr	r3, [sp, #4]
 80167b2:	6163      	str	r3, [r4, #20]
 80167b4:	2201      	movs	r2, #1
 80167b6:	6122      	str	r2, [r4, #16]
 80167b8:	3020      	adds	r0, #32
 80167ba:	e7e3      	b.n	8016784 <__d2b+0x60>
 80167bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80167c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80167c4:	f8c9 0000 	str.w	r0, [r9]
 80167c8:	6918      	ldr	r0, [r3, #16]
 80167ca:	f7ff fcaf 	bl	801612c <__hi0bits>
 80167ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80167d2:	e7df      	b.n	8016794 <__d2b+0x70>
 80167d4:	08018fa7 	.word	0x08018fa7
 80167d8:	08019034 	.word	0x08019034

080167dc <__ratio>:
 80167dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167e0:	4688      	mov	r8, r1
 80167e2:	4669      	mov	r1, sp
 80167e4:	4681      	mov	r9, r0
 80167e6:	f7ff ff4d 	bl	8016684 <__b2d>
 80167ea:	a901      	add	r1, sp, #4
 80167ec:	4640      	mov	r0, r8
 80167ee:	ec55 4b10 	vmov	r4, r5, d0
 80167f2:	f7ff ff47 	bl	8016684 <__b2d>
 80167f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80167fa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80167fe:	eba3 0c02 	sub.w	ip, r3, r2
 8016802:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016806:	1a9b      	subs	r3, r3, r2
 8016808:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801680c:	ec51 0b10 	vmov	r0, r1, d0
 8016810:	2b00      	cmp	r3, #0
 8016812:	bfd6      	itet	le
 8016814:	460a      	movle	r2, r1
 8016816:	462a      	movgt	r2, r5
 8016818:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801681c:	468b      	mov	fp, r1
 801681e:	462f      	mov	r7, r5
 8016820:	bfd4      	ite	le
 8016822:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8016826:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801682a:	4620      	mov	r0, r4
 801682c:	ee10 2a10 	vmov	r2, s0
 8016830:	465b      	mov	r3, fp
 8016832:	4639      	mov	r1, r7
 8016834:	f7ea f80a 	bl	800084c <__aeabi_ddiv>
 8016838:	ec41 0b10 	vmov	d0, r0, r1
 801683c:	b003      	add	sp, #12
 801683e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016842 <__copybits>:
 8016842:	3901      	subs	r1, #1
 8016844:	b570      	push	{r4, r5, r6, lr}
 8016846:	1149      	asrs	r1, r1, #5
 8016848:	6914      	ldr	r4, [r2, #16]
 801684a:	3101      	adds	r1, #1
 801684c:	f102 0314 	add.w	r3, r2, #20
 8016850:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016854:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016858:	1f05      	subs	r5, r0, #4
 801685a:	42a3      	cmp	r3, r4
 801685c:	d30c      	bcc.n	8016878 <__copybits+0x36>
 801685e:	1aa3      	subs	r3, r4, r2
 8016860:	3b11      	subs	r3, #17
 8016862:	f023 0303 	bic.w	r3, r3, #3
 8016866:	3211      	adds	r2, #17
 8016868:	42a2      	cmp	r2, r4
 801686a:	bf88      	it	hi
 801686c:	2300      	movhi	r3, #0
 801686e:	4418      	add	r0, r3
 8016870:	2300      	movs	r3, #0
 8016872:	4288      	cmp	r0, r1
 8016874:	d305      	bcc.n	8016882 <__copybits+0x40>
 8016876:	bd70      	pop	{r4, r5, r6, pc}
 8016878:	f853 6b04 	ldr.w	r6, [r3], #4
 801687c:	f845 6f04 	str.w	r6, [r5, #4]!
 8016880:	e7eb      	b.n	801685a <__copybits+0x18>
 8016882:	f840 3b04 	str.w	r3, [r0], #4
 8016886:	e7f4      	b.n	8016872 <__copybits+0x30>

08016888 <__any_on>:
 8016888:	f100 0214 	add.w	r2, r0, #20
 801688c:	6900      	ldr	r0, [r0, #16]
 801688e:	114b      	asrs	r3, r1, #5
 8016890:	4298      	cmp	r0, r3
 8016892:	b510      	push	{r4, lr}
 8016894:	db11      	blt.n	80168ba <__any_on+0x32>
 8016896:	dd0a      	ble.n	80168ae <__any_on+0x26>
 8016898:	f011 011f 	ands.w	r1, r1, #31
 801689c:	d007      	beq.n	80168ae <__any_on+0x26>
 801689e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80168a2:	fa24 f001 	lsr.w	r0, r4, r1
 80168a6:	fa00 f101 	lsl.w	r1, r0, r1
 80168aa:	428c      	cmp	r4, r1
 80168ac:	d10b      	bne.n	80168c6 <__any_on+0x3e>
 80168ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80168b2:	4293      	cmp	r3, r2
 80168b4:	d803      	bhi.n	80168be <__any_on+0x36>
 80168b6:	2000      	movs	r0, #0
 80168b8:	bd10      	pop	{r4, pc}
 80168ba:	4603      	mov	r3, r0
 80168bc:	e7f7      	b.n	80168ae <__any_on+0x26>
 80168be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80168c2:	2900      	cmp	r1, #0
 80168c4:	d0f5      	beq.n	80168b2 <__any_on+0x2a>
 80168c6:	2001      	movs	r0, #1
 80168c8:	e7f6      	b.n	80168b8 <__any_on+0x30>

080168ca <_calloc_r>:
 80168ca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80168cc:	fba1 2402 	umull	r2, r4, r1, r2
 80168d0:	b94c      	cbnz	r4, 80168e6 <_calloc_r+0x1c>
 80168d2:	4611      	mov	r1, r2
 80168d4:	9201      	str	r2, [sp, #4]
 80168d6:	f7fc fb43 	bl	8012f60 <_malloc_r>
 80168da:	9a01      	ldr	r2, [sp, #4]
 80168dc:	4605      	mov	r5, r0
 80168de:	b930      	cbnz	r0, 80168ee <_calloc_r+0x24>
 80168e0:	4628      	mov	r0, r5
 80168e2:	b003      	add	sp, #12
 80168e4:	bd30      	pop	{r4, r5, pc}
 80168e6:	220c      	movs	r2, #12
 80168e8:	6002      	str	r2, [r0, #0]
 80168ea:	2500      	movs	r5, #0
 80168ec:	e7f8      	b.n	80168e0 <_calloc_r+0x16>
 80168ee:	4621      	mov	r1, r4
 80168f0:	f7fc fb0d 	bl	8012f0e <memset>
 80168f4:	e7f4      	b.n	80168e0 <_calloc_r+0x16>
	...

080168f8 <_free_r>:
 80168f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80168fa:	2900      	cmp	r1, #0
 80168fc:	d044      	beq.n	8016988 <_free_r+0x90>
 80168fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016902:	9001      	str	r0, [sp, #4]
 8016904:	2b00      	cmp	r3, #0
 8016906:	f1a1 0404 	sub.w	r4, r1, #4
 801690a:	bfb8      	it	lt
 801690c:	18e4      	addlt	r4, r4, r3
 801690e:	f7ff fb0f 	bl	8015f30 <__malloc_lock>
 8016912:	4a1e      	ldr	r2, [pc, #120]	; (801698c <_free_r+0x94>)
 8016914:	9801      	ldr	r0, [sp, #4]
 8016916:	6813      	ldr	r3, [r2, #0]
 8016918:	b933      	cbnz	r3, 8016928 <_free_r+0x30>
 801691a:	6063      	str	r3, [r4, #4]
 801691c:	6014      	str	r4, [r2, #0]
 801691e:	b003      	add	sp, #12
 8016920:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016924:	f7ff bb0a 	b.w	8015f3c <__malloc_unlock>
 8016928:	42a3      	cmp	r3, r4
 801692a:	d908      	bls.n	801693e <_free_r+0x46>
 801692c:	6825      	ldr	r5, [r4, #0]
 801692e:	1961      	adds	r1, r4, r5
 8016930:	428b      	cmp	r3, r1
 8016932:	bf01      	itttt	eq
 8016934:	6819      	ldreq	r1, [r3, #0]
 8016936:	685b      	ldreq	r3, [r3, #4]
 8016938:	1949      	addeq	r1, r1, r5
 801693a:	6021      	streq	r1, [r4, #0]
 801693c:	e7ed      	b.n	801691a <_free_r+0x22>
 801693e:	461a      	mov	r2, r3
 8016940:	685b      	ldr	r3, [r3, #4]
 8016942:	b10b      	cbz	r3, 8016948 <_free_r+0x50>
 8016944:	42a3      	cmp	r3, r4
 8016946:	d9fa      	bls.n	801693e <_free_r+0x46>
 8016948:	6811      	ldr	r1, [r2, #0]
 801694a:	1855      	adds	r5, r2, r1
 801694c:	42a5      	cmp	r5, r4
 801694e:	d10b      	bne.n	8016968 <_free_r+0x70>
 8016950:	6824      	ldr	r4, [r4, #0]
 8016952:	4421      	add	r1, r4
 8016954:	1854      	adds	r4, r2, r1
 8016956:	42a3      	cmp	r3, r4
 8016958:	6011      	str	r1, [r2, #0]
 801695a:	d1e0      	bne.n	801691e <_free_r+0x26>
 801695c:	681c      	ldr	r4, [r3, #0]
 801695e:	685b      	ldr	r3, [r3, #4]
 8016960:	6053      	str	r3, [r2, #4]
 8016962:	4421      	add	r1, r4
 8016964:	6011      	str	r1, [r2, #0]
 8016966:	e7da      	b.n	801691e <_free_r+0x26>
 8016968:	d902      	bls.n	8016970 <_free_r+0x78>
 801696a:	230c      	movs	r3, #12
 801696c:	6003      	str	r3, [r0, #0]
 801696e:	e7d6      	b.n	801691e <_free_r+0x26>
 8016970:	6825      	ldr	r5, [r4, #0]
 8016972:	1961      	adds	r1, r4, r5
 8016974:	428b      	cmp	r3, r1
 8016976:	bf04      	itt	eq
 8016978:	6819      	ldreq	r1, [r3, #0]
 801697a:	685b      	ldreq	r3, [r3, #4]
 801697c:	6063      	str	r3, [r4, #4]
 801697e:	bf04      	itt	eq
 8016980:	1949      	addeq	r1, r1, r5
 8016982:	6021      	streq	r1, [r4, #0]
 8016984:	6054      	str	r4, [r2, #4]
 8016986:	e7ca      	b.n	801691e <_free_r+0x26>
 8016988:	b003      	add	sp, #12
 801698a:	bd30      	pop	{r4, r5, pc}
 801698c:	200082b8 	.word	0x200082b8

08016990 <__ssputs_r>:
 8016990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016994:	688e      	ldr	r6, [r1, #8]
 8016996:	429e      	cmp	r6, r3
 8016998:	4682      	mov	sl, r0
 801699a:	460c      	mov	r4, r1
 801699c:	4690      	mov	r8, r2
 801699e:	461f      	mov	r7, r3
 80169a0:	d838      	bhi.n	8016a14 <__ssputs_r+0x84>
 80169a2:	898a      	ldrh	r2, [r1, #12]
 80169a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80169a8:	d032      	beq.n	8016a10 <__ssputs_r+0x80>
 80169aa:	6825      	ldr	r5, [r4, #0]
 80169ac:	6909      	ldr	r1, [r1, #16]
 80169ae:	eba5 0901 	sub.w	r9, r5, r1
 80169b2:	6965      	ldr	r5, [r4, #20]
 80169b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80169b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80169bc:	3301      	adds	r3, #1
 80169be:	444b      	add	r3, r9
 80169c0:	106d      	asrs	r5, r5, #1
 80169c2:	429d      	cmp	r5, r3
 80169c4:	bf38      	it	cc
 80169c6:	461d      	movcc	r5, r3
 80169c8:	0553      	lsls	r3, r2, #21
 80169ca:	d531      	bpl.n	8016a30 <__ssputs_r+0xa0>
 80169cc:	4629      	mov	r1, r5
 80169ce:	f7fc fac7 	bl	8012f60 <_malloc_r>
 80169d2:	4606      	mov	r6, r0
 80169d4:	b950      	cbnz	r0, 80169ec <__ssputs_r+0x5c>
 80169d6:	230c      	movs	r3, #12
 80169d8:	f8ca 3000 	str.w	r3, [sl]
 80169dc:	89a3      	ldrh	r3, [r4, #12]
 80169de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80169e2:	81a3      	strh	r3, [r4, #12]
 80169e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80169e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169ec:	6921      	ldr	r1, [r4, #16]
 80169ee:	464a      	mov	r2, r9
 80169f0:	f7fc fa7f 	bl	8012ef2 <memcpy>
 80169f4:	89a3      	ldrh	r3, [r4, #12]
 80169f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80169fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80169fe:	81a3      	strh	r3, [r4, #12]
 8016a00:	6126      	str	r6, [r4, #16]
 8016a02:	6165      	str	r5, [r4, #20]
 8016a04:	444e      	add	r6, r9
 8016a06:	eba5 0509 	sub.w	r5, r5, r9
 8016a0a:	6026      	str	r6, [r4, #0]
 8016a0c:	60a5      	str	r5, [r4, #8]
 8016a0e:	463e      	mov	r6, r7
 8016a10:	42be      	cmp	r6, r7
 8016a12:	d900      	bls.n	8016a16 <__ssputs_r+0x86>
 8016a14:	463e      	mov	r6, r7
 8016a16:	6820      	ldr	r0, [r4, #0]
 8016a18:	4632      	mov	r2, r6
 8016a1a:	4641      	mov	r1, r8
 8016a1c:	f000 f96e 	bl	8016cfc <memmove>
 8016a20:	68a3      	ldr	r3, [r4, #8]
 8016a22:	1b9b      	subs	r3, r3, r6
 8016a24:	60a3      	str	r3, [r4, #8]
 8016a26:	6823      	ldr	r3, [r4, #0]
 8016a28:	4433      	add	r3, r6
 8016a2a:	6023      	str	r3, [r4, #0]
 8016a2c:	2000      	movs	r0, #0
 8016a2e:	e7db      	b.n	80169e8 <__ssputs_r+0x58>
 8016a30:	462a      	mov	r2, r5
 8016a32:	f000 f97d 	bl	8016d30 <_realloc_r>
 8016a36:	4606      	mov	r6, r0
 8016a38:	2800      	cmp	r0, #0
 8016a3a:	d1e1      	bne.n	8016a00 <__ssputs_r+0x70>
 8016a3c:	6921      	ldr	r1, [r4, #16]
 8016a3e:	4650      	mov	r0, sl
 8016a40:	f7ff ff5a 	bl	80168f8 <_free_r>
 8016a44:	e7c7      	b.n	80169d6 <__ssputs_r+0x46>
	...

08016a48 <_svfiprintf_r>:
 8016a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a4c:	4698      	mov	r8, r3
 8016a4e:	898b      	ldrh	r3, [r1, #12]
 8016a50:	061b      	lsls	r3, r3, #24
 8016a52:	b09d      	sub	sp, #116	; 0x74
 8016a54:	4607      	mov	r7, r0
 8016a56:	460d      	mov	r5, r1
 8016a58:	4614      	mov	r4, r2
 8016a5a:	d50e      	bpl.n	8016a7a <_svfiprintf_r+0x32>
 8016a5c:	690b      	ldr	r3, [r1, #16]
 8016a5e:	b963      	cbnz	r3, 8016a7a <_svfiprintf_r+0x32>
 8016a60:	2140      	movs	r1, #64	; 0x40
 8016a62:	f7fc fa7d 	bl	8012f60 <_malloc_r>
 8016a66:	6028      	str	r0, [r5, #0]
 8016a68:	6128      	str	r0, [r5, #16]
 8016a6a:	b920      	cbnz	r0, 8016a76 <_svfiprintf_r+0x2e>
 8016a6c:	230c      	movs	r3, #12
 8016a6e:	603b      	str	r3, [r7, #0]
 8016a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016a74:	e0d1      	b.n	8016c1a <_svfiprintf_r+0x1d2>
 8016a76:	2340      	movs	r3, #64	; 0x40
 8016a78:	616b      	str	r3, [r5, #20]
 8016a7a:	2300      	movs	r3, #0
 8016a7c:	9309      	str	r3, [sp, #36]	; 0x24
 8016a7e:	2320      	movs	r3, #32
 8016a80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016a84:	f8cd 800c 	str.w	r8, [sp, #12]
 8016a88:	2330      	movs	r3, #48	; 0x30
 8016a8a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8016c34 <_svfiprintf_r+0x1ec>
 8016a8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016a92:	f04f 0901 	mov.w	r9, #1
 8016a96:	4623      	mov	r3, r4
 8016a98:	469a      	mov	sl, r3
 8016a9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016a9e:	b10a      	cbz	r2, 8016aa4 <_svfiprintf_r+0x5c>
 8016aa0:	2a25      	cmp	r2, #37	; 0x25
 8016aa2:	d1f9      	bne.n	8016a98 <_svfiprintf_r+0x50>
 8016aa4:	ebba 0b04 	subs.w	fp, sl, r4
 8016aa8:	d00b      	beq.n	8016ac2 <_svfiprintf_r+0x7a>
 8016aaa:	465b      	mov	r3, fp
 8016aac:	4622      	mov	r2, r4
 8016aae:	4629      	mov	r1, r5
 8016ab0:	4638      	mov	r0, r7
 8016ab2:	f7ff ff6d 	bl	8016990 <__ssputs_r>
 8016ab6:	3001      	adds	r0, #1
 8016ab8:	f000 80aa 	beq.w	8016c10 <_svfiprintf_r+0x1c8>
 8016abc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016abe:	445a      	add	r2, fp
 8016ac0:	9209      	str	r2, [sp, #36]	; 0x24
 8016ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	f000 80a2 	beq.w	8016c10 <_svfiprintf_r+0x1c8>
 8016acc:	2300      	movs	r3, #0
 8016ace:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016ad2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016ad6:	f10a 0a01 	add.w	sl, sl, #1
 8016ada:	9304      	str	r3, [sp, #16]
 8016adc:	9307      	str	r3, [sp, #28]
 8016ade:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016ae2:	931a      	str	r3, [sp, #104]	; 0x68
 8016ae4:	4654      	mov	r4, sl
 8016ae6:	2205      	movs	r2, #5
 8016ae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016aec:	4851      	ldr	r0, [pc, #324]	; (8016c34 <_svfiprintf_r+0x1ec>)
 8016aee:	f7e9 fb77 	bl	80001e0 <memchr>
 8016af2:	9a04      	ldr	r2, [sp, #16]
 8016af4:	b9d8      	cbnz	r0, 8016b2e <_svfiprintf_r+0xe6>
 8016af6:	06d0      	lsls	r0, r2, #27
 8016af8:	bf44      	itt	mi
 8016afa:	2320      	movmi	r3, #32
 8016afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016b00:	0711      	lsls	r1, r2, #28
 8016b02:	bf44      	itt	mi
 8016b04:	232b      	movmi	r3, #43	; 0x2b
 8016b06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8016b0e:	2b2a      	cmp	r3, #42	; 0x2a
 8016b10:	d015      	beq.n	8016b3e <_svfiprintf_r+0xf6>
 8016b12:	9a07      	ldr	r2, [sp, #28]
 8016b14:	4654      	mov	r4, sl
 8016b16:	2000      	movs	r0, #0
 8016b18:	f04f 0c0a 	mov.w	ip, #10
 8016b1c:	4621      	mov	r1, r4
 8016b1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016b22:	3b30      	subs	r3, #48	; 0x30
 8016b24:	2b09      	cmp	r3, #9
 8016b26:	d94e      	bls.n	8016bc6 <_svfiprintf_r+0x17e>
 8016b28:	b1b0      	cbz	r0, 8016b58 <_svfiprintf_r+0x110>
 8016b2a:	9207      	str	r2, [sp, #28]
 8016b2c:	e014      	b.n	8016b58 <_svfiprintf_r+0x110>
 8016b2e:	eba0 0308 	sub.w	r3, r0, r8
 8016b32:	fa09 f303 	lsl.w	r3, r9, r3
 8016b36:	4313      	orrs	r3, r2
 8016b38:	9304      	str	r3, [sp, #16]
 8016b3a:	46a2      	mov	sl, r4
 8016b3c:	e7d2      	b.n	8016ae4 <_svfiprintf_r+0x9c>
 8016b3e:	9b03      	ldr	r3, [sp, #12]
 8016b40:	1d19      	adds	r1, r3, #4
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	9103      	str	r1, [sp, #12]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	bfbb      	ittet	lt
 8016b4a:	425b      	neglt	r3, r3
 8016b4c:	f042 0202 	orrlt.w	r2, r2, #2
 8016b50:	9307      	strge	r3, [sp, #28]
 8016b52:	9307      	strlt	r3, [sp, #28]
 8016b54:	bfb8      	it	lt
 8016b56:	9204      	strlt	r2, [sp, #16]
 8016b58:	7823      	ldrb	r3, [r4, #0]
 8016b5a:	2b2e      	cmp	r3, #46	; 0x2e
 8016b5c:	d10c      	bne.n	8016b78 <_svfiprintf_r+0x130>
 8016b5e:	7863      	ldrb	r3, [r4, #1]
 8016b60:	2b2a      	cmp	r3, #42	; 0x2a
 8016b62:	d135      	bne.n	8016bd0 <_svfiprintf_r+0x188>
 8016b64:	9b03      	ldr	r3, [sp, #12]
 8016b66:	1d1a      	adds	r2, r3, #4
 8016b68:	681b      	ldr	r3, [r3, #0]
 8016b6a:	9203      	str	r2, [sp, #12]
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	bfb8      	it	lt
 8016b70:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8016b74:	3402      	adds	r4, #2
 8016b76:	9305      	str	r3, [sp, #20]
 8016b78:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8016c44 <_svfiprintf_r+0x1fc>
 8016b7c:	7821      	ldrb	r1, [r4, #0]
 8016b7e:	2203      	movs	r2, #3
 8016b80:	4650      	mov	r0, sl
 8016b82:	f7e9 fb2d 	bl	80001e0 <memchr>
 8016b86:	b140      	cbz	r0, 8016b9a <_svfiprintf_r+0x152>
 8016b88:	2340      	movs	r3, #64	; 0x40
 8016b8a:	eba0 000a 	sub.w	r0, r0, sl
 8016b8e:	fa03 f000 	lsl.w	r0, r3, r0
 8016b92:	9b04      	ldr	r3, [sp, #16]
 8016b94:	4303      	orrs	r3, r0
 8016b96:	3401      	adds	r4, #1
 8016b98:	9304      	str	r3, [sp, #16]
 8016b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b9e:	4826      	ldr	r0, [pc, #152]	; (8016c38 <_svfiprintf_r+0x1f0>)
 8016ba0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016ba4:	2206      	movs	r2, #6
 8016ba6:	f7e9 fb1b 	bl	80001e0 <memchr>
 8016baa:	2800      	cmp	r0, #0
 8016bac:	d038      	beq.n	8016c20 <_svfiprintf_r+0x1d8>
 8016bae:	4b23      	ldr	r3, [pc, #140]	; (8016c3c <_svfiprintf_r+0x1f4>)
 8016bb0:	bb1b      	cbnz	r3, 8016bfa <_svfiprintf_r+0x1b2>
 8016bb2:	9b03      	ldr	r3, [sp, #12]
 8016bb4:	3307      	adds	r3, #7
 8016bb6:	f023 0307 	bic.w	r3, r3, #7
 8016bba:	3308      	adds	r3, #8
 8016bbc:	9303      	str	r3, [sp, #12]
 8016bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016bc0:	4433      	add	r3, r6
 8016bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8016bc4:	e767      	b.n	8016a96 <_svfiprintf_r+0x4e>
 8016bc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8016bca:	460c      	mov	r4, r1
 8016bcc:	2001      	movs	r0, #1
 8016bce:	e7a5      	b.n	8016b1c <_svfiprintf_r+0xd4>
 8016bd0:	2300      	movs	r3, #0
 8016bd2:	3401      	adds	r4, #1
 8016bd4:	9305      	str	r3, [sp, #20]
 8016bd6:	4619      	mov	r1, r3
 8016bd8:	f04f 0c0a 	mov.w	ip, #10
 8016bdc:	4620      	mov	r0, r4
 8016bde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016be2:	3a30      	subs	r2, #48	; 0x30
 8016be4:	2a09      	cmp	r2, #9
 8016be6:	d903      	bls.n	8016bf0 <_svfiprintf_r+0x1a8>
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d0c5      	beq.n	8016b78 <_svfiprintf_r+0x130>
 8016bec:	9105      	str	r1, [sp, #20]
 8016bee:	e7c3      	b.n	8016b78 <_svfiprintf_r+0x130>
 8016bf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8016bf4:	4604      	mov	r4, r0
 8016bf6:	2301      	movs	r3, #1
 8016bf8:	e7f0      	b.n	8016bdc <_svfiprintf_r+0x194>
 8016bfa:	ab03      	add	r3, sp, #12
 8016bfc:	9300      	str	r3, [sp, #0]
 8016bfe:	462a      	mov	r2, r5
 8016c00:	4b0f      	ldr	r3, [pc, #60]	; (8016c40 <_svfiprintf_r+0x1f8>)
 8016c02:	a904      	add	r1, sp, #16
 8016c04:	4638      	mov	r0, r7
 8016c06:	f7fc fabf 	bl	8013188 <_printf_float>
 8016c0a:	1c42      	adds	r2, r0, #1
 8016c0c:	4606      	mov	r6, r0
 8016c0e:	d1d6      	bne.n	8016bbe <_svfiprintf_r+0x176>
 8016c10:	89ab      	ldrh	r3, [r5, #12]
 8016c12:	065b      	lsls	r3, r3, #25
 8016c14:	f53f af2c 	bmi.w	8016a70 <_svfiprintf_r+0x28>
 8016c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016c1a:	b01d      	add	sp, #116	; 0x74
 8016c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c20:	ab03      	add	r3, sp, #12
 8016c22:	9300      	str	r3, [sp, #0]
 8016c24:	462a      	mov	r2, r5
 8016c26:	4b06      	ldr	r3, [pc, #24]	; (8016c40 <_svfiprintf_r+0x1f8>)
 8016c28:	a904      	add	r1, sp, #16
 8016c2a:	4638      	mov	r0, r7
 8016c2c:	f7fc fd50 	bl	80136d0 <_printf_i>
 8016c30:	e7eb      	b.n	8016c0a <_svfiprintf_r+0x1c2>
 8016c32:	bf00      	nop
 8016c34:	0801918c 	.word	0x0801918c
 8016c38:	08019196 	.word	0x08019196
 8016c3c:	08013189 	.word	0x08013189
 8016c40:	08016991 	.word	0x08016991
 8016c44:	08019192 	.word	0x08019192

08016c48 <_read_r>:
 8016c48:	b538      	push	{r3, r4, r5, lr}
 8016c4a:	4d07      	ldr	r5, [pc, #28]	; (8016c68 <_read_r+0x20>)
 8016c4c:	4604      	mov	r4, r0
 8016c4e:	4608      	mov	r0, r1
 8016c50:	4611      	mov	r1, r2
 8016c52:	2200      	movs	r2, #0
 8016c54:	602a      	str	r2, [r5, #0]
 8016c56:	461a      	mov	r2, r3
 8016c58:	f7ef fdee 	bl	8006838 <_read>
 8016c5c:	1c43      	adds	r3, r0, #1
 8016c5e:	d102      	bne.n	8016c66 <_read_r+0x1e>
 8016c60:	682b      	ldr	r3, [r5, #0]
 8016c62:	b103      	cbz	r3, 8016c66 <_read_r+0x1e>
 8016c64:	6023      	str	r3, [r4, #0]
 8016c66:	bd38      	pop	{r3, r4, r5, pc}
 8016c68:	200082c0 	.word	0x200082c0
 8016c6c:	00000000 	.word	0x00000000

08016c70 <nan>:
 8016c70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016c78 <nan+0x8>
 8016c74:	4770      	bx	lr
 8016c76:	bf00      	nop
 8016c78:	00000000 	.word	0x00000000
 8016c7c:	7ff80000 	.word	0x7ff80000

08016c80 <__ascii_wctomb>:
 8016c80:	b149      	cbz	r1, 8016c96 <__ascii_wctomb+0x16>
 8016c82:	2aff      	cmp	r2, #255	; 0xff
 8016c84:	bf85      	ittet	hi
 8016c86:	238a      	movhi	r3, #138	; 0x8a
 8016c88:	6003      	strhi	r3, [r0, #0]
 8016c8a:	700a      	strbls	r2, [r1, #0]
 8016c8c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8016c90:	bf98      	it	ls
 8016c92:	2001      	movls	r0, #1
 8016c94:	4770      	bx	lr
 8016c96:	4608      	mov	r0, r1
 8016c98:	4770      	bx	lr
	...

08016c9c <__assert_func>:
 8016c9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016c9e:	4614      	mov	r4, r2
 8016ca0:	461a      	mov	r2, r3
 8016ca2:	4b09      	ldr	r3, [pc, #36]	; (8016cc8 <__assert_func+0x2c>)
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	4605      	mov	r5, r0
 8016ca8:	68d8      	ldr	r0, [r3, #12]
 8016caa:	b14c      	cbz	r4, 8016cc0 <__assert_func+0x24>
 8016cac:	4b07      	ldr	r3, [pc, #28]	; (8016ccc <__assert_func+0x30>)
 8016cae:	9100      	str	r1, [sp, #0]
 8016cb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016cb4:	4906      	ldr	r1, [pc, #24]	; (8016cd0 <__assert_func+0x34>)
 8016cb6:	462b      	mov	r3, r5
 8016cb8:	f000 f80e 	bl	8016cd8 <fiprintf>
 8016cbc:	f000 fa80 	bl	80171c0 <abort>
 8016cc0:	4b04      	ldr	r3, [pc, #16]	; (8016cd4 <__assert_func+0x38>)
 8016cc2:	461c      	mov	r4, r3
 8016cc4:	e7f3      	b.n	8016cae <__assert_func+0x12>
 8016cc6:	bf00      	nop
 8016cc8:	20000180 	.word	0x20000180
 8016ccc:	0801919d 	.word	0x0801919d
 8016cd0:	080191aa 	.word	0x080191aa
 8016cd4:	080191d8 	.word	0x080191d8

08016cd8 <fiprintf>:
 8016cd8:	b40e      	push	{r1, r2, r3}
 8016cda:	b503      	push	{r0, r1, lr}
 8016cdc:	4601      	mov	r1, r0
 8016cde:	ab03      	add	r3, sp, #12
 8016ce0:	4805      	ldr	r0, [pc, #20]	; (8016cf8 <fiprintf+0x20>)
 8016ce2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ce6:	6800      	ldr	r0, [r0, #0]
 8016ce8:	9301      	str	r3, [sp, #4]
 8016cea:	f000 f879 	bl	8016de0 <_vfiprintf_r>
 8016cee:	b002      	add	sp, #8
 8016cf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016cf4:	b003      	add	sp, #12
 8016cf6:	4770      	bx	lr
 8016cf8:	20000180 	.word	0x20000180

08016cfc <memmove>:
 8016cfc:	4288      	cmp	r0, r1
 8016cfe:	b510      	push	{r4, lr}
 8016d00:	eb01 0402 	add.w	r4, r1, r2
 8016d04:	d902      	bls.n	8016d0c <memmove+0x10>
 8016d06:	4284      	cmp	r4, r0
 8016d08:	4623      	mov	r3, r4
 8016d0a:	d807      	bhi.n	8016d1c <memmove+0x20>
 8016d0c:	1e43      	subs	r3, r0, #1
 8016d0e:	42a1      	cmp	r1, r4
 8016d10:	d008      	beq.n	8016d24 <memmove+0x28>
 8016d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016d16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016d1a:	e7f8      	b.n	8016d0e <memmove+0x12>
 8016d1c:	4402      	add	r2, r0
 8016d1e:	4601      	mov	r1, r0
 8016d20:	428a      	cmp	r2, r1
 8016d22:	d100      	bne.n	8016d26 <memmove+0x2a>
 8016d24:	bd10      	pop	{r4, pc}
 8016d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016d2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016d2e:	e7f7      	b.n	8016d20 <memmove+0x24>

08016d30 <_realloc_r>:
 8016d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d34:	4680      	mov	r8, r0
 8016d36:	4614      	mov	r4, r2
 8016d38:	460e      	mov	r6, r1
 8016d3a:	b921      	cbnz	r1, 8016d46 <_realloc_r+0x16>
 8016d3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d40:	4611      	mov	r1, r2
 8016d42:	f7fc b90d 	b.w	8012f60 <_malloc_r>
 8016d46:	b92a      	cbnz	r2, 8016d54 <_realloc_r+0x24>
 8016d48:	f7ff fdd6 	bl	80168f8 <_free_r>
 8016d4c:	4625      	mov	r5, r4
 8016d4e:	4628      	mov	r0, r5
 8016d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d54:	f000 faa0 	bl	8017298 <_malloc_usable_size_r>
 8016d58:	4284      	cmp	r4, r0
 8016d5a:	4607      	mov	r7, r0
 8016d5c:	d802      	bhi.n	8016d64 <_realloc_r+0x34>
 8016d5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016d62:	d812      	bhi.n	8016d8a <_realloc_r+0x5a>
 8016d64:	4621      	mov	r1, r4
 8016d66:	4640      	mov	r0, r8
 8016d68:	f7fc f8fa 	bl	8012f60 <_malloc_r>
 8016d6c:	4605      	mov	r5, r0
 8016d6e:	2800      	cmp	r0, #0
 8016d70:	d0ed      	beq.n	8016d4e <_realloc_r+0x1e>
 8016d72:	42bc      	cmp	r4, r7
 8016d74:	4622      	mov	r2, r4
 8016d76:	4631      	mov	r1, r6
 8016d78:	bf28      	it	cs
 8016d7a:	463a      	movcs	r2, r7
 8016d7c:	f7fc f8b9 	bl	8012ef2 <memcpy>
 8016d80:	4631      	mov	r1, r6
 8016d82:	4640      	mov	r0, r8
 8016d84:	f7ff fdb8 	bl	80168f8 <_free_r>
 8016d88:	e7e1      	b.n	8016d4e <_realloc_r+0x1e>
 8016d8a:	4635      	mov	r5, r6
 8016d8c:	e7df      	b.n	8016d4e <_realloc_r+0x1e>

08016d8e <__sfputc_r>:
 8016d8e:	6893      	ldr	r3, [r2, #8]
 8016d90:	3b01      	subs	r3, #1
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	b410      	push	{r4}
 8016d96:	6093      	str	r3, [r2, #8]
 8016d98:	da08      	bge.n	8016dac <__sfputc_r+0x1e>
 8016d9a:	6994      	ldr	r4, [r2, #24]
 8016d9c:	42a3      	cmp	r3, r4
 8016d9e:	db01      	blt.n	8016da4 <__sfputc_r+0x16>
 8016da0:	290a      	cmp	r1, #10
 8016da2:	d103      	bne.n	8016dac <__sfputc_r+0x1e>
 8016da4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016da8:	f000 b94a 	b.w	8017040 <__swbuf_r>
 8016dac:	6813      	ldr	r3, [r2, #0]
 8016dae:	1c58      	adds	r0, r3, #1
 8016db0:	6010      	str	r0, [r2, #0]
 8016db2:	7019      	strb	r1, [r3, #0]
 8016db4:	4608      	mov	r0, r1
 8016db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016dba:	4770      	bx	lr

08016dbc <__sfputs_r>:
 8016dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dbe:	4606      	mov	r6, r0
 8016dc0:	460f      	mov	r7, r1
 8016dc2:	4614      	mov	r4, r2
 8016dc4:	18d5      	adds	r5, r2, r3
 8016dc6:	42ac      	cmp	r4, r5
 8016dc8:	d101      	bne.n	8016dce <__sfputs_r+0x12>
 8016dca:	2000      	movs	r0, #0
 8016dcc:	e007      	b.n	8016dde <__sfputs_r+0x22>
 8016dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016dd2:	463a      	mov	r2, r7
 8016dd4:	4630      	mov	r0, r6
 8016dd6:	f7ff ffda 	bl	8016d8e <__sfputc_r>
 8016dda:	1c43      	adds	r3, r0, #1
 8016ddc:	d1f3      	bne.n	8016dc6 <__sfputs_r+0xa>
 8016dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016de0 <_vfiprintf_r>:
 8016de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016de4:	460d      	mov	r5, r1
 8016de6:	b09d      	sub	sp, #116	; 0x74
 8016de8:	4614      	mov	r4, r2
 8016dea:	4698      	mov	r8, r3
 8016dec:	4606      	mov	r6, r0
 8016dee:	b118      	cbz	r0, 8016df8 <_vfiprintf_r+0x18>
 8016df0:	6983      	ldr	r3, [r0, #24]
 8016df2:	b90b      	cbnz	r3, 8016df8 <_vfiprintf_r+0x18>
 8016df4:	f7fb ff0c 	bl	8012c10 <__sinit>
 8016df8:	4b89      	ldr	r3, [pc, #548]	; (8017020 <_vfiprintf_r+0x240>)
 8016dfa:	429d      	cmp	r5, r3
 8016dfc:	d11b      	bne.n	8016e36 <_vfiprintf_r+0x56>
 8016dfe:	6875      	ldr	r5, [r6, #4]
 8016e00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016e02:	07d9      	lsls	r1, r3, #31
 8016e04:	d405      	bmi.n	8016e12 <_vfiprintf_r+0x32>
 8016e06:	89ab      	ldrh	r3, [r5, #12]
 8016e08:	059a      	lsls	r2, r3, #22
 8016e0a:	d402      	bmi.n	8016e12 <_vfiprintf_r+0x32>
 8016e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016e0e:	f7fc f86e 	bl	8012eee <__retarget_lock_acquire_recursive>
 8016e12:	89ab      	ldrh	r3, [r5, #12]
 8016e14:	071b      	lsls	r3, r3, #28
 8016e16:	d501      	bpl.n	8016e1c <_vfiprintf_r+0x3c>
 8016e18:	692b      	ldr	r3, [r5, #16]
 8016e1a:	b9eb      	cbnz	r3, 8016e58 <_vfiprintf_r+0x78>
 8016e1c:	4629      	mov	r1, r5
 8016e1e:	4630      	mov	r0, r6
 8016e20:	f000 f960 	bl	80170e4 <__swsetup_r>
 8016e24:	b1c0      	cbz	r0, 8016e58 <_vfiprintf_r+0x78>
 8016e26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016e28:	07dc      	lsls	r4, r3, #31
 8016e2a:	d50e      	bpl.n	8016e4a <_vfiprintf_r+0x6a>
 8016e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016e30:	b01d      	add	sp, #116	; 0x74
 8016e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e36:	4b7b      	ldr	r3, [pc, #492]	; (8017024 <_vfiprintf_r+0x244>)
 8016e38:	429d      	cmp	r5, r3
 8016e3a:	d101      	bne.n	8016e40 <_vfiprintf_r+0x60>
 8016e3c:	68b5      	ldr	r5, [r6, #8]
 8016e3e:	e7df      	b.n	8016e00 <_vfiprintf_r+0x20>
 8016e40:	4b79      	ldr	r3, [pc, #484]	; (8017028 <_vfiprintf_r+0x248>)
 8016e42:	429d      	cmp	r5, r3
 8016e44:	bf08      	it	eq
 8016e46:	68f5      	ldreq	r5, [r6, #12]
 8016e48:	e7da      	b.n	8016e00 <_vfiprintf_r+0x20>
 8016e4a:	89ab      	ldrh	r3, [r5, #12]
 8016e4c:	0598      	lsls	r0, r3, #22
 8016e4e:	d4ed      	bmi.n	8016e2c <_vfiprintf_r+0x4c>
 8016e50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016e52:	f7fc f84d 	bl	8012ef0 <__retarget_lock_release_recursive>
 8016e56:	e7e9      	b.n	8016e2c <_vfiprintf_r+0x4c>
 8016e58:	2300      	movs	r3, #0
 8016e5a:	9309      	str	r3, [sp, #36]	; 0x24
 8016e5c:	2320      	movs	r3, #32
 8016e5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016e62:	f8cd 800c 	str.w	r8, [sp, #12]
 8016e66:	2330      	movs	r3, #48	; 0x30
 8016e68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801702c <_vfiprintf_r+0x24c>
 8016e6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016e70:	f04f 0901 	mov.w	r9, #1
 8016e74:	4623      	mov	r3, r4
 8016e76:	469a      	mov	sl, r3
 8016e78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016e7c:	b10a      	cbz	r2, 8016e82 <_vfiprintf_r+0xa2>
 8016e7e:	2a25      	cmp	r2, #37	; 0x25
 8016e80:	d1f9      	bne.n	8016e76 <_vfiprintf_r+0x96>
 8016e82:	ebba 0b04 	subs.w	fp, sl, r4
 8016e86:	d00b      	beq.n	8016ea0 <_vfiprintf_r+0xc0>
 8016e88:	465b      	mov	r3, fp
 8016e8a:	4622      	mov	r2, r4
 8016e8c:	4629      	mov	r1, r5
 8016e8e:	4630      	mov	r0, r6
 8016e90:	f7ff ff94 	bl	8016dbc <__sfputs_r>
 8016e94:	3001      	adds	r0, #1
 8016e96:	f000 80aa 	beq.w	8016fee <_vfiprintf_r+0x20e>
 8016e9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016e9c:	445a      	add	r2, fp
 8016e9e:	9209      	str	r2, [sp, #36]	; 0x24
 8016ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	f000 80a2 	beq.w	8016fee <_vfiprintf_r+0x20e>
 8016eaa:	2300      	movs	r3, #0
 8016eac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016eb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016eb4:	f10a 0a01 	add.w	sl, sl, #1
 8016eb8:	9304      	str	r3, [sp, #16]
 8016eba:	9307      	str	r3, [sp, #28]
 8016ebc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016ec0:	931a      	str	r3, [sp, #104]	; 0x68
 8016ec2:	4654      	mov	r4, sl
 8016ec4:	2205      	movs	r2, #5
 8016ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016eca:	4858      	ldr	r0, [pc, #352]	; (801702c <_vfiprintf_r+0x24c>)
 8016ecc:	f7e9 f988 	bl	80001e0 <memchr>
 8016ed0:	9a04      	ldr	r2, [sp, #16]
 8016ed2:	b9d8      	cbnz	r0, 8016f0c <_vfiprintf_r+0x12c>
 8016ed4:	06d1      	lsls	r1, r2, #27
 8016ed6:	bf44      	itt	mi
 8016ed8:	2320      	movmi	r3, #32
 8016eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016ede:	0713      	lsls	r3, r2, #28
 8016ee0:	bf44      	itt	mi
 8016ee2:	232b      	movmi	r3, #43	; 0x2b
 8016ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8016eec:	2b2a      	cmp	r3, #42	; 0x2a
 8016eee:	d015      	beq.n	8016f1c <_vfiprintf_r+0x13c>
 8016ef0:	9a07      	ldr	r2, [sp, #28]
 8016ef2:	4654      	mov	r4, sl
 8016ef4:	2000      	movs	r0, #0
 8016ef6:	f04f 0c0a 	mov.w	ip, #10
 8016efa:	4621      	mov	r1, r4
 8016efc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016f00:	3b30      	subs	r3, #48	; 0x30
 8016f02:	2b09      	cmp	r3, #9
 8016f04:	d94e      	bls.n	8016fa4 <_vfiprintf_r+0x1c4>
 8016f06:	b1b0      	cbz	r0, 8016f36 <_vfiprintf_r+0x156>
 8016f08:	9207      	str	r2, [sp, #28]
 8016f0a:	e014      	b.n	8016f36 <_vfiprintf_r+0x156>
 8016f0c:	eba0 0308 	sub.w	r3, r0, r8
 8016f10:	fa09 f303 	lsl.w	r3, r9, r3
 8016f14:	4313      	orrs	r3, r2
 8016f16:	9304      	str	r3, [sp, #16]
 8016f18:	46a2      	mov	sl, r4
 8016f1a:	e7d2      	b.n	8016ec2 <_vfiprintf_r+0xe2>
 8016f1c:	9b03      	ldr	r3, [sp, #12]
 8016f1e:	1d19      	adds	r1, r3, #4
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	9103      	str	r1, [sp, #12]
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	bfbb      	ittet	lt
 8016f28:	425b      	neglt	r3, r3
 8016f2a:	f042 0202 	orrlt.w	r2, r2, #2
 8016f2e:	9307      	strge	r3, [sp, #28]
 8016f30:	9307      	strlt	r3, [sp, #28]
 8016f32:	bfb8      	it	lt
 8016f34:	9204      	strlt	r2, [sp, #16]
 8016f36:	7823      	ldrb	r3, [r4, #0]
 8016f38:	2b2e      	cmp	r3, #46	; 0x2e
 8016f3a:	d10c      	bne.n	8016f56 <_vfiprintf_r+0x176>
 8016f3c:	7863      	ldrb	r3, [r4, #1]
 8016f3e:	2b2a      	cmp	r3, #42	; 0x2a
 8016f40:	d135      	bne.n	8016fae <_vfiprintf_r+0x1ce>
 8016f42:	9b03      	ldr	r3, [sp, #12]
 8016f44:	1d1a      	adds	r2, r3, #4
 8016f46:	681b      	ldr	r3, [r3, #0]
 8016f48:	9203      	str	r2, [sp, #12]
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	bfb8      	it	lt
 8016f4e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8016f52:	3402      	adds	r4, #2
 8016f54:	9305      	str	r3, [sp, #20]
 8016f56:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801703c <_vfiprintf_r+0x25c>
 8016f5a:	7821      	ldrb	r1, [r4, #0]
 8016f5c:	2203      	movs	r2, #3
 8016f5e:	4650      	mov	r0, sl
 8016f60:	f7e9 f93e 	bl	80001e0 <memchr>
 8016f64:	b140      	cbz	r0, 8016f78 <_vfiprintf_r+0x198>
 8016f66:	2340      	movs	r3, #64	; 0x40
 8016f68:	eba0 000a 	sub.w	r0, r0, sl
 8016f6c:	fa03 f000 	lsl.w	r0, r3, r0
 8016f70:	9b04      	ldr	r3, [sp, #16]
 8016f72:	4303      	orrs	r3, r0
 8016f74:	3401      	adds	r4, #1
 8016f76:	9304      	str	r3, [sp, #16]
 8016f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016f7c:	482c      	ldr	r0, [pc, #176]	; (8017030 <_vfiprintf_r+0x250>)
 8016f7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016f82:	2206      	movs	r2, #6
 8016f84:	f7e9 f92c 	bl	80001e0 <memchr>
 8016f88:	2800      	cmp	r0, #0
 8016f8a:	d03f      	beq.n	801700c <_vfiprintf_r+0x22c>
 8016f8c:	4b29      	ldr	r3, [pc, #164]	; (8017034 <_vfiprintf_r+0x254>)
 8016f8e:	bb1b      	cbnz	r3, 8016fd8 <_vfiprintf_r+0x1f8>
 8016f90:	9b03      	ldr	r3, [sp, #12]
 8016f92:	3307      	adds	r3, #7
 8016f94:	f023 0307 	bic.w	r3, r3, #7
 8016f98:	3308      	adds	r3, #8
 8016f9a:	9303      	str	r3, [sp, #12]
 8016f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f9e:	443b      	add	r3, r7
 8016fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8016fa2:	e767      	b.n	8016e74 <_vfiprintf_r+0x94>
 8016fa4:	fb0c 3202 	mla	r2, ip, r2, r3
 8016fa8:	460c      	mov	r4, r1
 8016faa:	2001      	movs	r0, #1
 8016fac:	e7a5      	b.n	8016efa <_vfiprintf_r+0x11a>
 8016fae:	2300      	movs	r3, #0
 8016fb0:	3401      	adds	r4, #1
 8016fb2:	9305      	str	r3, [sp, #20]
 8016fb4:	4619      	mov	r1, r3
 8016fb6:	f04f 0c0a 	mov.w	ip, #10
 8016fba:	4620      	mov	r0, r4
 8016fbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016fc0:	3a30      	subs	r2, #48	; 0x30
 8016fc2:	2a09      	cmp	r2, #9
 8016fc4:	d903      	bls.n	8016fce <_vfiprintf_r+0x1ee>
 8016fc6:	2b00      	cmp	r3, #0
 8016fc8:	d0c5      	beq.n	8016f56 <_vfiprintf_r+0x176>
 8016fca:	9105      	str	r1, [sp, #20]
 8016fcc:	e7c3      	b.n	8016f56 <_vfiprintf_r+0x176>
 8016fce:	fb0c 2101 	mla	r1, ip, r1, r2
 8016fd2:	4604      	mov	r4, r0
 8016fd4:	2301      	movs	r3, #1
 8016fd6:	e7f0      	b.n	8016fba <_vfiprintf_r+0x1da>
 8016fd8:	ab03      	add	r3, sp, #12
 8016fda:	9300      	str	r3, [sp, #0]
 8016fdc:	462a      	mov	r2, r5
 8016fde:	4b16      	ldr	r3, [pc, #88]	; (8017038 <_vfiprintf_r+0x258>)
 8016fe0:	a904      	add	r1, sp, #16
 8016fe2:	4630      	mov	r0, r6
 8016fe4:	f7fc f8d0 	bl	8013188 <_printf_float>
 8016fe8:	4607      	mov	r7, r0
 8016fea:	1c78      	adds	r0, r7, #1
 8016fec:	d1d6      	bne.n	8016f9c <_vfiprintf_r+0x1bc>
 8016fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016ff0:	07d9      	lsls	r1, r3, #31
 8016ff2:	d405      	bmi.n	8017000 <_vfiprintf_r+0x220>
 8016ff4:	89ab      	ldrh	r3, [r5, #12]
 8016ff6:	059a      	lsls	r2, r3, #22
 8016ff8:	d402      	bmi.n	8017000 <_vfiprintf_r+0x220>
 8016ffa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016ffc:	f7fb ff78 	bl	8012ef0 <__retarget_lock_release_recursive>
 8017000:	89ab      	ldrh	r3, [r5, #12]
 8017002:	065b      	lsls	r3, r3, #25
 8017004:	f53f af12 	bmi.w	8016e2c <_vfiprintf_r+0x4c>
 8017008:	9809      	ldr	r0, [sp, #36]	; 0x24
 801700a:	e711      	b.n	8016e30 <_vfiprintf_r+0x50>
 801700c:	ab03      	add	r3, sp, #12
 801700e:	9300      	str	r3, [sp, #0]
 8017010:	462a      	mov	r2, r5
 8017012:	4b09      	ldr	r3, [pc, #36]	; (8017038 <_vfiprintf_r+0x258>)
 8017014:	a904      	add	r1, sp, #16
 8017016:	4630      	mov	r0, r6
 8017018:	f7fc fb5a 	bl	80136d0 <_printf_i>
 801701c:	e7e4      	b.n	8016fe8 <_vfiprintf_r+0x208>
 801701e:	bf00      	nop
 8017020:	08018e60 	.word	0x08018e60
 8017024:	08018e80 	.word	0x08018e80
 8017028:	08018e40 	.word	0x08018e40
 801702c:	0801918c 	.word	0x0801918c
 8017030:	08019196 	.word	0x08019196
 8017034:	08013189 	.word	0x08013189
 8017038:	08016dbd 	.word	0x08016dbd
 801703c:	08019192 	.word	0x08019192

08017040 <__swbuf_r>:
 8017040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017042:	460e      	mov	r6, r1
 8017044:	4614      	mov	r4, r2
 8017046:	4605      	mov	r5, r0
 8017048:	b118      	cbz	r0, 8017052 <__swbuf_r+0x12>
 801704a:	6983      	ldr	r3, [r0, #24]
 801704c:	b90b      	cbnz	r3, 8017052 <__swbuf_r+0x12>
 801704e:	f7fb fddf 	bl	8012c10 <__sinit>
 8017052:	4b21      	ldr	r3, [pc, #132]	; (80170d8 <__swbuf_r+0x98>)
 8017054:	429c      	cmp	r4, r3
 8017056:	d12b      	bne.n	80170b0 <__swbuf_r+0x70>
 8017058:	686c      	ldr	r4, [r5, #4]
 801705a:	69a3      	ldr	r3, [r4, #24]
 801705c:	60a3      	str	r3, [r4, #8]
 801705e:	89a3      	ldrh	r3, [r4, #12]
 8017060:	071a      	lsls	r2, r3, #28
 8017062:	d52f      	bpl.n	80170c4 <__swbuf_r+0x84>
 8017064:	6923      	ldr	r3, [r4, #16]
 8017066:	b36b      	cbz	r3, 80170c4 <__swbuf_r+0x84>
 8017068:	6923      	ldr	r3, [r4, #16]
 801706a:	6820      	ldr	r0, [r4, #0]
 801706c:	1ac0      	subs	r0, r0, r3
 801706e:	6963      	ldr	r3, [r4, #20]
 8017070:	b2f6      	uxtb	r6, r6
 8017072:	4283      	cmp	r3, r0
 8017074:	4637      	mov	r7, r6
 8017076:	dc04      	bgt.n	8017082 <__swbuf_r+0x42>
 8017078:	4621      	mov	r1, r4
 801707a:	4628      	mov	r0, r5
 801707c:	f7fe fb7c 	bl	8015778 <_fflush_r>
 8017080:	bb30      	cbnz	r0, 80170d0 <__swbuf_r+0x90>
 8017082:	68a3      	ldr	r3, [r4, #8]
 8017084:	3b01      	subs	r3, #1
 8017086:	60a3      	str	r3, [r4, #8]
 8017088:	6823      	ldr	r3, [r4, #0]
 801708a:	1c5a      	adds	r2, r3, #1
 801708c:	6022      	str	r2, [r4, #0]
 801708e:	701e      	strb	r6, [r3, #0]
 8017090:	6963      	ldr	r3, [r4, #20]
 8017092:	3001      	adds	r0, #1
 8017094:	4283      	cmp	r3, r0
 8017096:	d004      	beq.n	80170a2 <__swbuf_r+0x62>
 8017098:	89a3      	ldrh	r3, [r4, #12]
 801709a:	07db      	lsls	r3, r3, #31
 801709c:	d506      	bpl.n	80170ac <__swbuf_r+0x6c>
 801709e:	2e0a      	cmp	r6, #10
 80170a0:	d104      	bne.n	80170ac <__swbuf_r+0x6c>
 80170a2:	4621      	mov	r1, r4
 80170a4:	4628      	mov	r0, r5
 80170a6:	f7fe fb67 	bl	8015778 <_fflush_r>
 80170aa:	b988      	cbnz	r0, 80170d0 <__swbuf_r+0x90>
 80170ac:	4638      	mov	r0, r7
 80170ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80170b0:	4b0a      	ldr	r3, [pc, #40]	; (80170dc <__swbuf_r+0x9c>)
 80170b2:	429c      	cmp	r4, r3
 80170b4:	d101      	bne.n	80170ba <__swbuf_r+0x7a>
 80170b6:	68ac      	ldr	r4, [r5, #8]
 80170b8:	e7cf      	b.n	801705a <__swbuf_r+0x1a>
 80170ba:	4b09      	ldr	r3, [pc, #36]	; (80170e0 <__swbuf_r+0xa0>)
 80170bc:	429c      	cmp	r4, r3
 80170be:	bf08      	it	eq
 80170c0:	68ec      	ldreq	r4, [r5, #12]
 80170c2:	e7ca      	b.n	801705a <__swbuf_r+0x1a>
 80170c4:	4621      	mov	r1, r4
 80170c6:	4628      	mov	r0, r5
 80170c8:	f000 f80c 	bl	80170e4 <__swsetup_r>
 80170cc:	2800      	cmp	r0, #0
 80170ce:	d0cb      	beq.n	8017068 <__swbuf_r+0x28>
 80170d0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80170d4:	e7ea      	b.n	80170ac <__swbuf_r+0x6c>
 80170d6:	bf00      	nop
 80170d8:	08018e60 	.word	0x08018e60
 80170dc:	08018e80 	.word	0x08018e80
 80170e0:	08018e40 	.word	0x08018e40

080170e4 <__swsetup_r>:
 80170e4:	4b32      	ldr	r3, [pc, #200]	; (80171b0 <__swsetup_r+0xcc>)
 80170e6:	b570      	push	{r4, r5, r6, lr}
 80170e8:	681d      	ldr	r5, [r3, #0]
 80170ea:	4606      	mov	r6, r0
 80170ec:	460c      	mov	r4, r1
 80170ee:	b125      	cbz	r5, 80170fa <__swsetup_r+0x16>
 80170f0:	69ab      	ldr	r3, [r5, #24]
 80170f2:	b913      	cbnz	r3, 80170fa <__swsetup_r+0x16>
 80170f4:	4628      	mov	r0, r5
 80170f6:	f7fb fd8b 	bl	8012c10 <__sinit>
 80170fa:	4b2e      	ldr	r3, [pc, #184]	; (80171b4 <__swsetup_r+0xd0>)
 80170fc:	429c      	cmp	r4, r3
 80170fe:	d10f      	bne.n	8017120 <__swsetup_r+0x3c>
 8017100:	686c      	ldr	r4, [r5, #4]
 8017102:	89a3      	ldrh	r3, [r4, #12]
 8017104:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017108:	0719      	lsls	r1, r3, #28
 801710a:	d42c      	bmi.n	8017166 <__swsetup_r+0x82>
 801710c:	06dd      	lsls	r5, r3, #27
 801710e:	d411      	bmi.n	8017134 <__swsetup_r+0x50>
 8017110:	2309      	movs	r3, #9
 8017112:	6033      	str	r3, [r6, #0]
 8017114:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8017118:	81a3      	strh	r3, [r4, #12]
 801711a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801711e:	e03e      	b.n	801719e <__swsetup_r+0xba>
 8017120:	4b25      	ldr	r3, [pc, #148]	; (80171b8 <__swsetup_r+0xd4>)
 8017122:	429c      	cmp	r4, r3
 8017124:	d101      	bne.n	801712a <__swsetup_r+0x46>
 8017126:	68ac      	ldr	r4, [r5, #8]
 8017128:	e7eb      	b.n	8017102 <__swsetup_r+0x1e>
 801712a:	4b24      	ldr	r3, [pc, #144]	; (80171bc <__swsetup_r+0xd8>)
 801712c:	429c      	cmp	r4, r3
 801712e:	bf08      	it	eq
 8017130:	68ec      	ldreq	r4, [r5, #12]
 8017132:	e7e6      	b.n	8017102 <__swsetup_r+0x1e>
 8017134:	0758      	lsls	r0, r3, #29
 8017136:	d512      	bpl.n	801715e <__swsetup_r+0x7a>
 8017138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801713a:	b141      	cbz	r1, 801714e <__swsetup_r+0x6a>
 801713c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017140:	4299      	cmp	r1, r3
 8017142:	d002      	beq.n	801714a <__swsetup_r+0x66>
 8017144:	4630      	mov	r0, r6
 8017146:	f7ff fbd7 	bl	80168f8 <_free_r>
 801714a:	2300      	movs	r3, #0
 801714c:	6363      	str	r3, [r4, #52]	; 0x34
 801714e:	89a3      	ldrh	r3, [r4, #12]
 8017150:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017154:	81a3      	strh	r3, [r4, #12]
 8017156:	2300      	movs	r3, #0
 8017158:	6063      	str	r3, [r4, #4]
 801715a:	6923      	ldr	r3, [r4, #16]
 801715c:	6023      	str	r3, [r4, #0]
 801715e:	89a3      	ldrh	r3, [r4, #12]
 8017160:	f043 0308 	orr.w	r3, r3, #8
 8017164:	81a3      	strh	r3, [r4, #12]
 8017166:	6923      	ldr	r3, [r4, #16]
 8017168:	b94b      	cbnz	r3, 801717e <__swsetup_r+0x9a>
 801716a:	89a3      	ldrh	r3, [r4, #12]
 801716c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017174:	d003      	beq.n	801717e <__swsetup_r+0x9a>
 8017176:	4621      	mov	r1, r4
 8017178:	4630      	mov	r0, r6
 801717a:	f000 f84d 	bl	8017218 <__smakebuf_r>
 801717e:	89a0      	ldrh	r0, [r4, #12]
 8017180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017184:	f010 0301 	ands.w	r3, r0, #1
 8017188:	d00a      	beq.n	80171a0 <__swsetup_r+0xbc>
 801718a:	2300      	movs	r3, #0
 801718c:	60a3      	str	r3, [r4, #8]
 801718e:	6963      	ldr	r3, [r4, #20]
 8017190:	425b      	negs	r3, r3
 8017192:	61a3      	str	r3, [r4, #24]
 8017194:	6923      	ldr	r3, [r4, #16]
 8017196:	b943      	cbnz	r3, 80171aa <__swsetup_r+0xc6>
 8017198:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801719c:	d1ba      	bne.n	8017114 <__swsetup_r+0x30>
 801719e:	bd70      	pop	{r4, r5, r6, pc}
 80171a0:	0781      	lsls	r1, r0, #30
 80171a2:	bf58      	it	pl
 80171a4:	6963      	ldrpl	r3, [r4, #20]
 80171a6:	60a3      	str	r3, [r4, #8]
 80171a8:	e7f4      	b.n	8017194 <__swsetup_r+0xb0>
 80171aa:	2000      	movs	r0, #0
 80171ac:	e7f7      	b.n	801719e <__swsetup_r+0xba>
 80171ae:	bf00      	nop
 80171b0:	20000180 	.word	0x20000180
 80171b4:	08018e60 	.word	0x08018e60
 80171b8:	08018e80 	.word	0x08018e80
 80171bc:	08018e40 	.word	0x08018e40

080171c0 <abort>:
 80171c0:	b508      	push	{r3, lr}
 80171c2:	2006      	movs	r0, #6
 80171c4:	f000 f898 	bl	80172f8 <raise>
 80171c8:	2001      	movs	r0, #1
 80171ca:	f7ef fb2b 	bl	8006824 <_exit>

080171ce <__swhatbuf_r>:
 80171ce:	b570      	push	{r4, r5, r6, lr}
 80171d0:	460e      	mov	r6, r1
 80171d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80171d6:	2900      	cmp	r1, #0
 80171d8:	b096      	sub	sp, #88	; 0x58
 80171da:	4614      	mov	r4, r2
 80171dc:	461d      	mov	r5, r3
 80171de:	da08      	bge.n	80171f2 <__swhatbuf_r+0x24>
 80171e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80171e4:	2200      	movs	r2, #0
 80171e6:	602a      	str	r2, [r5, #0]
 80171e8:	061a      	lsls	r2, r3, #24
 80171ea:	d410      	bmi.n	801720e <__swhatbuf_r+0x40>
 80171ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80171f0:	e00e      	b.n	8017210 <__swhatbuf_r+0x42>
 80171f2:	466a      	mov	r2, sp
 80171f4:	f000 f89c 	bl	8017330 <_fstat_r>
 80171f8:	2800      	cmp	r0, #0
 80171fa:	dbf1      	blt.n	80171e0 <__swhatbuf_r+0x12>
 80171fc:	9a01      	ldr	r2, [sp, #4]
 80171fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017202:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017206:	425a      	negs	r2, r3
 8017208:	415a      	adcs	r2, r3
 801720a:	602a      	str	r2, [r5, #0]
 801720c:	e7ee      	b.n	80171ec <__swhatbuf_r+0x1e>
 801720e:	2340      	movs	r3, #64	; 0x40
 8017210:	2000      	movs	r0, #0
 8017212:	6023      	str	r3, [r4, #0]
 8017214:	b016      	add	sp, #88	; 0x58
 8017216:	bd70      	pop	{r4, r5, r6, pc}

08017218 <__smakebuf_r>:
 8017218:	898b      	ldrh	r3, [r1, #12]
 801721a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801721c:	079d      	lsls	r5, r3, #30
 801721e:	4606      	mov	r6, r0
 8017220:	460c      	mov	r4, r1
 8017222:	d507      	bpl.n	8017234 <__smakebuf_r+0x1c>
 8017224:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017228:	6023      	str	r3, [r4, #0]
 801722a:	6123      	str	r3, [r4, #16]
 801722c:	2301      	movs	r3, #1
 801722e:	6163      	str	r3, [r4, #20]
 8017230:	b002      	add	sp, #8
 8017232:	bd70      	pop	{r4, r5, r6, pc}
 8017234:	ab01      	add	r3, sp, #4
 8017236:	466a      	mov	r2, sp
 8017238:	f7ff ffc9 	bl	80171ce <__swhatbuf_r>
 801723c:	9900      	ldr	r1, [sp, #0]
 801723e:	4605      	mov	r5, r0
 8017240:	4630      	mov	r0, r6
 8017242:	f7fb fe8d 	bl	8012f60 <_malloc_r>
 8017246:	b948      	cbnz	r0, 801725c <__smakebuf_r+0x44>
 8017248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801724c:	059a      	lsls	r2, r3, #22
 801724e:	d4ef      	bmi.n	8017230 <__smakebuf_r+0x18>
 8017250:	f023 0303 	bic.w	r3, r3, #3
 8017254:	f043 0302 	orr.w	r3, r3, #2
 8017258:	81a3      	strh	r3, [r4, #12]
 801725a:	e7e3      	b.n	8017224 <__smakebuf_r+0xc>
 801725c:	4b0d      	ldr	r3, [pc, #52]	; (8017294 <__smakebuf_r+0x7c>)
 801725e:	62b3      	str	r3, [r6, #40]	; 0x28
 8017260:	89a3      	ldrh	r3, [r4, #12]
 8017262:	6020      	str	r0, [r4, #0]
 8017264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017268:	81a3      	strh	r3, [r4, #12]
 801726a:	9b00      	ldr	r3, [sp, #0]
 801726c:	6163      	str	r3, [r4, #20]
 801726e:	9b01      	ldr	r3, [sp, #4]
 8017270:	6120      	str	r0, [r4, #16]
 8017272:	b15b      	cbz	r3, 801728c <__smakebuf_r+0x74>
 8017274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017278:	4630      	mov	r0, r6
 801727a:	f000 f86b 	bl	8017354 <_isatty_r>
 801727e:	b128      	cbz	r0, 801728c <__smakebuf_r+0x74>
 8017280:	89a3      	ldrh	r3, [r4, #12]
 8017282:	f023 0303 	bic.w	r3, r3, #3
 8017286:	f043 0301 	orr.w	r3, r3, #1
 801728a:	81a3      	strh	r3, [r4, #12]
 801728c:	89a0      	ldrh	r0, [r4, #12]
 801728e:	4305      	orrs	r5, r0
 8017290:	81a5      	strh	r5, [r4, #12]
 8017292:	e7cd      	b.n	8017230 <__smakebuf_r+0x18>
 8017294:	08012ba9 	.word	0x08012ba9

08017298 <_malloc_usable_size_r>:
 8017298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801729c:	1f18      	subs	r0, r3, #4
 801729e:	2b00      	cmp	r3, #0
 80172a0:	bfbc      	itt	lt
 80172a2:	580b      	ldrlt	r3, [r1, r0]
 80172a4:	18c0      	addlt	r0, r0, r3
 80172a6:	4770      	bx	lr

080172a8 <_raise_r>:
 80172a8:	291f      	cmp	r1, #31
 80172aa:	b538      	push	{r3, r4, r5, lr}
 80172ac:	4604      	mov	r4, r0
 80172ae:	460d      	mov	r5, r1
 80172b0:	d904      	bls.n	80172bc <_raise_r+0x14>
 80172b2:	2316      	movs	r3, #22
 80172b4:	6003      	str	r3, [r0, #0]
 80172b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80172ba:	bd38      	pop	{r3, r4, r5, pc}
 80172bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80172be:	b112      	cbz	r2, 80172c6 <_raise_r+0x1e>
 80172c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80172c4:	b94b      	cbnz	r3, 80172da <_raise_r+0x32>
 80172c6:	4620      	mov	r0, r4
 80172c8:	f000 f830 	bl	801732c <_getpid_r>
 80172cc:	462a      	mov	r2, r5
 80172ce:	4601      	mov	r1, r0
 80172d0:	4620      	mov	r0, r4
 80172d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80172d6:	f000 b817 	b.w	8017308 <_kill_r>
 80172da:	2b01      	cmp	r3, #1
 80172dc:	d00a      	beq.n	80172f4 <_raise_r+0x4c>
 80172de:	1c59      	adds	r1, r3, #1
 80172e0:	d103      	bne.n	80172ea <_raise_r+0x42>
 80172e2:	2316      	movs	r3, #22
 80172e4:	6003      	str	r3, [r0, #0]
 80172e6:	2001      	movs	r0, #1
 80172e8:	e7e7      	b.n	80172ba <_raise_r+0x12>
 80172ea:	2400      	movs	r4, #0
 80172ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80172f0:	4628      	mov	r0, r5
 80172f2:	4798      	blx	r3
 80172f4:	2000      	movs	r0, #0
 80172f6:	e7e0      	b.n	80172ba <_raise_r+0x12>

080172f8 <raise>:
 80172f8:	4b02      	ldr	r3, [pc, #8]	; (8017304 <raise+0xc>)
 80172fa:	4601      	mov	r1, r0
 80172fc:	6818      	ldr	r0, [r3, #0]
 80172fe:	f7ff bfd3 	b.w	80172a8 <_raise_r>
 8017302:	bf00      	nop
 8017304:	20000180 	.word	0x20000180

08017308 <_kill_r>:
 8017308:	b538      	push	{r3, r4, r5, lr}
 801730a:	4d07      	ldr	r5, [pc, #28]	; (8017328 <_kill_r+0x20>)
 801730c:	2300      	movs	r3, #0
 801730e:	4604      	mov	r4, r0
 8017310:	4608      	mov	r0, r1
 8017312:	4611      	mov	r1, r2
 8017314:	602b      	str	r3, [r5, #0]
 8017316:	f7ef fa75 	bl	8006804 <_kill>
 801731a:	1c43      	adds	r3, r0, #1
 801731c:	d102      	bne.n	8017324 <_kill_r+0x1c>
 801731e:	682b      	ldr	r3, [r5, #0]
 8017320:	b103      	cbz	r3, 8017324 <_kill_r+0x1c>
 8017322:	6023      	str	r3, [r4, #0]
 8017324:	bd38      	pop	{r3, r4, r5, pc}
 8017326:	bf00      	nop
 8017328:	200082c0 	.word	0x200082c0

0801732c <_getpid_r>:
 801732c:	f7ef ba62 	b.w	80067f4 <_getpid>

08017330 <_fstat_r>:
 8017330:	b538      	push	{r3, r4, r5, lr}
 8017332:	4d07      	ldr	r5, [pc, #28]	; (8017350 <_fstat_r+0x20>)
 8017334:	2300      	movs	r3, #0
 8017336:	4604      	mov	r4, r0
 8017338:	4608      	mov	r0, r1
 801733a:	4611      	mov	r1, r2
 801733c:	602b      	str	r3, [r5, #0]
 801733e:	f7ef fac0 	bl	80068c2 <_fstat>
 8017342:	1c43      	adds	r3, r0, #1
 8017344:	d102      	bne.n	801734c <_fstat_r+0x1c>
 8017346:	682b      	ldr	r3, [r5, #0]
 8017348:	b103      	cbz	r3, 801734c <_fstat_r+0x1c>
 801734a:	6023      	str	r3, [r4, #0]
 801734c:	bd38      	pop	{r3, r4, r5, pc}
 801734e:	bf00      	nop
 8017350:	200082c0 	.word	0x200082c0

08017354 <_isatty_r>:
 8017354:	b538      	push	{r3, r4, r5, lr}
 8017356:	4d06      	ldr	r5, [pc, #24]	; (8017370 <_isatty_r+0x1c>)
 8017358:	2300      	movs	r3, #0
 801735a:	4604      	mov	r4, r0
 801735c:	4608      	mov	r0, r1
 801735e:	602b      	str	r3, [r5, #0]
 8017360:	f7ef fabf 	bl	80068e2 <_isatty>
 8017364:	1c43      	adds	r3, r0, #1
 8017366:	d102      	bne.n	801736e <_isatty_r+0x1a>
 8017368:	682b      	ldr	r3, [r5, #0]
 801736a:	b103      	cbz	r3, 801736e <_isatty_r+0x1a>
 801736c:	6023      	str	r3, [r4, #0]
 801736e:	bd38      	pop	{r3, r4, r5, pc}
 8017370:	200082c0 	.word	0x200082c0

08017374 <_init>:
 8017374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017376:	bf00      	nop
 8017378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801737a:	bc08      	pop	{r3}
 801737c:	469e      	mov	lr, r3
 801737e:	4770      	bx	lr

08017380 <_fini>:
 8017380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017382:	bf00      	nop
 8017384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017386:	bc08      	pop	{r3}
 8017388:	469e      	mov	lr, r3
 801738a:	4770      	bx	lr
