Loading plugins phase: Elapsed time ==> 0s.194ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -d CY8C4245AXI-483 -s C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.052ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.021ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  3_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -dcpsoc3 3_1.v -verilog
======================================================================

======================================================================
Compiling:  3_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -dcpsoc3 3_1.v -verilog
======================================================================

======================================================================
Compiling:  3_1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -dcpsoc3 -verilog 3_1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 07 22:13:35 2022


======================================================================
Compiling:  3_1.v
Program  :   vpp
Options  :    -yv2 -q10 3_1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 07 22:13:35 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '3_1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  3_1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -dcpsoc3 -verilog 3_1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 07 22:13:35 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\codegentemp\3_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\codegentemp\3_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  3_1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -dcpsoc3 -verilog 3_1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 07 22:13:35 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\codegentemp\3_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\codegentemp\3_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_2:TimerUDB:ctrl_ten\
	\Timer_2:TimerUDB:ctrl_cmode_0\
	\Timer_2:TimerUDB:ctrl_tmode_1\
	\Timer_2:TimerUDB:ctrl_tmode_0\
	\Timer_2:TimerUDB:ctrl_ic_1\
	\Timer_2:TimerUDB:ctrl_ic_0\
	Net_123
	Net_120


Deleted 8 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_SW2_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Pin_SW2_net_0
Aliasing Net_88 to zero
Aliasing \Timer_2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_2:TimerUDB:trigger_enable\ to tmpOE__Pin_SW2_net_0
Aliasing \Timer_2:TimerUDB:status_6\ to zero
Aliasing \Timer_2:TimerUDB:status_5\ to zero
Aliasing \Timer_2:TimerUDB:status_4\ to zero
Aliasing \Timer_2:TimerUDB:status_0\ to \Timer_2:TimerUDB:tc_i\
Aliasing \Timer_2:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_2:TimerUDB:hwEnable_reg\\D\ to \Timer_2:TimerUDB:run_mode\
Aliasing \Timer_2:TimerUDB:capture_out_reg_i\\D\ to \Timer_2:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[9] = tmpOE__Pin_SW2_net_0[3]
Removing Lhs of wire tmpOE__LED_net_0[14] = tmpOE__Pin_SW2_net_0[3]
Removing Lhs of wire Net_88[23] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_enable\[37] = \Timer_2:TimerUDB:control_7\[29]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_1\[39] = zero[4]
Removing Rhs of wire \Timer_2:TimerUDB:timer_enable\[48] = \Timer_2:TimerUDB:runmode_enable\[61]
Removing Rhs of wire \Timer_2:TimerUDB:run_mode\[49] = \Timer_2:TimerUDB:hwEnable\[50]
Removing Lhs of wire \Timer_2:TimerUDB:run_mode\[49] = \Timer_2:TimerUDB:control_7\[29]
Removing Lhs of wire \Timer_2:TimerUDB:trigger_enable\[52] = tmpOE__Pin_SW2_net_0[3]
Removing Lhs of wire \Timer_2:TimerUDB:tc_i\[54] = \Timer_2:TimerUDB:status_tc\[51]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load_int\[60] = \Timer_2:TimerUDB:capt_fifo_load\[47]
Removing Lhs of wire \Timer_2:TimerUDB:status_6\[63] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:status_5\[64] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:status_4\[65] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:status_0\[66] = \Timer_2:TimerUDB:status_tc\[51]
Removing Lhs of wire \Timer_2:TimerUDB:status_1\[67] = \Timer_2:TimerUDB:capt_fifo_load\[47]
Removing Rhs of wire \Timer_2:TimerUDB:status_2\[68] = \Timer_2:TimerUDB:fifo_full\[69]
Removing Rhs of wire \Timer_2:TimerUDB:status_3\[70] = \Timer_2:TimerUDB:fifo_nempty\[71]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_2\[73] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_1\[74] = \Timer_2:TimerUDB:trig_reg\[62]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_0\[75] = \Timer_2:TimerUDB:per_zero\[53]
Removing Lhs of wire \Timer_2:TimerUDB:capture_last\\D\[250] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:tc_reg_i\\D\[251] = \Timer_2:TimerUDB:status_tc\[51]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable_reg\\D\[252] = \Timer_2:TimerUDB:control_7\[29]
Removing Lhs of wire \Timer_2:TimerUDB:capture_out_reg_i\\D\[253] = \Timer_2:TimerUDB:capt_fifo_load\[47]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_SW2_net_0' (cost = 0):
tmpOE__Pin_SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:timer_enable\' (cost = 0):
\Timer_2:TimerUDB:timer_enable\ <= (\Timer_2:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_2:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load\[47] = zero[4]
Removing Lhs of wire \Timer_2:TimerUDB:trig_reg\[62] = \Timer_2:TimerUDB:control_7\[29]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj" -dcpsoc3 3_1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.613ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 07 October 2022 22:13:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henrique\Documents\PSoC Creator\LAB 8\3_1\3_1.cydsn\3_1.cyprj -d CY8C4245AXI-483 3_1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock_2 to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LFClk was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: ClockBlock_LFClk__SYNC:synccell.out
    UDB Clk/Enable \Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: LFClk was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: ClockBlock_LFClk__SYNC_1:synccell.out
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SW2(0)__PA ,
            annotation => Net_13 ,
            pad => Pin_SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            chain_out => \Timer_2:TimerUDB:sT32:timerdp:carry0\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Next in chain : \Timer_2:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            chain_in => \Timer_2:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_2:TimerUDB:sT32:timerdp:carry1\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Previous in chain : \Timer_2:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_2:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            chain_in => \Timer_2:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_2:TimerUDB:sT32:timerdp:carry2\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Previous in chain : \Timer_2:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_2:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            z0_comb => \Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
            chain_in => \Timer_2:TimerUDB:sT32:timerdp:carry2\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Previous in chain : \Timer_2:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            status_3 => \Timer_2:TimerUDB:status_3\ ,
            status_2 => \Timer_2:TimerUDB:status_2\ ,
            status_0 => \Timer_2:TimerUDB:status_tc\ ,
            interrupt => Net_62 ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_LFClk__SYNC_1
        PORT MAP (
            in => ClockBlock_LFClk ,
            out => ClockBlock_LFClk__SYNC_OUT_1 ,
            clock => ClockBlock_HFClk );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_LFClk__SYNC
        PORT MAP (
            in => ClockBlock_LFClk ,
            out => ClockBlock_LFClk__SYNC_OUT ,
            clock => ClockBlock_HFClk );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            control_7 => \Timer_2:TimerUDB:control_7\ ,
            control_6 => \Timer_2:TimerUDB:control_6\ ,
            control_5 => \Timer_2:TimerUDB:control_5\ ,
            control_4 => \Timer_2:TimerUDB:control_4\ ,
            control_3 => \Timer_2:TimerUDB:control_3\ ,
            control_2 => \Timer_2:TimerUDB:control_2\ ,
            control_1 => \Timer_2:TimerUDB:control_1\ ,
            control_0 => \Timer_2:TimerUDB:control_0\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_TIMER
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    4 :   32 :   36 : 11.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   31 :   32 :  3.13 %
  Unique P-terms              :    1 :   63 :   64 :  1.56 %
  Total P-terms               :    1 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.019ms
Tech Mapping phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_SW2(0)                          : [IOP=(0)][IoId=(7)]                
LED(0)                              : [IOP=(1)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1222393s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006283 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       0.50 :       0.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        z0_comb => \Timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
        chain_in => \Timer_2:TimerUDB:sT32:timerdp:carry2\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    Previous in chain : \Timer_2:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        status_3 => \Timer_2:TimerUDB:status_3\ ,
        status_2 => \Timer_2:TimerUDB:status_2\ ,
        status_0 => \Timer_2:TimerUDB:status_tc\ ,
        interrupt => Net_62 ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)

UDB [UDB=(0,1)] contents:
datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        chain_out => \Timer_2:TimerUDB:sT32:timerdp:carry0\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    Next in chain : \Timer_2:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        control_7 => \Timer_2:TimerUDB:control_7\ ,
        control_6 => \Timer_2:TimerUDB:control_6\ ,
        control_5 => \Timer_2:TimerUDB:control_5\ ,
        control_4 => \Timer_2:TimerUDB:control_4\ ,
        control_3 => \Timer_2:TimerUDB:control_3\ ,
        control_2 => \Timer_2:TimerUDB:control_2\ ,
        control_1 => \Timer_2:TimerUDB:control_1\ ,
        control_0 => \Timer_2:TimerUDB:control_0\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT_1)

UDB [UDB=(1,0)] contents:
datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        chain_in => \Timer_2:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_2:TimerUDB:sT32:timerdp:carry2\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    Previous in chain : \Timer_2:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_2:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(1,1)] contents:
datapathcell: Name =\Timer_2:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        chain_in => \Timer_2:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_2:TimerUDB:sT32:timerdp:carry1\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    Previous in chain : \Timer_2:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_2:TimerUDB:sT32:timerdp:u2\

synccell: Name =ClockBlock_LFClk__SYNC
    PORT MAP (
        in => ClockBlock_LFClk ,
        out => ClockBlock_LFClk__SYNC_OUT ,
        clock => ClockBlock_HFClk );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_LFClk__SYNC_1
    PORT MAP (
        in => ClockBlock_LFClk ,
        out => ClockBlock_LFClk__SYNC_OUT_1 ,
        clock => ClockBlock_HFClk );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_TIMER
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =Pin_SW2
        PORT MAP (
            in_clock_en => tmpOE__Pin_SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_SW2_net_0 ,
            out_reset => zero ,
            interrupt => Net_14 ,
            in_clock => ClockBlock_HFClk );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SW2(0)__PA ,
        annotation => Net_13 ,
        pad => Pin_SW2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   0 |   7 |     * |   FALLING |      RES_PULL_UP | Pin_SW2(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   1 |   6 |     * |      NONE |         CMOS_OUT |     LED(0) | 
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 0s.506ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "3_1_r.vh2" --pcf-path "3_1.pco" --des-name "3_1" --dsf-path "3_1.dsf" --sdc-path "3_1.sdc" --lib-path "3_1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.525ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.121ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 3_1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.843ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.843ms
API generation phase: Elapsed time ==> 0s.629ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
