\hypertarget{group___r_c_c_ex___u_s_a_r_t1___clock___source}{}\doxysection{RCCEx USART1 Clock Source}
\label{group___r_c_c_ex___u_s_a_r_t1___clock___source}\index{RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga0b28509687786167271f0eb84b80b124}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39e767cd8969e80d03a8bde9b3f5674}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd7fec2787e17d8ab0a7825ed13961d}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}} 
\index{RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}!RCC\_USART1CLKSOURCE\_HSI@{RCC\_USART1CLKSOURCE\_HSI}}
\index{RCC\_USART1CLKSOURCE\_HSI@{RCC\_USART1CLKSOURCE\_HSI}!RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_HSI}{RCC\_USART1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd7fec2787e17d8ab0a7825ed13961d}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00360}{360}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}} 
\index{RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}!RCC\_USART1CLKSOURCE\_LSE@{RCC\_USART1CLKSOURCE\_LSE}}
\index{RCC\_USART1CLKSOURCE\_LSE@{RCC\_USART1CLKSOURCE\_LSE}!RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_LSE}{RCC\_USART1CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00361}{361}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga0b28509687786167271f0eb84b80b124}\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga0b28509687786167271f0eb84b80b124}} 
\index{RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}!RCC\_USART1CLKSOURCE\_PCLK2@{RCC\_USART1CLKSOURCE\_PCLK2}}
\index{RCC\_USART1CLKSOURCE\_PCLK2@{RCC\_USART1CLKSOURCE\_PCLK2}!RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_PCLK2}{RCC\_USART1CLKSOURCE\_PCLK2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00358}{358}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}\label{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}} 
\index{RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}!RCC\_USART1CLKSOURCE\_SYSCLK@{RCC\_USART1CLKSOURCE\_SYSCLK}}
\index{RCC\_USART1CLKSOURCE\_SYSCLK@{RCC\_USART1CLKSOURCE\_SYSCLK}!RCCEx USART1 Clock Source@{RCCEx USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_SYSCLK}{RCC\_USART1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39e767cd8969e80d03a8bde9b3f5674}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00359}{359}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

