// Seed: 1675052241
module module_0 #(
    parameter id_1 = 32'd92,
    parameter id_3 = 32'd89
);
  wire _id_1, id_2;
  wire [id_1 : 1] _id_3, id_4[id_3 : id_3];
endmodule
program module_1 #(
    parameter id_3 = 32'd84,
    parameter id_7 = 32'd1
) (
    input wor id_0,
    output wire id_1,
    output uwire id_2,
    output tri0 _id_3,
    output supply1 id_4,
    output wand id_5
);
  wire _id_7;
  wire [id_7 : id_7] id_8;
  logic id_9[-1 'b0 : id_3];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endprogram
