Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr  6 12:02:14 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tangerineNX_Z7_wrapper_timing_summary_routed.rpt -pb tangerineNX_Z7_wrapper_timing_summary_routed.pb -rpx tangerineNX_Z7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tangerineNX_Z7_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                196         
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               3           
PDRC-190   Warning           Suboptimally placed synchronized register chain            3           
TIMING-16  Warning           Large setup violation                                      413         
TIMING-18  Warning           Missing input or output delay                              9           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name     1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (497)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: tangerineNX_Z7_i/is2Controller_0/U0/i2sClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (497)
--------------------------------------------------
 There are 497 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.178    -3082.638                    443                13002        0.020        0.000                      0                12976        0.000        0.000                       0                  5653  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_fpga_0                             {0.000 5.000}        10.000          100.000         
plClk                                  {0.000 10.000}       20.000          50.000          
  clk320_tangerineNX_Z7_clk_wiz_0_0    {0.000 1.563}        3.125           320.000         
  clk64_tangerineNX_Z7_clk_wiz_0_0     {0.000 7.812}        15.625          64.000          
  clkfbout_tangerineNX_Z7_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                   0.750        0.000                      0                11859        0.020        0.000                      0                11859        3.750        0.000                       0                  5200  
plClk                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk320_tangerineNX_Z7_clk_wiz_0_0         -0.244       -1.440                     12                   48        0.217        0.000                      0                   48        0.970        0.000                       0                    46  
  clk64_tangerineNX_Z7_clk_wiz_0_0           2.714        0.000                      0                  830        0.092        0.000                      0                  830        6.832        0.000                       0                   403  
  clkfbout_tangerineNX_Z7_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                   clk_fpga_0                             998.672        0.000                      0                   13                                                                        
clk64_tangerineNX_Z7_clk_wiz_0_0   clk_fpga_0                              -5.776      -26.511                      5                    5        0.104        0.000                      0                    5  
clk64_tangerineNX_Z7_clk_wiz_0_0   clk320_tangerineNX_Z7_clk_wiz_0_0       -0.236       -1.375                     18                   30        0.054        0.000                      0                   30  
clk_fpga_0                         clk64_tangerineNX_Z7_clk_wiz_0_0        -8.178    -3053.313                    408                  408        0.831        0.000                      0                  408  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.961        0.000                      0                   76        0.543        0.000                      0                   76  
**default**        clk_fpga_0                                  8.801        0.000                      0                   13                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                                                                                                         
(none)                               clk320_tangerineNX_Z7_clk_wiz_0_0                                         
(none)                               clk_fpga_0                                                                
(none)                               clkfbout_tangerineNX_Z7_clk_wiz_0_0                                       
(none)                                                                    clk_fpga_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.182ns (24.947%)  route 6.565ns (75.053%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=2, routed)           1.175     5.644    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[29]
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3/O
                         net (fo=10, routed)          1.074     6.842    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.966 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=11, routed)          1.156     8.121    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[1]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17/O
                         net (fo=1, routed)           1.022     9.268    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.392 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=1, routed)           0.806    10.198    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5_n_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.837    11.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_valid_i
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=8, routed)           0.494    11.778    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.479    12.658    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.182ns (24.947%)  route 6.565ns (75.053%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=2, routed)           1.175     5.644    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[29]
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3/O
                         net (fo=10, routed)          1.074     6.842    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.966 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=11, routed)          1.156     8.121    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[1]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17/O
                         net (fo=1, routed)           1.022     9.268    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.392 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=1, routed)           0.806    10.198    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5_n_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.837    11.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_valid_i
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=8, routed)           0.494    11.778    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.479    12.658    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.182ns (24.947%)  route 6.565ns (75.053%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=2, routed)           1.175     5.644    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[29]
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3/O
                         net (fo=10, routed)          1.074     6.842    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.966 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=11, routed)          1.156     8.121    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[1]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17/O
                         net (fo=1, routed)           1.022     9.268    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.392 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=1, routed)           0.806    10.198    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5_n_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.837    11.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_valid_i
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=8, routed)           0.494    11.778    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.479    12.658    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.182ns (24.947%)  route 6.565ns (75.053%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=2, routed)           1.175     5.644    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[29]
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3/O
                         net (fo=10, routed)          1.074     6.842    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.966 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=11, routed)          1.156     8.121    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[1]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17/O
                         net (fo=1, routed)           1.022     9.268    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.392 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=1, routed)           0.806    10.198    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5_n_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.837    11.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_valid_i
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=8, routed)           0.494    11.778    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.479    12.658    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.182ns (24.947%)  route 6.565ns (75.053%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=2, routed)           1.175     5.644    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[29]
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3/O
                         net (fo=10, routed)          1.074     6.842    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.966 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=11, routed)          1.156     8.121    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[1]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17/O
                         net (fo=1, routed)           1.022     9.268    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.392 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=1, routed)           0.806    10.198    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5_n_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.837    11.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_valid_i
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=8, routed)           0.494    11.778    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.479    12.658    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y91         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.528    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 2.421ns (27.539%)  route 6.370ns (72.461%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=6, routed)           1.232     5.710    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[5]
    SLICE_X29Y100        LUT3 (Prop_lut3_I0_O)        0.152     5.862 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=2, routed)           0.967     6.829    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0_n_0
    SLICE_X29Y101        LUT5 (Prop_lut5_I0_O)        0.326     7.155 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[1]_i_1__0/O
                         net (fo=6, routed)           0.892     8.047    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_hot[1]
    SLICE_X36Y102        LUT5 (Prop_lut5_I4_O)        0.124     8.171 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.988     9.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/PS7_i[0]
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13/O
                         net (fo=1, routed)           0.705     9.988    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_5/O
                         net (fo=2, routed)           0.814    10.926    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I2_O)        0.124    11.050 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0/O
                         net (fo=8, routed)           0.772    11.822    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X39Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.654    12.833    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X39Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 2.421ns (27.539%)  route 6.370ns (72.461%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=6, routed)           1.232     5.710    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[5]
    SLICE_X29Y100        LUT3 (Prop_lut3_I0_O)        0.152     5.862 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=2, routed)           0.967     6.829    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0_n_0
    SLICE_X29Y101        LUT5 (Prop_lut5_I0_O)        0.326     7.155 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[1]_i_1__0/O
                         net (fo=6, routed)           0.892     8.047    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_hot[1]
    SLICE_X36Y102        LUT5 (Prop_lut5_I4_O)        0.124     8.171 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.988     9.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/PS7_i[0]
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13/O
                         net (fo=1, routed)           0.705     9.988    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_5/O
                         net (fo=2, routed)           0.814    10.926    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I2_O)        0.124    11.050 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0/O
                         net (fo=8, routed)           0.772    11.822    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X39Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.654    12.833    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X39Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 2.421ns (27.539%)  route 6.370ns (72.461%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=6, routed)           1.232     5.710    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[5]
    SLICE_X29Y100        LUT3 (Prop_lut3_I0_O)        0.152     5.862 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=2, routed)           0.967     6.829    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0_n_0
    SLICE_X29Y101        LUT5 (Prop_lut5_I0_O)        0.326     7.155 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[1]_i_1__0/O
                         net (fo=6, routed)           0.892     8.047    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_hot[1]
    SLICE_X36Y102        LUT5 (Prop_lut5_I4_O)        0.124     8.171 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.988     9.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/PS7_i[0]
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13/O
                         net (fo=1, routed)           0.705     9.988    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_5/O
                         net (fo=2, routed)           0.814    10.926    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I2_O)        0.124    11.050 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0/O
                         net (fo=8, routed)           0.772    11.822    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X39Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.654    12.833    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X39Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 2.421ns (27.842%)  route 6.274ns (72.158%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=6, routed)           1.232     5.710    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[5]
    SLICE_X29Y100        LUT3 (Prop_lut3_I0_O)        0.152     5.862 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0/O
                         net (fo=2, routed)           0.967     6.829    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_2__0_n_0
    SLICE_X29Y101        LUT5 (Prop_lut5_I0_O)        0.326     7.155 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[1]_i_1__0/O
                         net (fo=6, routed)           0.892     8.047    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_hot[1]
    SLICE_X36Y102        LUT5 (Prop_lut5_I4_O)        0.124     8.171 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=17, routed)          0.988     9.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/PS7_i[0]
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13/O
                         net (fo=1, routed)           0.705     9.988    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_13_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_5/O
                         net (fo=2, routed)           0.814    10.926    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I2_O)        0.124    11.050 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0/O
                         net (fo=8, routed)           0.676    11.726    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]
    SLICE_X37Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.654    12.833    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X37Y100        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.182ns (25.361%)  route 6.422ns (74.639%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.737     3.031    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[29])
                                                      1.438     4.469 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[29]
                         net (fo=2, routed)           1.175     5.644    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[29]
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3/O
                         net (fo=10, routed)          1.074     6.842    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3
    SLICE_X26Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.966 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=11, routed)          1.156     8.121    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[1]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.124     8.245 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17/O
                         net (fo=1, routed)           1.022     9.268    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.392 f  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=1, routed)           0.806    10.198    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_5_n_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.322 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=2, routed)           0.837    11.159    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_valid_i
    SLICE_X35Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.283 r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=8, routed)           0.351    11.634    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X35Y93         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.480    12.659    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y93         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.529    tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  0.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.591     0.927    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.160    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.859     1.225    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.591     0.927    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.160    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.859     1.225    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y46         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.906%)  route 0.161ns (52.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.633     0.969    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y108        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.148     1.117 r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.161     1.278    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X48Y107        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.909     1.275    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X48Y107        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.019     1.255    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.633     0.969    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y108        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.148     1.117 r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.156     1.273    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X49Y107        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.909     1.275    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y107        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.013     1.249    tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.635     0.971    tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y102        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.158     1.277    tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X49Y103        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.910     1.276    tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y103        FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.013     1.250    tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.591     0.927    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.145     1.213    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.859     1.225    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y46         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.591     0.927    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.145     1.213    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.859     1.225    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y46         RAMD32                                       r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y46         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.288%)  route 0.224ns (57.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.550     0.886    tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y69         FDRE                                         r  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/Q
                         net (fo=1, routed)           0.224     1.273    tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y14         RAMB36E1                                     r  tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.852     1.218    tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.937    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.233    tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.553     0.889    tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y87         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.146    tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X46Y87         SRLC32E                                      r  tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.820     1.186    tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y87         SRLC32E                                      r  tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X46Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.023%)  route 0.188ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.557     0.893    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.188     1.229    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X48Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.017     1.176    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26   tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y26   tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y27   tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y27   tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12   tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10   tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10   tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13   tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y103  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y103  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y46   tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y103  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y103  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  plClk
  To Clock:  plClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         plClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { plClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk320_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  clk320_tangerineNX_Z7_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.244ns,  Total Violation       -1.440ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/D2
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.456ns (20.502%)  route 1.768ns (79.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 1.644 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721    -0.974    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/Q
                         net (fo=1, routed)           1.768     1.251    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg_n_0_[1]
    OLOGIC_X1Y34         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.675     1.644    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y34         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                         clock pessimism              0.461     2.105    
                         clock uncertainty           -0.264     1.841    
    OLOGIC_X1Y34         ODDR (Setup_oddr_C_D2)      -0.834     1.007    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/D2
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.518ns (23.443%)  route 1.692ns (76.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 1.643 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721    -0.974    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           1.692     1.236    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[1]
    OLOGIC_X1Y32         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.674     1.643    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y32         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                         clock pessimism              0.461     2.104    
                         clock uncertainty           -0.264     1.840    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D2)      -0.834     1.006    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/D1
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.723%)  route 1.744ns (79.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 1.648 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721    -0.974    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/Q
                         net (fo=1, routed)           1.744     1.227    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/D0
    OLOGIC_X1Y38         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.679     1.648    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y38         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                         clock pessimism              0.461     2.109    
                         clock uncertainty           -0.264     1.845    
    OLOGIC_X1Y38         ODDR (Setup_oddr_C_D1)      -0.834     1.011    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/D1
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.456ns (21.528%)  route 1.662ns (78.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 1.643 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           1.662     1.146    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    OLOGIC_X1Y32         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.674     1.643    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y32         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                         clock pessimism              0.461     2.104    
                         clock uncertainty           -0.264     1.840    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D1)      -0.834     1.006    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.841%)  route 1.655ns (70.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.737     0.220    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.284     0.628    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.124     0.752 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.634     1.387    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.575     2.088    
                         clock uncertainty           -0.264     1.824    
    SLICE_X82Y59         FDRE (Setup_fdre_C_R)       -0.524     1.300    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.841%)  route 1.655ns (70.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.737     0.220    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.284     0.628    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.124     0.752 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.634     1.387    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.575     2.088    
                         clock uncertainty           -0.264     1.824    
    SLICE_X82Y59         FDRE (Setup_fdre_C_R)       -0.524     1.300    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.841%)  route 1.655ns (70.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.737     0.220    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.284     0.628    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.124     0.752 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.634     1.387    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.575     2.088    
                         clock uncertainty           -0.264     1.824    
    SLICE_X82Y59         FDRE (Setup_fdre_C_R)       -0.524     1.300    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.841%)  route 1.655ns (70.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.737     0.220    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.284     0.628    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.124     0.752 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.634     1.387    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.575     2.088    
                         clock uncertainty           -0.264     1.824    
    SLICE_X82Y59         FDRE (Setup_fdre_C_R)       -0.524     1.300    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.841%)  route 1.655ns (70.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.737     0.220    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.284     0.628    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.124     0.752 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.634     1.387    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.575     2.088    
                         clock uncertainty           -0.264     1.824    
    SLICE_X82Y59         FDRE (Setup_fdre_C_R)       -0.524     1.300    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.841%)  route 1.655ns (70.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722    -0.973    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.737     0.220    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.284     0.628    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.124     0.752 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.634     1.387    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.575     2.088    
                         clock uncertainty           -0.264     1.824    
    SLICE_X82Y59         FDRE (Setup_fdre_C_R)       -0.524     1.300    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          1.300    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 -0.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.989%)  route 0.159ns (53.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.159    -0.362    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X85Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X85Y58         FDRE (Hold_fdre_C_D)         0.070    -0.579    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.060%)  route 0.179ns (55.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.179    -0.342    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[5]
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
                         clock pessimism              0.257    -0.646    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.075    -0.571    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.583    -0.661    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.205    -0.315    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                         clock pessimism              0.276    -0.627    
    SLICE_X84Y58         FDRE (Hold_fdre_C_D)         0.072    -0.555    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.692%)  route 0.168ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.168    -0.354    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[6]
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/C
                         clock pessimism              0.257    -0.646    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.046    -0.600    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.188    -0.334    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                         clock pessimism              0.254    -0.649    
    SLICE_X84Y58         FDRE (Hold_fdre_C_D)         0.066    -0.583    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.581    -0.663    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.363    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[6]
    SLICE_X87Y60         LUT3 (Prop_lut3_I0_O)        0.045    -0.318 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_1[4]
    SLICE_X87Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.240    -0.663    
    SLICE_X87Y60         FDRE (Hold_fdre_C_D)         0.092    -0.571    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.159    -0.362    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/data1[3]
    SLICE_X83Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[3]
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/C
                         clock pessimism              0.241    -0.662    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.092    -0.570    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.843%)  route 0.194ns (54.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.498 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.194    -0.304    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock[1]
    SLICE_X85Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]/C
                         clock pessimism              0.276    -0.627    
    SLICE_X85Y58         FDRE (Hold_fdre_C_D)         0.066    -0.561    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.891%)  route 0.178ns (58.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.534 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.178    -0.357    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X86Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.852    -0.902    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
                         clock pessimism              0.276    -0.626    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.009    -0.617    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.494%)  route 0.198ns (51.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.198    -0.324    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/data1[4]
    SLICE_X84Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.279 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[4]
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.257    -0.646    
    SLICE_X84Y58         FDRE (Hold_fdre_C_D)         0.092    -0.554    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk320_tangerineNX_Z7_clk_wiz_0_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y17   tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y34     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y32     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y36     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y38     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.125       1.876      MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y51     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X84Y56     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X87Y58     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X83Y59     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y51     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y51     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y56     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y56     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y58     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y58     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y59     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y59     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y60     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y60     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y51     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y51     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y56     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y56     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y58     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y58     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y59     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y59     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y60     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X83Y60     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  clk64_tangerineNX_Z7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.392ns  (logic 2.454ns (55.873%)  route 1.938ns (44.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 13.948 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.938    11.306    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[25]
    SLICE_X42Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.479    13.948    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[25]/C
                         clock pessimism              0.461    14.409    
                         clock uncertainty           -0.328    14.081    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.061    14.020    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[25]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.253ns  (logic 2.454ns (57.703%)  route 1.799ns (42.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 13.948 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.799    11.167    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[24]
    SLICE_X42Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.479    13.948    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[24]/C
                         clock pessimism              0.461    14.409    
                         clock uncertainty           -0.328    14.081    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.031    14.050    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[24]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.233ns  (logic 2.454ns (57.976%)  route 1.779ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 13.946 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.779    11.147    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[18]
    SLICE_X42Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.477    13.946    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[18]/C
                         clock pessimism              0.461    14.407    
                         clock uncertainty           -0.328    14.079    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.045    14.034    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[18]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.222ns  (logic 2.454ns (58.127%)  route 1.768ns (41.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 13.946 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.768    11.136    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[29]
    SLICE_X42Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.477    13.946    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[29]/C
                         clock pessimism              0.461    14.407    
                         clock uncertainty           -0.328    14.079    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.030    14.049    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[29]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.151ns  (logic 2.454ns (59.123%)  route 1.697ns (40.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 13.948 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.697    11.065    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[26]
    SLICE_X42Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.479    13.948    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[26]/C
                         clock pessimism              0.461    14.409    
                         clock uncertainty           -0.328    14.081    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.028    14.053    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[26]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.096ns  (logic 2.454ns (59.915%)  route 1.642ns (40.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 13.947 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.642    11.010    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[22]
    SLICE_X43Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.478    13.947    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X43Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[22]/C
                         clock pessimism              0.461    14.408    
                         clock uncertainty           -0.328    14.080    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)       -0.067    14.013    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[22]
  -------------------------------------------------------------------
                         required time                         14.013    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.080ns  (logic 2.454ns (60.145%)  route 1.626ns (39.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 13.946 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.626    10.995    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[19]
    SLICE_X39Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.477    13.946    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X39Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[19]/C
                         clock pessimism              0.461    14.407    
                         clock uncertainty           -0.328    14.079    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)       -0.062    14.017    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[19]
  -------------------------------------------------------------------
                         required time                         14.017    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.076ns  (logic 2.454ns (60.204%)  route 1.622ns (39.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 13.948 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.622    10.991    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[20]
    SLICE_X40Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.479    13.948    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X40Y56         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[20]/C
                         clock pessimism              0.461    14.409    
                         clock uncertainty           -0.328    14.081    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)       -0.067    14.014    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[20]
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.068ns  (logic 2.454ns (60.318%)  route 1.614ns (39.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 13.947 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.614    10.983    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[31]
    SLICE_X40Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.478    13.947    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X40Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[31]/C
                         clock pessimism              0.461    14.408    
                         clock uncertainty           -0.328    14.080    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.058    14.022    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[31]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@15.625ns - clk64_tangerineNX_Z7_clk_wiz_0_0 fall@7.813ns)
  Data Path Delay:        4.051ns  (logic 2.454ns (60.583%)  route 1.597ns (39.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 13.947 - 15.625 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 6.914 - 7.812 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.328ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      7.812     7.812 f  
    M19                                               0.000     7.812 f  plClk (IN)
                         net (fo=0)                   0.000     7.812    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     9.249 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.534    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406     3.128 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.017    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.118 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.796     6.914    tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.368 r  tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.597    10.965    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxFbRamDIn[23]
    SLICE_X40Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M19                                               0.000    15.625 r  plClk (IN)
                         net (fo=0)                   0.000    15.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    16.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    12.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.478    13.947    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X40Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[23]/C
                         clock pessimism              0.461    14.408    
                         clock uncertainty           -0.328    14.080    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.061    14.019    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[23]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.853%)  route 0.258ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.553    -0.691    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X36Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.527 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/Q
                         net (fo=1, routed)           0.258    -0.269    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[0]
    SLICE_X51Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.818    -0.936    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X51Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[0]/C
                         clock pessimism              0.505    -0.431    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.070    -0.361    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.247%)  route 0.283ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.690    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X39Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.549 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/Q
                         net (fo=1, routed)           0.283    -0.266    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[6]
    SLICE_X53Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.818    -0.936    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X53Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[6]/C
                         clock pessimism              0.505    -0.431    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.070    -0.361    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/pixelClk
    SLICE_X61Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.469    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue_n_0
    SLICE_X61Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847    -0.907    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X61Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
                         clock pessimism              0.241    -0.666    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.075    -0.591    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.448%)  route 0.286ns (63.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.690    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X36Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.526 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/Q
                         net (fo=1, routed)           0.286    -0.240    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[0]
    SLICE_X51Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.818    -0.936    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X51Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[0]/C
                         clock pessimism              0.505    -0.431    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.066    -0.365    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.164ns (25.380%)  route 0.482ns (74.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.689    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X46Y58         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.525 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[13]/Q
                         net (fo=8, routed)           0.482    -0.043    tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y12         RAMB36E1                                     r  tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.885    -0.868    tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.505    -0.363    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.180    tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.278%)  route 0.341ns (70.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.553    -0.691    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X37Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.550 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[8]/Q
                         net (fo=1, routed)           0.341    -0.210    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[8]
    SLICE_X51Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.818    -0.936    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X51Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[8]/C
                         clock pessimism              0.505    -0.431    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.070    -0.361    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.580    -0.664    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/pixelClk
    SLICE_X65Y51         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.422    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red_n_5
    SLICE_X67Y51         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.849    -0.905    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X67Y51         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
                         clock pessimism              0.257    -0.648    
    SLICE_X67Y51         FDRE (Hold_fdre_C_D)         0.070    -0.578    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.472%)  route 0.312ns (65.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.690    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X36Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.526 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/Q
                         net (fo=1, routed)           0.312    -0.214    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[8]
    SLICE_X50Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.818    -0.936    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X50Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[8]/C
                         clock pessimism              0.505    -0.431    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.059    -0.372    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_green/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.502 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.446    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_green_n_1
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847    -0.907    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/C
                         clock pessimism              0.241    -0.666    
    SLICE_X66Y59         FDRE (Hold_fdre_C_D)         0.060    -0.606    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.615%)  route 0.284ns (63.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.551    -0.693    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X50Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.529 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/Q
                         net (fo=1, routed)           0.284    -0.245    tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y22         RAMB18E1                                     r  tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.886    -0.867    tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y22         RAMB18E1                                     r  tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.592    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.409    tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk64_tangerineNX_Z7_clk_wiz_0_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X3Y14     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y12     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X3Y10     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y10     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y14     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y13     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y11     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X3Y12     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y9      tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y9      tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X82Y55     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X82Y55     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X39Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X38Y63     tangerineNX_Z7_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X82Y55     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X82Y55     tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  clkfbout_tangerineNX_Z7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineNX_Z7_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y19   tangerineNX_Z7_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.672ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.672ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.716%)  route 0.692ns (62.284%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.692     1.111    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)       -0.217   999.783    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.783    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                998.672    

Slack (MET) :             998.711ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.021%)  route 0.602ns (58.979%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.602     1.021    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.268   999.732    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                998.711    

Slack (MET) :             998.812ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.974%)  route 0.685ns (60.026%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.685     1.141    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)       -0.047   999.953    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                998.812    

Slack (MET) :             998.831ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.480%)  route 0.482ns (53.520%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.482     0.901    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y39         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X51Y39         FDRE (Setup_fdre_C_D)       -0.268   999.732    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                998.831    

Slack (MET) :             998.841ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.844%)  route 0.608ns (57.156%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.608     1.064    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y39         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X51Y39         FDRE (Setup_fdre_C_D)       -0.095   999.905    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                998.841    

Slack (MET) :             998.846ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.272%)  route 0.467ns (52.728%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.467     0.886    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)       -0.268   999.732    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                998.846    

Slack (MET) :             998.870ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.920%)  route 0.493ns (54.080%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.493     0.912    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)       -0.218   999.782    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                998.870    

Slack (MET) :             998.888ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.800%)  route 0.609ns (57.200%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.609     1.065    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X50Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)       -0.047   999.953    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                998.888    

Slack (MET) :             998.954ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.954ns  (logic 0.456ns (47.819%)  route 0.498ns (52.181%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.498     0.954    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)       -0.092   999.908    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.908    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                998.954    

Slack (MET) :             999.008ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.130%)  route 0.491ns (51.870%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.491     0.947    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)       -0.045   999.955    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                999.008    





---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            5  Failing Endpoints,  Worst Slack       -5.776ns,  Total Violation      -26.511ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        8.772ns  (logic 0.518ns (5.905%)  route 8.254ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 112.659 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.045ns = ( 108.330 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M19                                               0.000   109.375 r  plClk (IN)
                         net (fo=0)                   0.000   109.375    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436   110.811 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   112.096    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406   104.690 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   106.579    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   106.680 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.650   108.330    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518   108.848 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           8.254   117.103    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/vgaDMARequest[0]
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   111.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   111.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.480   112.659    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/CLK
                         clock pessimism              0.000   112.659    
                         clock uncertainty           -1.280   111.379    
    SLICE_X34Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   111.327    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                        111.327    
                         arrival time                        -117.103    
  -------------------------------------------------------------------
                         slack                                 -5.776    

Slack (VIOLATED) :        -5.609ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        8.626ns  (logic 0.456ns (5.286%)  route 8.170ns (94.714%))
  Logic Levels:           0  
  Clock Path Skew:        3.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 112.653 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.049ns = ( 108.326 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M19                                               0.000   109.375 r  plClk (IN)
                         net (fo=0)                   0.000   109.375    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436   110.811 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   112.096    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406   104.690 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   106.579    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   106.680 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.646   108.326    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X47Y63         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456   108.782 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/Q
                         net (fo=14, routed)          8.170   116.952    tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/signalInput
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   111.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   111.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.474   112.653    tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/s00_axi_aclk
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.000   112.653    
                         clock uncertainty           -1.280   111.373    
    SLICE_X42Y63         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   111.343    tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                        111.343    
                         arrival time                        -116.952    
  -------------------------------------------------------------------
                         slack                                 -5.609    

Slack (VIOLATED) :        -5.194ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        8.226ns  (logic 0.456ns (5.544%)  route 7.770ns (94.456%))
  Logic Levels:           0  
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 112.659 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.046ns = ( 108.329 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M19                                               0.000   109.375 r  plClk (IN)
                         net (fo=0)                   0.000   109.375    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436   110.811 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   112.096    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406   104.690 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   106.579    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   106.680 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.649   108.329    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X41Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456   108.785 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           7.770   116.555    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/vgaDMARequest[1]
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   111.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   111.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.480   112.659    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/CLK
                         clock pessimism              0.000   112.659    
                         clock uncertainty           -1.280   111.379    
    SLICE_X34Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   111.361    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                        111.361    
                         arrival time                        -116.555    
  -------------------------------------------------------------------
                         slack                                 -5.194    

Slack (VIOLATED) :        -5.047ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        7.871ns  (logic 0.419ns (5.323%)  route 7.452ns (94.677%))
  Logic Levels:           0  
  Clock Path Skew:        3.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 112.653 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.046ns = ( 108.329 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M19                                               0.000   109.375 r  plClk (IN)
                         net (fo=0)                   0.000   109.375    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436   110.811 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   112.096    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406   104.690 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   106.579    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   106.680 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.649   108.329    tangerineNX_Z7_i/vga_0/U0/videoMuxInst/pixelClock
    SLICE_X41Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.419   108.748 r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/Q
                         net (fo=3, routed)           7.452   116.200    tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/vgaVS
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   111.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   111.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.474   112.653    tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.000   112.653    
                         clock uncertainty           -1.280   111.373    
    SLICE_X42Y63         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219   111.154    tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                        111.154    
                         arrival time                        -116.200    
  -------------------------------------------------------------------
                         slack                                 -5.047    

Slack (VIOLATED) :        -4.884ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        7.712ns  (logic 0.419ns (5.433%)  route 7.293ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 112.659 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.046ns = ( 108.329 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M19                                               0.000   109.375 r  plClk (IN)
                         net (fo=0)                   0.000   109.375    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436   110.811 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   112.096    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406   104.690 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   106.579    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   106.680 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.649   108.329    tangerineNX_Z7_i/vga_0/U0/videoMuxInst/pixelClock
    SLICE_X41Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.419   108.748 r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/Q
                         net (fo=3, routed)           7.293   116.041    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/vgaVS
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   111.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   111.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.480   112.659    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.000   112.659    
                         clock uncertainty           -1.280   111.379    
    SLICE_X34Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   111.157    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                        111.157    
                         arrival time                        -116.041    
  -------------------------------------------------------------------
                         slack                                 -4.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.141ns (4.198%)  route 3.218ns (95.802%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.690    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X41Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.549 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           3.218     2.669    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/vgaDMARequest[1]
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.825     1.191    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            1.280     2.471    
    SLICE_X34Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.565    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.128ns (3.726%)  route 3.308ns (96.274%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.690    tangerineNX_Z7_i/vga_0/U0/videoMuxInst/pixelClock
    SLICE_X41Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.562 r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/Q
                         net (fo=3, routed)           3.308     2.745    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/vgaVS
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.825     1.191    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            1.280     2.471    
    SLICE_X34Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     2.520    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.128ns (3.659%)  route 3.370ns (96.341%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.690    tangerineNX_Z7_i/vga_0/U0/videoMuxInst/pixelClock
    SLICE_X41Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.562 r  tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/Q
                         net (fo=3, routed)           3.370     2.808    tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/vgaVS
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.819     1.185    tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.280     2.465    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.529    tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.164ns (4.579%)  route 3.417ns (95.421%))
  Logic Levels:           0  
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.689    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X42Y57         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.525 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           3.417     2.892    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/vgaDMARequest[0]
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.825     1.191    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/s00_axi_aclk
    SLICE_X34Y56         SRL16E                                       r  tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            1.280     2.471    
    SLICE_X34Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.580    tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.141ns (3.865%)  route 3.507ns (96.135%))
  Logic Levels:           0  
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.552    -0.692    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X47Y63         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/Q
                         net (fo=14, routed)          3.507     2.956    tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/signalInput
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.819     1.185    tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/s00_axi_aclk
    SLICE_X42Y63         SRL16E                                       r  tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.280     2.465    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.580    tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  clk320_tangerineNX_Z7_clk_wiz_0_0

Setup :           18  Failing Endpoints,  Worst Slack       -0.236ns,  Total Violation       -1.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.580ns (22.309%)  route 2.020ns (77.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 1.514 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.715    -0.980    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X65Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           2.020     1.496    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[1]
    SLICE_X85Y57         LUT3 (Prop_lut3_I2_O)        0.124     1.620 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.620    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[1]
    SLICE_X85Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.545     1.514    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/C
                         clock pessimism              0.287     1.801    
                         clock uncertainty           -0.448     1.353    
    SLICE_X85Y57         FDRE (Setup_fdre_C_D)        0.031     1.384    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.478ns (20.392%)  route 1.866ns (79.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.713    -0.982    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.478    -0.504 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.866     1.363    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[9]
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)       -0.207     1.145    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          1.145    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.718%)  route 1.854ns (74.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.714    -0.981    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X62Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.463 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           1.854     1.392    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue[4]
    SLICE_X83Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.516 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.516    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_0[4]
    SLICE_X83Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X83Y60         FDRE (Setup_fdre_C_D)        0.032     1.384    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.518ns (21.484%)  route 1.893ns (78.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.714    -0.981    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X62Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.463 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           1.893     1.431    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue[8]
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)       -0.047     1.305    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.580ns (23.300%)  route 1.909ns (76.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.714    -0.981    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X67Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[3]/Q
                         net (fo=1, routed)           1.909     1.385    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green[3]
    SLICE_X84Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.509 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.509    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_1[3]
    SLICE_X84Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X84Y60         FDRE (Setup_fdre_C_D)        0.032     1.384    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.580ns (23.721%)  route 1.865ns (76.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 1.514 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.716    -0.979    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X67Y51         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.865     1.343    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[5]
    SLICE_X83Y58         LUT3 (Prop_lut3_I2_O)        0.124     1.467 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.467    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[5]
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.545     1.514    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.287     1.801    
                         clock uncertainty           -0.448     1.353    
    SLICE_X83Y58         FDRE (Setup_fdre_C_D)        0.032     1.385    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -1.467    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.642ns (26.366%)  route 1.793ns (73.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 1.512 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.713    -0.982    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.464 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.793     1.329    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[2]
    SLICE_X80Y59         LUT3 (Prop_lut3_I2_O)        0.124     1.453 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.453    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[2]
    SLICE_X80Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.543     1.512    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X80Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.287     1.799    
                         clock uncertainty           -0.448     1.351    
    SLICE_X80Y59         FDRE (Setup_fdre_C_D)        0.031     1.382    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          1.382    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.831%)  route 1.854ns (76.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.713    -0.982    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X67Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           1.854     1.328    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green[2]
    SLICE_X84Y59         LUT3 (Prop_lut3_I2_O)        0.124     1.452 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.452    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_1[2]
    SLICE_X84Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)        0.031     1.383    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          1.383    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.859%)  route 1.851ns (76.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.714    -0.981    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X60Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.851     1.326    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue[5]
    SLICE_X87Y59         LUT3 (Prop_lut3_I2_O)        0.124     1.450 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.450    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_0[5]
    SLICE_X87Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X87Y59         FDRE (Setup_fdre_C_D)        0.031     1.383    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          1.383    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@3.125ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.989%)  route 1.838ns (76.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 1.513 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.720    -0.975    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/Q
                         net (fo=1, routed)           1.838     1.319    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green[4]
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.443 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.443    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_1[4]
    SLICE_X87Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M19                                               0.000     3.125 r  plClk (IN)
                         net (fo=0)                   0.000     3.125    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     4.491 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.653    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -1.847 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.122    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.031 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.544     1.513    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.287     1.800    
                         clock uncertainty           -0.448     1.352    
    SLICE_X87Y60         FDRE (Setup_fdre_C_D)        0.031     1.383    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          1.383    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 -0.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.731%)  route 0.757ns (80.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.582    -0.662    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X83Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           0.757     0.236    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue[6]
    SLICE_X82Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.281 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_0[6]
    SLICE_X82Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.560    -0.343    
                         clock uncertainty            0.448     0.105    
    SLICE_X82Y58         FDRE (Hold_fdre_C_D)         0.121     0.226    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.148ns (17.575%)  route 0.694ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.148    -0.518 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.694     0.176    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green[8]
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X82Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.560    -0.343    
                         clock uncertainty            0.448     0.105    
    SLICE_X82Y59         FDRE (Hold_fdre_C_D)         0.010     0.115    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.161%)  route 0.737ns (79.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.579    -0.665    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X65Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.737     0.212    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[7]
    SLICE_X83Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.257 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.257    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[7]
    SLICE_X83Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.560    -0.343    
                         clock uncertainty            0.448     0.105    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.091     0.196    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.574%)  route 0.717ns (77.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.502 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.717     0.215    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[0]
    SLICE_X83Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.260 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[0]
    SLICE_X83Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.852    -0.902    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
                         clock pessimism              0.560    -0.342    
                         clock uncertainty            0.448     0.106    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.091     0.197    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.612%)  route 0.715ns (77.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.583    -0.661    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X82Y55         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.715     0.218    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue[2]
    SLICE_X87Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.263 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.263    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_0[2]
    SLICE_X87Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.852    -0.902    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y58         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.560    -0.342    
                         clock uncertainty            0.448     0.106    
    SLICE_X87Y58         FDRE (Hold_fdre_C_D)         0.092     0.198    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.981%)  route 0.745ns (80.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.577    -0.667    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X57Y56         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.745     0.219    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_blue[3]
    SLICE_X83Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.264 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_0[3]
    SLICE_X83Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
                         clock pessimism              0.560    -0.343    
                         clock uncertainty            0.448     0.105    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.092     0.197    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.800%)  route 0.753ns (80.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X67Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           0.753     0.228    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green[7]
    SLICE_X83Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.273    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_1[7]
    SLICE_X83Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.850    -0.904    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X83Y60         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.560    -0.344    
                         clock uncertainty            0.448     0.104    
    SLICE_X83Y60         FDRE (Hold_fdre_C_D)         0.092     0.196    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.795%)  route 0.750ns (78.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X66Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.502 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           0.750     0.248    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[2]
    SLICE_X80Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.293 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.293    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[2]
    SLICE_X80Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X80Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.560    -0.343    
                         clock uncertainty            0.448     0.105    
    SLICE_X80Y59         FDRE (Hold_fdre_C_D)         0.092     0.197    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.274%)  route 0.779ns (80.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.584    -0.660    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X80Y52         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           0.779     0.260    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_red[6]
    SLICE_X85Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.305    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[6]
    SLICE_X85Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.851    -0.903    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.560    -0.343    
                         clock uncertainty            0.448     0.105    
    SLICE_X85Y59         FDRE (Hold_fdre_C_D)         0.092     0.197    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.961%)  route 0.850ns (82.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.448ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.578    -0.666    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X67Y59         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.850     0.324    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/latched_green[0]
    SLICE_X90Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_1[0]
    SLICE_X90Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875    -0.879    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X90Y57         FDRE                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]/C
                         clock pessimism              0.560    -0.319    
                         clock uncertainty            0.448     0.129    
    SLICE_X90Y57         FDRE (Hold_fdre_C_D)         0.121     0.250    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk64_tangerineNX_Z7_clk_wiz_0_0

Setup :          408  Failing Endpoints,  Worst Slack       -8.178ns,  Total Violation    -3053.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.178ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.932ns  (logic 0.890ns (30.353%)  route 2.042ns (69.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 138.945 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.582   145.750    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124   145.874 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[15]_i_1/O
                         net (fo=1, routed)           0.000   145.874    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[15]_i_1_n_0
    SLICE_X37Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.476   138.945    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X37Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/C
                         clock pessimism              0.000   138.945    
                         clock uncertainty           -1.280   137.665    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.031   137.696    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[15]
  -------------------------------------------------------------------
                         required time                        137.696    
                         arrival time                        -145.874    
  -------------------------------------------------------------------
                         slack                                 -8.178    

Slack (VIOLATED) :        -8.175ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.974ns  (logic 0.890ns (29.923%)  route 2.084ns (70.077%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 138.944 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.624   145.792    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.124   145.916 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[0]_i_1/O
                         net (fo=1, routed)           0.000   145.916    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/p_0_in[0]
    SLICE_X36Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.475   138.944    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X36Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/C
                         clock pessimism              0.000   138.944    
                         clock uncertainty           -1.280   137.664    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.077   137.741    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]
  -------------------------------------------------------------------
                         required time                        137.741    
                         arrival time                        -145.916    
  -------------------------------------------------------------------
                         slack                                 -8.175    

Slack (VIOLATED) :        -8.164ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.966ns  (logic 0.890ns (30.010%)  route 2.076ns (69.990%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 138.945 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.616   145.784    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.124   145.908 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[8]_i_1/O
                         net (fo=1, routed)           0.000   145.908    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/p_0_in[8]
    SLICE_X36Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.476   138.945    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X36Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/C
                         clock pessimism              0.000   138.945    
                         clock uncertainty           -1.280   137.665    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.079   137.744    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]
  -------------------------------------------------------------------
                         required time                        137.744    
                         arrival time                        -145.908    
  -------------------------------------------------------------------
                         slack                                 -8.164    

Slack (VIOLATED) :        -8.154ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.956ns  (logic 0.890ns (30.112%)  route 2.066ns (69.888%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 138.945 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.606   145.774    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.124   145.898 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[0]_i_1/O
                         net (fo=1, routed)           0.000   145.898    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[0]_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.476   138.945    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X36Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/C
                         clock pessimism              0.000   138.945    
                         clock uncertainty           -1.280   137.665    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.079   137.744    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]
  -------------------------------------------------------------------
                         required time                        137.744    
                         arrival time                        -145.898    
  -------------------------------------------------------------------
                         slack                                 -8.154    

Slack (VIOLATED) :        -8.130ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.883ns  (logic 0.890ns (30.873%)  route 1.993ns (69.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 138.944 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.533   145.701    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I4_O)        0.124   145.825 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[5]_i_1/O
                         net (fo=1, routed)           0.000   145.825    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[5]_i_1_n_0
    SLICE_X37Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.475   138.944    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X37Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[5]/C
                         clock pessimism              0.000   138.944    
                         clock uncertainty           -1.280   137.664    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.031   137.695    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[5]
  -------------------------------------------------------------------
                         required time                        137.695    
                         arrival time                        -145.825    
  -------------------------------------------------------------------
                         slack                                 -8.130    

Slack (VIOLATED) :        -8.128ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.882ns  (logic 0.890ns (30.884%)  route 1.992ns (69.116%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 138.944 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.532   145.700    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I4_O)        0.124   145.824 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000   145.824    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/p_0_in[7]
    SLICE_X37Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.475   138.944    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X37Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.000   138.944    
                         clock uncertainty           -1.280   137.664    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.032   137.696    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                        137.696    
                         arrival time                        -145.824    
  -------------------------------------------------------------------
                         slack                                 -8.128    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.870ns  (logic 0.890ns (31.013%)  route 1.980ns (68.987%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 138.946 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.520   145.688    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.812 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[22]_i_1/O
                         net (fo=1, routed)           0.000   145.812    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/p_0_in[22]
    SLICE_X40Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.477   138.946    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X40Y60         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/C
                         clock pessimism              0.000   138.946    
                         clock uncertainty           -1.280   137.666    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.032   137.698    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]
  -------------------------------------------------------------------
                         required time                        137.698    
                         arrival time                        -145.812    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.095ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.849ns  (logic 0.890ns (31.240%)  route 1.959ns (68.760%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 138.945 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.499   145.667    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124   145.791 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[6]_i_1/O
                         net (fo=1, routed)           0.000   145.791    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/p_0_in[6]
    SLICE_X39Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.476   138.945    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X39Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/C
                         clock pessimism              0.000   138.945    
                         clock uncertainty           -1.280   137.665    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.031   137.696    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]
  -------------------------------------------------------------------
                         required time                        137.696    
                         arrival time                        -145.791    
  -------------------------------------------------------------------
                         slack                                 -8.095    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.845ns  (logic 0.890ns (31.283%)  route 1.955ns (68.717%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 138.945 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.495   145.663    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124   145.787 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[14]_i_1/O
                         net (fo=1, routed)           0.000   145.787    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/p_0_in[14]
    SLICE_X39Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.476   138.945    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X39Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/C
                         clock pessimism              0.000   138.945    
                         clock uncertainty           -1.280   137.665    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029   137.694    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]
  -------------------------------------------------------------------
                         required time                        137.694    
                         arrival time                        -145.787    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.846ns  (logic 0.890ns (31.272%)  route 1.956ns (68.728%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 138.944 - 140.625 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 142.942 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.648   142.942    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X42Y61         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518   143.460 r  tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/Q
                         net (fo=2, routed)           0.653   144.113    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_1[6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124   144.237 f  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=1, routed)           0.807   145.044    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124   145.168 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=24, routed)          0.496   145.664    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.124   145.788 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[21]_i_1/O
                         net (fo=1, routed)           0.000   145.788    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor[21]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M19                                               0.000   140.625 r  plClk (IN)
                         net (fo=0)                   0.000   140.625    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366   141.991 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   143.153    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500   135.653 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   137.378    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   137.469 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.475   138.944    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X39Y62         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[21]/C
                         clock pessimism              0.000   138.944    
                         clock uncertainty           -1.280   137.664    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.031   137.695    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[21]
  -------------------------------------------------------------------
                         required time                        137.695    
                         arrival time                        -145.788    
  -------------------------------------------------------------------
                         slack                                 -8.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.947%)  route 0.201ns (49.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X38Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/Q
                         net (fo=9, routed)           0.201     1.257    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[3]
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.302 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[24]_i_1/O
                         net (fo=1, routed)           0.000     1.302    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[24]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X38Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     0.471    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X40Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[0]/Q
                         net (fo=5, routed)           0.213     1.245    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.290 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[15]_i_1/O
                         net (fo=1, routed)           0.000     1.290    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[15]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X39Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     0.441    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.700%)  route 0.203ns (49.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X38Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/Q
                         net (fo=9, routed)           0.203     1.259    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[3]
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.304 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.304    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[2]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X39Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     0.442    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.700%)  route 0.203ns (49.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X38Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/Q
                         net (fo=9, routed)           0.203     1.259    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.304 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.304    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[3]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X39Y53         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     0.442    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.213ns (49.790%)  route 0.215ns (50.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X38Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/Q
                         net (fo=9, routed)           0.215     1.270    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[3]
    SLICE_X37Y54         LUT4 (Prop_lut4_I2_O)        0.049     1.319 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.319    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[0]_i_1_n_0
    SLICE_X37Y54         FDSE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X37Y54         FDSE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X37Y54         FDSE (Hold_fdse_C_D)         0.107     0.457    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.750%)  route 0.260ns (58.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X43Y55         FDSE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.141     1.033 r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.260     1.292    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/Q[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.337 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.337    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgState__0[1]
    SLICE_X42Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X42Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     0.471    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.926%)  route 0.267ns (56.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X38Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/Q
                         net (fo=9, routed)           0.267     1.322    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[3]
    SLICE_X37Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.367 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[1]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X37Y54         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     0.441    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.187ns (37.859%)  route 0.307ns (62.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.556     0.892    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X39Y55         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[4]/Q
                         net (fo=9, routed)           0.307     1.340    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/Q[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.046     1.386 r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[14]_i_1/O
                         net (fo=1, routed)           0.000     1.386    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[14]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.930    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pixelClock
    SLICE_X40Y54         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            1.280     0.350    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.107     0.457    tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.129%)  route 0.299ns (58.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X46Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/Q
                         net (fo=7, routed)           0.299     1.354    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/Q[1]
    SLICE_X50Y59         LUT5 (Prop_lut5_I1_O)        0.045     1.399 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.399    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA[0]_i_1_n_0
    SLICE_X50Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.819    -0.935    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X50Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[0]/C
                         clock pessimism              0.000    -0.935    
                         clock uncertainty            1.280     0.345    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.121     0.466    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineNX_Z7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineNX_Z7_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.690%)  route 0.331ns (61.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.652ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/vga_0/U0/s00_axi_aclk
    SLICE_X46Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/Q
                         net (fo=7, routed)           0.331     1.386    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/Q[1]
    SLICE_X50Y59         LUT5 (Prop_lut5_I1_O)        0.045     1.431 r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.431    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA[2]_i_1_n_0
    SLICE_X50Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    tangerineNX_Z7_i/clk_wiz_0/inst/clk64_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.819    -0.935    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pixelClock
    SLICE_X50Y59         FDRE                                         r  tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/C
                         clock pessimism              0.000    -0.935    
                         clock uncertainty            1.280     0.345    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.121     0.466    tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.965    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.726%)  route 1.854ns (74.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.142    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          1.192     5.459    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y41         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.570    12.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y41         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.726%)  route 1.854ns (74.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.142    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          1.192     5.459    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y41         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.570    12.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y41         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.726%)  route 1.854ns (74.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.142    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          1.192     5.459    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y41         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.570    12.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y41         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.771%)  route 1.849ns (74.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.142    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          1.188     5.454    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X29Y41         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.570    12.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y41         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.771%)  route 1.849ns (74.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.142    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          1.188     5.454    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X29Y41         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.570    12.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y41         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.726%)  route 1.854ns (74.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     3.481 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.661     4.142    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          1.192     5.459    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y41         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.570    12.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y41         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    12.466    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.779ns (32.301%)  route 1.633ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.265    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.301     4.566 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.809     5.375    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X36Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495    12.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X36Y46         FDPE (Recov_fdpe_C_PRE)     -0.361    12.389    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.779ns (32.301%)  route 1.633ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.265    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.301     4.566 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.809     5.375    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X36Y46         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495    12.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.361    12.389    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.779ns (32.301%)  route 1.633ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.265    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.301     4.566 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.809     5.375    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X36Y46         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495    12.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.319    12.431    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.779ns (32.301%)  route 1.633ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.669     2.963    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.824     4.265    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.301     4.566 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.809     5.375    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_0
    SLICE_X36Y46         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495    12.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y46         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.319    12.431    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  7.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X34Y45         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y45         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y45         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y45         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y45         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y45         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.367%)  route 0.296ns (58.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.564     0.900    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.157     1.221    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.266 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=22, routed)          0.139     1.405    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X35Y45         FDCE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y45         FDCE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.801ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.549%)  route 0.449ns (48.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.449     0.927    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X41Y42         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.272     9.728    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.016%)  route 0.497ns (50.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.497     0.975    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X42Y42         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)       -0.215     9.785    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.088%)  route 0.471ns (52.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.268     9.732    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  8.842    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.786%)  route 0.589ns (53.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.589     1.107    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.047     9.953    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.875    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)       -0.218     9.782    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.435%)  route 0.448ns (49.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.448     0.904    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X39Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.095     9.905    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.307     0.785    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.214     9.786    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.012ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.437     0.893    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X37Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.095     9.905    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  9.012    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.296     0.715    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X37Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.268     9.732    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.124ns  (required time - arrival time)
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.831ns  (logic 0.518ns (62.322%)  route 0.313ns (37.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40                                      0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.313     0.831    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.045     9.955    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  9.124    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.689ns  (logic 0.608ns (16.483%)  route 3.081ns (83.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         1.316     6.633    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X42Y50         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.521ns  (logic 0.518ns (34.063%)  route 1.003ns (65.937%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.668     2.962    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=57, routed)          1.003     4.483    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X44Y49         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X37Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.110     1.134    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X37Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.560     0.896    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X37Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.102     1.139    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.571%)  route 0.114ns (43.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.114     1.158    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.108     1.169    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.108     1.169    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.485%)  route 0.116ns (41.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.116     1.177    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X42Y42         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.080%)  route 0.156ns (54.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.560     0.896    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X37Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.156     1.179    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.691%)  route 0.172ns (57.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.560     0.896    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X40Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172     1.195    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X37Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.161     1.199    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X37Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.148ns (48.639%)  route 0.156ns (51.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.561     0.897    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.156     1.201    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X41Y42         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.857ns  (logic 0.124ns (4.340%)  route 2.733ns (95.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.733     2.733    tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.857 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.857    tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y51         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.480     2.659    tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y51         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.054ns  (logic 0.518ns (49.144%)  route 0.536ns (50.856%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=74, routed)          0.536     1.054    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X43Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495     2.674    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X43Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.810%)  route 0.119ns (48.190%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.119     0.260    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.333%)  route 0.174ns (57.667%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.174     0.302    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.541%)  route 0.162ns (53.459%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.162     0.303    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X45Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.319%)  route 0.189ns (59.681%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.189     0.317    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y39         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.823     1.189    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y39         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.818%)  route 0.193ns (60.182%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.193     0.321    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.821     1.187    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.843%)  route 0.181ns (56.157%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.181     0.322    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.931%)  route 0.187ns (57.069%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.187     0.328    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.821     1.187    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.632%)  route 0.221ns (63.368%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.221     0.349    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.828     1.194    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y40         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.702%)  route 0.223ns (61.298%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.223     0.364    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y39         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.823     1.189    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y39         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.580ns (12.625%)  route 4.014ns (87.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          2.537     5.937    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_aresetn
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.061 r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_awready_i_1/O
                         net (fo=196, routed)         1.477     7.538    tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X65Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.534     2.713    tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X65Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 0.608ns (15.114%)  route 3.415ns (84.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         1.650     6.967    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X46Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.494     2.673    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X46Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.580ns (14.753%)  route 3.351ns (85.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          2.537     5.937    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_aresetn
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.061 r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_awready_i_1/O
                         net (fo=196, routed)         0.814     6.875    tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X52Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.459     2.638    tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X52Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.595ns  (logic 0.580ns (22.354%)  route 2.015ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.372     4.772    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.896 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.643     5.539    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.571     2.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.595ns  (logic 0.580ns (22.354%)  route 2.015ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.372     4.772    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.896 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.643     5.539    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.571     2.750    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.696%)  route 1.976ns (77.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.372     4.772    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.896 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.604     5.500    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495     2.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.696%)  route 1.976ns (77.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.372     4.772    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.896 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.604     5.500    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495     2.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.696%)  route 1.976ns (77.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.372     4.772    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.896 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.604     5.500    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495     2.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.696%)  route 1.976ns (77.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.372     4.772    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.896 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.604     5.500    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.495     2.674    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.538%)  route 0.875ns (82.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.668     1.699    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.744 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.207     1.951    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.538%)  route 0.875ns (82.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.668     1.699    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.744 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.207     1.951    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.538%)  route 0.875ns (82.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.668     1.699    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.744 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.207     1.951    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.538%)  route 0.875ns (82.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.668     1.699    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.744 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.207     1.951    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.830     1.196    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.985%)  route 0.978ns (84.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.668     1.699    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.744 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.310     2.054    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.858     1.224    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.985%)  route 0.978ns (84.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.668     1.699    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.744 f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=85, routed)          0.310     2.054    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y46         FDPE                                         f  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.858     1.224    tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y46         FDPE                                         r  tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.185ns (11.014%)  route 1.495ns (88.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.779     1.811    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.044     1.855 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         0.716     2.570    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X46Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.829     1.195    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X46Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.186ns (10.849%)  route 1.528ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.151     2.183    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_aresetn
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.228 r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_awready_i_1/O
                         net (fo=196, routed)         0.377     2.605    tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X52Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.813     1.179    tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X52Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.186ns (9.408%)  route 1.791ns (90.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.151     2.183    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_aresetn
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.228 r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/s00_axi_awready_i_1/O
                         net (fo=196, routed)         0.640     2.868    tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X65Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.841     1.207    tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X65Y66         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           453 Endpoints
Min Delay           453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2sLRCk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 4.000ns (47.284%)  route 4.459ns (52.716%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_reg/C
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_reg/Q
                         net (fo=1, routed)           4.459     4.918    i2sLRCk_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541     8.460 r  i2sLRCk_OBUF_inst/O
                         net (fo=0)                   0.000     8.460    i2sLRCk
    AA19                                                              r  i2sLRCk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sDOut_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2sDOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 4.077ns (49.578%)  route 4.147ns (50.422%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sDOut_reg/C
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sDOut_reg/Q
                         net (fo=1, routed)           4.147     4.671    i2sDOut_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.553     8.224 r  i2sDOut_OBUF_inst/O
                         net (fo=0)                   0.000     8.224    i2sDOut
    Y19                                                               r  i2sDOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 0.772ns (11.706%)  route 5.823ns (88.294%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.619     6.595    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 0.772ns (11.706%)  route 5.823ns (88.294%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.619     6.595    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 0.772ns (11.706%)  route 5.823ns (88.294%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.619     6.595    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 0.772ns (11.706%)  route 5.823ns (88.294%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.619     6.595    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 0.772ns (12.174%)  route 5.569ns (87.826%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.365     6.341    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 0.772ns (12.174%)  route 5.569ns (87.826%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.365     6.341    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 0.772ns (12.174%)  route 5.569ns (87.826%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.365     6.341    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 0.772ns (12.174%)  route 5.569ns (87.826%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C
    SLICE_X32Y37         FDSE (Prop_fdse_C_Q)         0.524     0.524 f  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/Q
                         net (fo=12, routed)          1.340     1.864    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.988 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1/O
                         net (fo=10, routed)          1.864     3.852    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.976 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1/O
                         net (fo=32, routed)          2.365     6.341    tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X39Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X39Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X37Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X37Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X41Y42         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X44Y49         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X42Y41         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X38Y38         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk320_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.898     0.766    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y36         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         ODDR (Prop_oddr_C_Q)         0.472     1.238 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.239    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_1
    AA22                 OBUFDS (Prop_obufds_I_OB)    1.876     3.115 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.115    hdmiDN[1]
    AB22                                                              r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.897     0.765    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y34         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         ODDR (Prop_oddr_C_Q)         0.472     1.237 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.238    tangerineNX_Z7_i/hdmiOut_0/U0/I
    AA21                 OBUFDS (Prop_obufds_I_OB)    1.876     3.114 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.114    hdmiDN[0]
    AB21                                                              r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.898     0.766    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y36         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         ODDR (Prop_oddr_C_Q)         0.472     1.238 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.239    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_1
    AA22                 OBUFDS (Prop_obufds_I_O)     1.875     3.114 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     3.114    hdmiDP[1]
    AA22                                                              r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.897     0.765    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y34         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         ODDR (Prop_oddr_C_Q)         0.472     1.237 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.238    tangerineNX_Z7_i/hdmiOut_0/U0/I
    AA21                 OBUFDS (Prop_obufds_I_O)     1.875     3.113 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.113    hdmiDP[0]
    AA21                                                              r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.901     0.769    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y38         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         ODDR (Prop_oddr_C_Q)         0.472     1.241 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.242    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_2
    V18                  OBUFDS (Prop_obufds_I_OB)    1.858     3.100 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.100    hdmiDN[2]
    V19                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.330ns  (logic 2.329ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.901     0.769    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y38         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         ODDR (Prop_oddr_C_Q)         0.472     1.241 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.242    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_2
    V18                  OBUFDS (Prop_obufds_I_O)     1.857     3.099 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     3.099    hdmiDP[2]
    V18                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.894     0.762    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y32         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.472     1.234 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.235    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiPixelClock
    Y20                  OBUFDS (Prop_obufds_I_OB)    1.860     3.095 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.095    hdmiClkN
    Y21                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M19                                               0.000     1.563 f  plClk (IN)
                         net (fo=0)                   0.000     1.563    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     2.999 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.284    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -3.122 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -1.233    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -1.132 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.894     0.762    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y32         ODDR                                         f  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.472     1.234 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.235    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiPixelClock
    Y20                  OBUFDS (Prop_obufds_I_O)     1.859     3.094 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.094    hdmiClkP
    Y20                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.629    -0.615    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y32         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.177    -0.438 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.437    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiPixelClock
    Y20                  OBUFDS (Prop_obufds_I_O)     0.808     0.371 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.371    hdmiClkP
    Y20                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.629    -0.615    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y32         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.177    -0.438 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.437    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiPixelClock
    Y20                  OBUFDS (Prop_obufds_I_OB)    0.809     0.372 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.372    hdmiClkN
    Y21                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.633    -0.611    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y38         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         ODDR (Prop_oddr_C_Q)         0.177    -0.434 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.433    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_2
    V18                  OBUFDS (Prop_obufds_I_O)     0.806     0.372 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     0.372    hdmiDP[2]
    V18                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.633    -0.611    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y38         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         ODDR (Prop_oddr_C_Q)         0.177    -0.434 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.433    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_2
    V18                  OBUFDS (Prop_obufds_I_OB)    0.807     0.373 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.373    hdmiDN[2]
    V19                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.631    -0.613    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y36         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         ODDR (Prop_oddr_C_Q)         0.177    -0.436 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.435    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_1
    AA22                 OBUFDS (Prop_obufds_I_O)     0.824     0.388 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     0.388    hdmiDP[1]
    AA22                                                              r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.631    -0.613    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y34         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         ODDR (Prop_oddr_C_Q)         0.177    -0.436 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.435    tangerineNX_Z7_i/hdmiOut_0/U0/I
    AA21                 OBUFDS (Prop_obufds_I_O)     0.824     0.388 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.388    hdmiDP[0]
    AA21                                                              r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.631    -0.613    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y36         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         ODDR (Prop_oddr_C_Q)         0.177    -0.436 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.435    tangerineNX_Z7_i/hdmiOut_0/U0/hdmiEncodedData_1
    AA22                 OBUFDS (Prop_obufds_I_OB)    0.825     0.389 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.389    hdmiDN[1]
    AB22                                                              r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineNX_Z7_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    tangerineNX_Z7_i/clk_wiz_0/inst/clk320_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.631    -0.613    tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y34         ODDR                                         r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         ODDR (Prop_oddr_C_Q)         0.177    -0.436 r  tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.435    tangerineNX_Z7_i/hdmiOut_0/U0/I
    AA21                 OBUFDS (Prop_obufds_I_OB)    0.825     0.389 r  tangerineNX_Z7_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.389    hdmiDN[0]
    AB21                                                              r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sClock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2sBClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.104ns (46.432%)  route 4.735ns (53.568%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.637     2.931    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X45Y71         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sClock_reg/Q
                         net (fo=2, routed)           1.565     4.952    tangerineNX_Z7_i/is2Controller_0/i2sBClk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.053 r  tangerineNX_Z7_i/is2Controller_0/i2sBClk_BUFG_inst/O
                         net (fo=197, routed)         3.170     8.223    i2sBClk_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         3.547    11.770 r  i2sBClk_OBUF_inst/O
                         net (fo=0)                   0.000    11.770    i2sBClk
    AB20                                                              r  i2sBClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2aClock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 4.030ns (49.767%)  route 4.068ns (50.233%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.702     2.996    tangerineNX_Z7_i/ps2Host_0/s00_axi_aclk
    SLICE_X65Y70         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     3.452 f  tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           4.068     7.520    tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst/T
    F21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.574    11.094 r  tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.094    ps2aClock
    F21                                                               r  ps2aClock (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2aData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 4.013ns (49.977%)  route 4.017ns (50.023%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.702     2.996    tangerineNX_Z7_i/ps2Host_0/s00_axi_aclk
    SLICE_X65Y70         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     3.452 f  tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           4.017     7.469    tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst/T
    F22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557    11.026 r  tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.026    ps2aData
    F22                                                               r  ps2aData (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2bData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.383ns  (logic 3.981ns (53.925%)  route 3.402ns (46.075%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.694     2.988    tangerineNX_Z7_i/ps2Host_0/s00_axi_aclk
    SLICE_X60Y74         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           3.402     6.846    tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst/T
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    10.371 r  tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.371    ps2bData
    K18                                                               r  ps2bData (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2bClock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 3.989ns (54.712%)  route 3.302ns (45.288%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.694     2.988    tangerineNX_Z7_i/ps2Host_0/s00_axi_aclk
    SLICE_X60Y74         FDRE                                         r  tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           3.302     6.746    tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst/T
    J18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.533    10.278 r  tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.278    ps2bClock
    J18                                                               r  ps2bClock (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 0.608ns (11.884%)  route 4.508ns (88.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         2.743     8.060    tangerineNX_Z7_i/is2Controller_0/U0/rst
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 0.608ns (11.884%)  route 4.508ns (88.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         2.743     8.060    tangerineNX_Z7_i/is2Controller_0/U0/rst
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 0.608ns (11.884%)  route 4.508ns (88.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         2.743     8.060    tangerineNX_Z7_i/is2Controller_0/U0/rst
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 0.608ns (11.884%)  route 4.508ns (88.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         2.743     8.060    tangerineNX_Z7_i/is2Controller_0/U0/rst
    SLICE_X24Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.778ns  (logic 0.608ns (12.726%)  route 4.170ns (87.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.650     2.944    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          1.765     5.165    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X45Y66         LUT1 (Prop_lut1_I0_O)        0.152     5.317 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_awready_i_1/O
                         net (fo=163, routed)         2.405     7.722    tangerineNX_Z7_i/is2Controller_0/U0/rst
    SLICE_X28Y36         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[16]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.779%)  route 0.154ns (45.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.549     0.885    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[4]/Q
                         net (fo=2, routed)           0.154     1.179    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[4]
    SLICE_X49Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.224 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.224    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[4]
    SLICE_X49Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.550     0.886    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y66         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[7]/Q
                         net (fo=2, routed)           0.156     1.182    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[7]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.227 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.227    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[7]
    SLICE_X47Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.255%)  route 0.208ns (52.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.549     0.885    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[3]/Q
                         net (fo=2, routed)           0.208     1.233    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[3]
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.278 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.278    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[3]
    SLICE_X49Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.187ns (46.220%)  route 0.218ns (53.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.549     0.885    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[1]/Q
                         net (fo=2, routed)           0.218     1.243    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[1]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.046     1.289 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.289    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[1]
    SLICE_X48Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.883%)  route 0.228ns (55.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.549     0.885    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[0]/Q
                         net (fo=2, routed)           0.228     1.254    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[0]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.299 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.299    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[0]
    SLICE_X48Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.532%)  route 0.285ns (60.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.548     0.884    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y68         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[2]/Q
                         net (fo=2, routed)           0.285     1.309    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[2]
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.354 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.354    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[2]
    SLICE_X49Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.226ns (45.577%)  route 0.270ns (54.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.549     0.885    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[6]/Q
                         net (fo=2, routed)           0.270     1.282    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[6]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.098     1.380 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.380    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[6]
    SLICE_X47Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.226ns (36.729%)  route 0.389ns (63.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.549     0.885    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_reg[5]/Q
                         net (fo=2, routed)           0.389     1.402    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv[5]
    SLICE_X47Y65         LUT4 (Prop_lut4_I3_O)        0.098     1.500 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.500    tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_3[5]
    SLICE_X47Y65         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/fifoRd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.186ns (19.731%)  route 0.757ns (80.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.757     1.788    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  tangerineNX_Z7_i/is2Controller_0/U0/fifoRd_i_1/O
                         net (fo=1, routed)           0.000     1.833    tangerineNX_Z7_i/is2Controller_0/U0/fifoRd_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/fifoRd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.252ns  (logic 0.186ns (14.855%)  route 1.066ns (85.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.555     0.891    tangerineNX_Z7_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y58         FDRE                                         r  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=92, routed)          0.947     1.979    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aresetn
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.024 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_i_1/O
                         net (fo=1, routed)           0.119     2.143    tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_reg/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineNX_Z7_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineNX_Z7_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineNX_Z7_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    M19                                               0.000    50.000 f  plClk (IN)
                         net (fo=0)                   0.000    50.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392    50.392 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.872    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    47.641 f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    48.217    tangerineNX_Z7_i/clk_wiz_0/inst/clkfbout_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    48.246 f  tangerineNX_Z7_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    49.105    tangerineNX_Z7_i/clk_wiz_0/inst/clkfbout_buf_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineNX_Z7_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.477ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineNX_Z7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  plClk (IN)
                         net (fo=0)                   0.000     0.000    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.528    tangerineNX_Z7_i/clk_wiz_0/inst/clk_in1_tangerineNX_Z7_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.972 r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.247    tangerineNX_Z7_i/clk_wiz_0/inst/clkfbout_tangerineNX_Z7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.156 r  tangerineNX_Z7_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.560    tangerineNX_Z7_i/clk_wiz_0/inst/clkfbout_buf_tangerineNX_Z7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  tangerineNX_Z7_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2aData
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.487ns (31.067%)  route 3.299ns (68.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  ps2aData (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst/IO
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.299     4.786    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/ps2aData_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.524     2.703    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 ps2aClock
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.504ns (31.649%)  route 3.249ns (68.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  ps2aClock (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst/IO
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 r  tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.249     4.753    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/ps2aClock_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.524     2.703    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 ps2bClock
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.463ns (33.506%)  route 2.902ns (66.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  ps2bClock (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst/IO
    J18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.902     4.365    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/ps2bClock_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.524     2.703    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 ps2bData
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.243ns  (logic 1.455ns (34.293%)  route 2.788ns (65.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  ps2bData (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst/IO
    K18                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.788     4.243    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/ps2bData_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.524     2.703    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.708ns  (logic 0.704ns (25.996%)  route 2.004ns (74.004%))
  Logic Levels:           3  (FDSE=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
    SLICE_X40Y45         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           1.575     2.031    tangerineNX_Z7_i/is2Controller_0/U0/fifoEmpty
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124     2.155 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.429     2.584    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata[0]_i_3_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.124     2.708 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.708    tangerineNX_Z7_i/is2Controller_0/U0/p_0_in[0]
    SLICE_X48Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        1.469     2.648    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X48Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.231ns (22.915%)  route 0.777ns (77.085%))
  Logic Levels:           3  (FDSE=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDSE                         0.000     0.000 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
    SLICE_X40Y45         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.615     0.756    tangerineNX_Z7_i/is2Controller_0/U0/fifoEmpty
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.801 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.162     0.963    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata[0]_i_3_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.008 r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.008    tangerineNX_Z7_i/is2Controller_0/U0/p_0_in[0]
    SLICE_X48Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.816     1.182    tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_aclk
    SLICE_X48Y67         FDRE                                         r  tangerineNX_Z7_i/is2Controller_0/U0/s00_axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 ps2bData
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.223ns (14.764%)  route 1.288ns (85.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  ps2bData (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  tangerineNX_Z7_i/ps2Host_0/ps2bData_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.288     1.511    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/ps2bData_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.832     1.198    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 ps2bClock
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.231ns (14.941%)  route 1.312ns (85.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  ps2bClock (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst/IO
    J18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  tangerineNX_Z7_i/ps2Host_0/ps2bClock_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.312     1.543    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/ps2bClock_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.832     1.198    tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 ps2aClock
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.272ns (15.353%)  route 1.499ns (84.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  ps2aClock (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst/IO
    F21                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  tangerineNX_Z7_i/ps2Host_0/ps2aClock_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.499     1.770    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/ps2aClock_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.832     1.198    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[0]_srl2/CLK

Slack:                    inf
  Source:                 ps2aData
                            (input port)
  Destination:            tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.255ns (14.107%)  route 1.550ns (85.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  ps2aData (INOUT)
                         net (fo=1, unset)            0.000     0.000    tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst/IO
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  tangerineNX_Z7_i/ps2Host_0/ps2aData_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.550     1.805    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/ps2aData_IBUF
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tangerineNX_Z7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tangerineNX_Z7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5201, routed)        0.832     1.198    tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/s00_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/stage2Reg_reg[1]_srl2/CLK





