[2025-09-17 06:45:10] START suite=qualcomm_srv trace=srv503_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv503_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2619302 heartbeat IPC: 3.818 cumulative IPC: 3.818 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5058944 heartbeat IPC: 4.099 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5058944 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5058944 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13476525 heartbeat IPC: 1.188 cumulative IPC: 1.188 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21826594 heartbeat IPC: 1.198 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 30348719 heartbeat IPC: 1.173 cumulative IPC: 1.186 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 38618499 heartbeat IPC: 1.209 cumulative IPC: 1.192 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47190215 heartbeat IPC: 1.167 cumulative IPC: 1.187 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 55440156 heartbeat IPC: 1.212 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 63590893 heartbeat IPC: 1.227 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72050433 heartbeat IPC: 1.182 cumulative IPC: 1.194 (Simulation time: 00 hr 10 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv503_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 80423557 heartbeat IPC: 1.194 cumulative IPC: 1.194 (Simulation time: 00 hr 11 min 08 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83823933 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 12 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83823933 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv503_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.193 instructions: 100000002 cycles: 83823933
CPU 0 Branch Prediction Accuracy: 91.52% MPKI: 14.96 Average ROB Occupancy at Mispredict: 27.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2868
BRANCH_INDIRECT: 0.4207
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.7278
BRANCH_INDIRECT_CALL: 0.5177
BRANCH_RETURN: 0.4651


====Backend Stall Breakdown====
ROB_STALL: 143849
LQ_STALL: 0
SQ_STALL: 568855


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 99.244896
REPLAY_LOAD: 58.84426
NON_REPLAY_LOAD: 12.441831

== Total ==
ADDR_TRANS: 9726
REPLAY_LOAD: 7179
NON_REPLAY_LOAD: 126944

== Counts ==
ADDR_TRANS: 98
REPLAY_LOAD: 122
NON_REPLAY_LOAD: 10203

cpu0->cpu0_STLB TOTAL        ACCESS:    1759274 HIT:    1754505 MISS:       4769 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1759274 HIT:    1754505 MISS:       4769 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 208.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7687992 HIT:    6839504 MISS:     848488 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6234658 HIT:    5535259 MISS:     699399 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     535527 HIT:     404799 MISS:     130728 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     908834 HIT:     898760 MISS:      10074 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8973 HIT:        686 MISS:       8287 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14442713 HIT:    8070815 MISS:    6371898 MSHR_MERGE:    1537467
cpu0->cpu0_L1I LOAD         ACCESS:   14442713 HIT:    8070815 MISS:    6371898 MSHR_MERGE:    1537467
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29895605 HIT:   26574066 MISS:    3321539 MSHR_MERGE:    1376762
cpu0->cpu0_L1D LOAD         ACCESS:   16862925 HIT:   15117860 MISS:    1745065 MSHR_MERGE:     344795
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13022759 HIT:   11455278 MISS:    1567481 MSHR_MERGE:    1031947
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9921 HIT:        928 MISS:       8993 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.98 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12078451 HIT:   10349306 MISS:    1729145 MSHR_MERGE:     871395
cpu0->cpu0_ITLB LOAD         ACCESS:   12078451 HIT:   10349306 MISS:    1729145 MSHR_MERGE:     871395
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.109 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28257425 HIT:   27060677 MISS:    1196748 MSHR_MERGE:     295225
cpu0->cpu0_DTLB LOAD         ACCESS:   28257425 HIT:   27060677 MISS:    1196748 MSHR_MERGE:     295225
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.007 cycles
cpu0->LLC TOTAL        ACCESS:    1031522 HIT:     963968 MISS:      67554 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     699399 HIT:     673854 MISS:      25545 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     130726 HIT:      93186 MISS:      37540 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193110 HIT:     192847 MISS:        263 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8287 HIT:       4081 MISS:       4206 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3822
  ROW_BUFFER_MISS:      63466
  AVG DBUS CONGESTED CYCLE: 3.659
Channel 0 WQ ROW_BUFFER_HIT:       1610
  ROW_BUFFER_MISS:      31718
  FULL:          0
Channel 0 REFRESHES ISSUED:       6985

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527123       417328        69100         4784
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           98          411          191
  STLB miss resolved @ L2C                0           88           93          441          155
  STLB miss resolved @ LLC                0          213          390         2125          928
  STLB miss resolved @ MEM                0            6          277         1966         2348

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157061        54562      1155798       105683          573
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          131          120           46
  STLB miss resolved @ L2C                0           62           78           35           10
  STLB miss resolved @ LLC                0           88          171          502           74
  STLB miss resolved @ MEM                0            1           58          292          132
[2025-09-17 06:57:23] END   suite=qualcomm_srv trace=srv503_ap (rc=0)
