#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000002625095ba30 .scope module, "register_tb" "register_tb" 2 20;
 .timescale -9 -9;
v00000262507e45b0_0 .var "clk", 0 0;
v00000262509562e0_0 .var "d", 6 0;
v0000026250956380_0 .var "en", 0 0;
v0000026250956420_0 .net "q", 6 0, v00000262507e4470_0;  1 drivers
v00000262509564c0_0 .var "reset", 0 0;
S_000002625095bbc0 .scope module, "circuit1" "register" 2 26, 2 1 0, S_000002625095ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 7 "d";
    .port_info 4 /OUTPUT 7 "q";
v0000026250956940_0 .net "clk", 0 0, v00000262507e45b0_0;  1 drivers
v000002625095bd50_0 .net "d", 6 0, v00000262509562e0_0;  1 drivers
v00000262507e43d0_0 .net "en", 0 0, v0000026250956380_0;  1 drivers
v00000262507e4470_0 .var "q", 6 0;
v00000262507e4510_0 .net "reset", 0 0, v00000262509564c0_0;  1 drivers
E_00000262507d5ae0 .event posedge, v00000262507e4510_0, v0000026250956940_0;
    .scope S_000002625095bbc0;
T_0 ;
    %wait E_00000262507d5ae0;
    %load/vec4 v00000262507e4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000262507e4470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000262507e43d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002625095bd50_0;
    %assign/vec4 v00000262507e4470_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002625095ba30;
T_1 ;
    %load/vec4 v00000262507e45b0_0;
    %inv;
    %store/vec4 v00000262507e45b0_0, 0, 1;
    %delay 10, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002625095ba30;
T_2 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002625095ba30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262507e45b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262509564c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026250956380_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000262509562e0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262509564c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026250956380_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v00000262509562e0_0, 0;
    %delay 20, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002625095ba30;
T_3 ;
    %vpi_call 2 46 "$monitor", "clk = %b, reset = %b, enable = %d, d = %b, q = %b", v00000262507e45b0_0, v00000262509564c0_0, v0000026250956380_0, v00000262509562e0_0, v0000026250956420_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "7bitReg.v";
