device: I211
version: Initial (PTP + core MMIO)
spec_reference: spec/333017 - I211_Datasheet_v_3_4.pdf
blocks:
  - name: PTP
    base: 0x0B600
    registers:
      - name: SYSTIML
        offset: 0x0
        width: 32
        description: System time register Low
        spec_section: PTP System Time (SYSTIML)
      - name: SYSTIMH
        offset: 0x4
        width: 32
        description: System time register High
        spec_section: PTP System Time (SYSTIMH)
      - name: TIMINCA
        offset: 0x8
        width: 32
        description: Increment attributes register
        spec_section: PTP Increment Attributes (TIMINCA)
      - name: TIMADJ
        offset: 0xC
        width: 32
        description: Time Adjustment Offset Register
        spec_section: PTP Time Adjustment (TIMADJ)
      - name: TSYNCTXCTL
        offset: 0x14
        width: 32
        description: Tx Time Sync Control Register
        spec_section: TX Timestamp Control (TSYNCTXCTL)
      - name: TXSTMPL
        offset: 0x18
        width: 32
        description: Tx Timestamp Value Low
        spec_section: TX Timestamp Value (TXSTMPL)
      - name: TXSTMPH
        offset: 0x1C
        width: 32
        description: Tx Timestamp Value High
        spec_section: TX Timestamp Value (TXSTMPH)
      - name: TSYNCRXCTL
        offset: 0x20
        width: 32
        description: Rx Time Sync Control Register
        spec_section: RX Timestamp Control (TSYNCRXCTL)
      - name: RXSTMPL
        offset: 0x24
        width: 32
        description: Rx Timestamp Low
        spec_section: RX Timestamp Value (RXSTMPL)
      - name: RXSTMPH
        offset: 0x28
        width: 32
        description: Rx Timestamp High
        spec_section: RX Timestamp Value (RXSTMPH)
      - name: TSAUXC
        offset: 0x40
        width: 32
        description: TimeSync Auxiliary Control
        spec_section: TSAUXC (0xB640)
      - name: TRGTTIML0
        offset: 0x44
        width: 32
        description: Target Time Register 0 Low
        spec_section: Target Time 0 (TRGTTIML0)
      - name: TRGTTIMH0
        offset: 0x48
        width: 32
        description: Target Time Register 0 High
        spec_section: Target Time 0 (TRGTTIMH0)
      - name: TRGTTIML1
        offset: 0x4C
        width: 32
        description: Target Time Register 1 Low
        spec_section: Target Time 1 (TRGTTIML1)
      - name: TRGTTIMH1
        offset: 0x50
        width: 32
        description: Target Time Register 1 High
        spec_section: Target Time 1 (TRGTTIMH1)
      - name: FREQOUT0
        offset: 0x54
        width: 32
        description: Frequency Out 0 Control
      - name: FREQOUT1
        offset: 0x58
        width: 32
        description: Frequency Out 1 Control
      - name: AUXSTMPL0
        offset: 0x5C
        width: 32
        description: Auxiliary Timestamp 0 Register Low
      - name: AUXSTMPH0
        offset: 0x60
        width: 32
        description: Auxiliary Timestamp 0 Register High
      - name: AUXSTMPL1
        offset: 0x64
        width: 32
        description: Auxiliary Timestamp 1 Register Low
      - name: AUXSTMPH1
        offset: 0x68
        width: 32
        description: Auxiliary Timestamp 1 Register High
      - name: TSICR
        offset: 0x6C
        width: 32
        description: Time Sync Interrupt Cause Register
      - name: TSIM
        offset: 0x74
        width: 32
        description: Time Sync Interrupt Mask Register
      - name: SYSTIMR
        offset: 0xF8
        width: 32
        description: System Time Residue
      - name: SYSTIMTM
        offset: 0xFC
        width: 32
        description: System Time Register Tx MS

  - name: MAC_CTRL
    base: 0x00000
    registers:
      - name: CTRL
        offset: 0x0
        width: 32
        description: Device Control
      - name: STATUS
        offset: 0x8
        width: 32
        description: Device Status
      - name: CTRL_EXT
        offset: 0x18
        width: 32
        description: Extended Device Control

  - name: MDIO
    base: 0x00020
    registers:
      - name: MDIC
        offset: 0x0
        width: 32
        description: MDI Control (MDIO/MDC access)

  - name: INTERRUPTS
    base: 0x000C0
    registers:
      - name: ICR
        offset: 0x0
        width: 32
        description: Interrupt Cause Read
      - name: ICS
        offset: 0x8
        width: 32
        description: Interrupt Cause Set
      - name: IMS
        offset: 0x10
        width: 32
        description: Interrupt Mask Set/Read
      - name: IMC
        offset: 0x18
        width: 32
        description: Interrupt Mask Clear

  - name: EXT_INTERRUPTS
    base: 0x01500
    registers:
      - name: EIMS
        offset: 0x24
        width: 32
        description: Extended Interrupt Mask Set/Read
      - name: EIMC
        offset: 0x28
        width: 32
        description: Extended Interrupt Mask Clear
      - name: EIAC
        offset: 0x2C
        width: 32
        description: Extended Interrupt Auto Clear Enable
      - name: EIAM
        offset: 0x30
        width: 32
        description: Extended Interrupt Auto Mask Enable
      - name: EICR
        offset: 0x80
        width: 32
        description: Extended Interrupt Cause Read

  - name: EITR
    base: 0x01680
    registers:
      - name: EITR0
        offset: 0x0
        width: 32
        description: Interrupt Throttle for vector 0
      - name: EITR1
        offset: 0x4
        width: 32
        description: Interrupt Throttle for vector 1
      - name: EITR2
        offset: 0x8
        width: 32
        description: Interrupt Throttle for vector 2
      - name: EITR3
        offset: 0xC
        width: 32
        description: Interrupt Throttle for vector 3

  - name: MAC_ADDRESS
    base: 0x05400
    registers:
      - name: RAL0
        offset: 0x0
        width: 32
        description: Receive Address Low [0]
      - name: RAH0
        offset: 0x4
        width: 32
        description: Receive Address High [0]

  - name: VFTA
    base: 0x05600
    registers:
      - name: VFTA0
        offset: 0x0
        width: 32
        description: VLAN Filter Table Array [0]

  - name: LED
    base: 0x00E00
    registers:
      - name: LEDCTL
        offset: 0x0
        width: 32
        description: LED Control
