
Selected circuits
===================
 - **Circuit**: 8x6-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x6u_1NM | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x6u_1NM.v)]  [[C](mul8x6u_1NM.c)] |
| mul8x6u_0PJ | 0.00076 | 0.024 | 3.12 | 0.019 | 0.5 |  [[Verilog](mul8x6u_0PJ.v)]  [[C](mul8x6u_0PJ.c)] |
| mul8x6u_6DG | 0.0015 | 0.0061 | 25.00 | 0.058 | 0.25 |  [[Verilog](mul8x6u_6DG.v)]  [[C](mul8x6u_6DG.c)] |
| mul8x6u_3GJ | 0.0045 | 0.012 | 37.11 | 0.16 | 1.5 |  [[Verilog](mul8x6u_3GJ.v)]  [[C](mul8x6u_3GJ.c)] |
| mul8x6u_5P0 | 0.019 | 0.061 | 73.83 | 0.60 | 17 |  [[Verilog](mul8x6u_5P0.v)]  [[C](mul8x6u_5P0.c)] |
| mul8x6u_4QT | 0.07 | 0.29 | 86.56 | 1.70 | 219 |  [[Verilog](mul8x6u_4QT.v)]  [[C](mul8x6u_4QT.c)] |
| mul8x6u_6F1 | 0.20 | 0.74 | 95.88 | 4.51 | 1613 |  [[Verilog](mul8x6u_6F1.v)]  [[C](mul8x6u_6F1.c)] |
| mul8x6u_50H | 0.76 | 3.06 | 97.53 | 12.27 | 24027 |  [[Verilog](mul8x6u_50H.v)]  [[C](mul8x6u_50H.c)] |
| mul8x6u_13B | 3.56 | 13.99 | 97.90 | 36.16 | 532474 |  [[Verilog](mul8x6u_13B.v)]  [[C](mul8x6u_13B.c)] |
| mul8x6u_3GX | 24.51 | 98.05 | 98.05 | 100.00 | 28960.286e3 |  [[Verilog](mul8x6u_3GX.v)]  [[C](mul8x6u_3GX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             