// Seed: 1972481907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  logic id_5 = 1;
  logic id_6;
  logic id_7;
  type_28(
      1'b0, 1, id_2
  );
  logic id_8, id_9, id_10, id_11;
  logic id_12;
  reg   id_13;
  logic id_14;
  assign id_6 = 1;
  function automatic id_15(input id_16);
    return id_14;
  endfunction
  assign id_3[1] = id_11;
  always @(posedge id_6 or posedge id_12) id_13 <= 1'b0;
  logic id_17;
  assign #1 id_12 = 1;
  logic id_18;
  logic id_19, id_20, id_21, id_22;
  logic id_23 = 1;
  initial id_23 = 1;
endmodule
`default_nettype wire
