/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire [7:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_11z[13:3], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[108:99] & { in_data[137:129], celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[23:21], celloutsig_0_0z } & { celloutsig_0_0z[5:3], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z[6], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z } & in_data[23:5];
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z } / { 1'h1, celloutsig_1_5z[2:1], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_8z = ! { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_6z = ! in_data[79:64];
  assign celloutsig_1_19z = ! celloutsig_1_4z[4:1];
  assign celloutsig_1_0z = in_data[141:138] != in_data[140:137];
  assign celloutsig_0_5z = { in_data[64:53], celloutsig_0_2z, celloutsig_0_2z } != { celloutsig_0_0z[2:0], celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:1] != celloutsig_0_1z[7:3];
  assign celloutsig_0_0z = ~ in_data[95:88];
  assign celloutsig_0_48z = ~ celloutsig_0_11z[14:3];
  assign celloutsig_1_5z = ~ in_data[107:104];
  assign celloutsig_0_8z = ~ celloutsig_0_4z;
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_6z, in_data[58] };
  assign celloutsig_0_49z = ^ { _00_[7:2], celloutsig_0_3z };
  assign celloutsig_1_3z = ^ celloutsig_1_1z[2:0];
  assign celloutsig_1_10z = ^ { celloutsig_1_4z[4:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z[3:1], celloutsig_1_7z[1], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_18z = ^ celloutsig_1_11z[3:0];
  assign celloutsig_0_4z = { celloutsig_0_0z[7:6], celloutsig_0_3z } >> { in_data[27], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_1z[7:4], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_1z[9:5], celloutsig_1_3z };
  assign celloutsig_1_2z = ~((in_data[189] & celloutsig_1_0z) | (celloutsig_1_1z[6] & celloutsig_1_0z));
  assign celloutsig_1_6z = ~((in_data[159] & celloutsig_1_1z[4]) | (celloutsig_1_3z & celloutsig_1_0z));
  assign celloutsig_0_3z = ~((in_data[0] & in_data[27]) | (celloutsig_0_0z[6] & celloutsig_0_0z[1]));
  assign { celloutsig_1_7z[1], celloutsig_1_7z[3:2] } = ~ { celloutsig_1_2z, in_data[153:152] };
  assign celloutsig_1_7z[0] = celloutsig_1_7z[1];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
