Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 16:08:39 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_1/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 1171        0.011        0.000                      0                 1171        2.180        0.000                       0                  1151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.455}        4.910           203.666         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 1171        0.011        0.000                      0                 1171        2.180        0.000                       0                  1151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 genblk1[27].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.455ns period=4.910ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.455ns period=4.910ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.910ns  (vclock rise@4.910ns - vclock rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.106ns (45.378%)  route 2.535ns (54.622%))
  Logic Levels:           17  (CARRY8=10 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 6.339 - 4.910 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.001ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.001ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.888     1.834    genblk1[27].reg_in/clk_IBUF_BUFG
    SLICE_X109Y489       FDRE                                         r  genblk1[27].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y489       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.913 r  genblk1[27].reg_in/reg_out_reg[1]/Q
                         net (fo=4, routed)           0.157     2.070    genblk1[27].reg_in/Q[1]
    SLICE_X109Y489       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.193 r  genblk1[27].reg_in/z__0_carry_i_8__2/O
                         net (fo=1, routed)           0.011     2.204    conv/mul14/reg_out[0]_i_377_0[2]
    SLICE_X109Y489       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.359 r  conv/mul14/z__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.385    conv/mul14/z__0_carry_n_0
    SLICE_X109Y490       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.461 r  conv/mul14/z__0_carry__0/O[1]
                         net (fo=3, routed)           0.369     2.830    conv/add000068/reg_out[0]_i_175_0[2]
    SLICE_X109Y492       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[4])
                                                      0.155     2.985 r  conv/add000068/reg_out_reg[0]_i_363/CO[4]
                         net (fo=5, routed)           0.208     3.193    conv/add000068/reg_out_reg[0]_i_363_n_3
    SLICE_X108Y492       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.315 r  conv/add000068/reg_out[0]_i_767/O
                         net (fo=1, routed)           0.025     3.340    conv/add000068/reg_out[0]_i_767_n_0
    SLICE_X108Y492       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.524 r  conv/add000068/reg_out_reg[0]_i_526/O[5]
                         net (fo=1, routed)           0.172     3.696    conv/add000068/reg_out_reg[0]_i_526_n_10
    SLICE_X107Y492       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.846 r  conv/add000068/reg_out[0]_i_242/O
                         net (fo=1, routed)           0.016     3.862    conv/add000068/reg_out[0]_i_242_n_0
    SLICE_X107Y492       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.979 r  conv/add000068/reg_out_reg[0]_i_115/CO[7]
                         net (fo=1, routed)           0.026     4.005    conv/add000068/reg_out_reg[0]_i_115_n_0
    SLICE_X107Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.081 r  conv/add000068/reg_out_reg[21]_i_51/O[1]
                         net (fo=1, routed)           0.340     4.421    conv/add000068/reg_out_reg[21]_i_51_n_14
    SLICE_X105Y497       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.569 r  conv/add000068/reg_out[21]_i_33/O
                         net (fo=1, routed)           0.009     4.578    conv/add000068/reg_out[21]_i_33_n_0
    SLICE_X105Y497       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     4.758 r  conv/add000068/reg_out_reg[21]_i_17/CO[3]
                         net (fo=2, routed)           0.177     4.935    conv/add000068/reg_out_reg[21]_i_17_n_4
    SLICE_X102Y497       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     5.023 r  conv/add000068/reg_out[21]_i_18/O
                         net (fo=1, routed)           0.021     5.044    conv/add000068/reg_out[21]_i_18_n_0
    SLICE_X102Y497       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.058     5.102 r  conv/add000068/reg_out_reg[21]_i_10/O[2]
                         net (fo=2, routed)           0.361     5.463    conv/add000068/reg_out_reg[21]_i_10_n_13
    SLICE_X103Y501       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.141     5.604 r  conv/add000068/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.232     5.836    conv/add000068/reg_out_reg[21]_i_3_n_11
    SLICE_X102Y500       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.960 r  conv/add000068/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.014     5.974    conv/add000068/reg_out[21]_i_5_n_0
    SLICE_X102Y500       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.095     6.069 r  conv/add000068/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.135     6.204    reg_out/a[21]
    SLICE_X101Y500       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.239 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.236     6.475    reg_out/reg_out[21]_i_1_n_0
    SLICE_X103Y500       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.910     4.910 r  
    AP13                                              0.000     4.910 r  clk (IN)
                         net (fo=0)                   0.000     4.910    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.255 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.255    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.255 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.542    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.566 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.773     6.339    reg_out/clk_IBUF_BUFG
    SLICE_X103Y500       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.314     6.652    
                         clock uncertainty           -0.035     6.617    
    SLICE_X103Y500       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.543    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[63].z_reg[63][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.455ns period=4.910ns})
  Destination:            genblk1[63].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.455ns period=4.910ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.779ns (routing 0.001ns, distribution 0.778ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.001ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.779     1.435    demux/clk_IBUF_BUFG
    SLICE_X101Y489       FDRE                                         r  demux/genblk1[63].z_reg[63][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y489       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.495 r  demux/genblk1[63].z_reg[63][2]/Q
                         net (fo=1, routed)           0.066     1.561    genblk1[63].reg_in/D[2]
    SLICE_X101Y490       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.911     1.857    genblk1[63].reg_in/clk_IBUF_BUFG
    SLICE_X101Y490       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.370     1.487    
    SLICE_X101Y490       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.549    genblk1[63].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.455 }
Period(ns):         4.910
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.910       3.620      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.455       2.180      SLICE_X111Y494  demux/genblk1[37].z_reg[37][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.455       2.180      SLICE_X104Y494  demux/genblk1[33].z_reg[33][0]/C



