Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:33:50 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0060        --    0.0494    0.0435    0.0485    0.0019        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0060        --    0.0494    0.0435        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0494 r    0.0494 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0494 r    0.0494 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0494 r    0.0494 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0494 r    0.0494 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0494 r    0.0494 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0435 r    0.0435 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0435 r    0.0435 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0435 r    0.0435 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0435 r    0.0435 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0435 r    0.0435 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0494
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0153 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0055    0.0097    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0039    0.0043    0.0089    0.0341 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0043    0.0001    0.0342 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0122    0.0068    0.0054    0.0395 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0068    0.0002    0.0397 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0316    0.0132    0.0080    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0134    0.0018    0.0494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0494


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0494
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0153 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0055    0.0097    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0039    0.0043    0.0089    0.0341 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0043    0.0001    0.0342 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0122    0.0068    0.0054    0.0395 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0068    0.0002    0.0397 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0316    0.0132    0.0080    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0134    0.0018    0.0494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0494


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0494
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0153 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0055    0.0097    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0039    0.0043    0.0089    0.0341 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0043    0.0001    0.0342 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0122    0.0068    0.0054    0.0395 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0068    0.0002    0.0397 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0316    0.0132    0.0080    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPD)     0.0134    0.0018    0.0494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0494


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0494
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0153 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0055    0.0097    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0039    0.0043    0.0089    0.0341 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0043    0.0001    0.0342 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0122    0.0068    0.0054    0.0395 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0068    0.0002    0.0397 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0316    0.0132    0.0080    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0134    0.0018    0.0494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0494


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0494
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0055    0.0002    0.0153 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0078    0.0055    0.0097    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0252 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0039    0.0043    0.0089    0.0341 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0043    0.0001    0.0342 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0122    0.0068    0.0054    0.0395 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0068    0.0002    0.0397 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0316    0.0132    0.0080    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0134    0.0017    0.0494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0494


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0065    0.0127    0.0280 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0065    0.0001    0.0281 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0169    0.0181    0.0149    0.0430 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0181    0.0005    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0065    0.0127    0.0280 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0065    0.0001    0.0281 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0169    0.0181    0.0149    0.0430 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0181    0.0005    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0065    0.0127    0.0280 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0065    0.0001    0.0281 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0169    0.0181    0.0149    0.0430 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0181    0.0005    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0065    0.0127    0.0280 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0065    0.0001    0.0281 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0169    0.0181    0.0149    0.0430 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0181    0.0005    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0094    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0055    0.0150    0.0150 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0153 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0065    0.0127    0.0280 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0065    0.0001    0.0281 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0169    0.0181    0.0149    0.0430 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)     0.0181    0.0006    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0110        --    0.0817    0.0708    0.0797    0.0037        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0110        --    0.0817    0.0708        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0817 r    0.0817 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0817 r    0.0817 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0817 r    0.0817 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0817 r    0.0817 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0816 r    0.0816 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0708 f    0.0708 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0709 f    0.0709 f        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0710 r    0.0710 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0710 r    0.0710 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0710 r    0.0710 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0817
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0075    0.0084    0.0218    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0240 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0087    0.0157    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0091    0.0010    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0037    0.0070    0.0148    0.0556 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0070    0.0003    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0123    0.0112    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0113    0.0006    0.0652 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0299    0.0184    0.0099    0.0751 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0241    0.0066    0.0817 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0817


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0817
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0075    0.0084    0.0218    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0240 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0087    0.0157    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0091    0.0010    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0037    0.0070    0.0148    0.0556 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0070    0.0003    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0123    0.0112    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0113    0.0006    0.0652 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0299    0.0184    0.0099    0.0751 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0241    0.0066    0.0817 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0817


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0817
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0075    0.0084    0.0218    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0240 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0087    0.0157    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0091    0.0010    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0037    0.0070    0.0148    0.0556 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0070    0.0003    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0123    0.0112    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0113    0.0006    0.0652 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0299    0.0184    0.0099    0.0751 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0242    0.0066    0.0817 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0817


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0817
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0075    0.0084    0.0218    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0240 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0087    0.0157    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0091    0.0010    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0037    0.0070    0.0148    0.0556 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0070    0.0003    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0123    0.0112    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0113    0.0006    0.0652 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0299    0.0184    0.0099    0.0751 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPD)     0.0242    0.0065    0.0817 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0817


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0816
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0075    0.0084    0.0218    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0012    0.0240 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0087    0.0157    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0091    0.0010    0.0408 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0037    0.0070    0.0148    0.0556 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0070    0.0003    0.0559 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0123    0.0112    0.0087    0.0646 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0113    0.0006    0.0652 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0299    0.0184    0.0099    0.0751 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0242    0.0064    0.0816 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0816


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0708
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0008 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0058    0.0172    0.0179 f
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0180 f
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0049    0.0121    0.0301 f
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0302 f
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0053    0.0123    0.0424 f
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0426 f
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0127    0.0092    0.0518 r
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0129    0.0010    0.0528 r
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0270    0.0252    0.0152    0.0680 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0276    0.0028    0.0708 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0708


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0709
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0008 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0058    0.0172    0.0179 f
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0180 f
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0049    0.0121    0.0301 f
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0302 f
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0053    0.0123    0.0424 f
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0426 f
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0127    0.0092    0.0518 r
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0129    0.0010    0.0528 r
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0270    0.0252    0.0152    0.0680 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0276    0.0029    0.0709 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0709


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0710
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0197 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0050    0.0127    0.0324 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0325 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0452 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0454 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0104    0.0083    0.0536 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0546 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0244    0.0135    0.0681 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0264    0.0028    0.0710 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0710


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0710
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0197 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0050    0.0127    0.0324 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0325 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0452 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0454 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0104    0.0083    0.0536 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0546 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0244    0.0135    0.0681 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0264    0.0028    0.0710 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0710


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0710
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0196 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0197 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0050    0.0127    0.0324 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0325 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0452 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0454 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0104    0.0083    0.0536 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0010    0.0546 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0244    0.0135    0.0681 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0264    0.0028    0.0710 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0710


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0079        --    0.0646    0.0567    0.0633    0.0026        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0079        --    0.0646    0.0567        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0646 r    0.0646 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0646 r    0.0646 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0646 r    0.0646 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0646 r    0.0646 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0645 r    0.0645 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0567 r    0.0567 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0568 r    0.0568 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0568 r    0.0568 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0568 r    0.0568 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0569 r    0.0569 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0646
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0196 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0125    0.0322 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0038    0.0056    0.0117    0.0444 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0056    0.0002    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0124    0.0092    0.0071    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0092    0.0004    0.0520 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0307    0.0153    0.0088    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0180    0.0038    0.0646 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0646


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0646
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0196 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0125    0.0322 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0038    0.0056    0.0117    0.0444 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0056    0.0002    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0124    0.0092    0.0071    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0092    0.0004    0.0520 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0307    0.0153    0.0088    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0180    0.0038    0.0646 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0646


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0646
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0196 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0125    0.0322 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0038    0.0056    0.0117    0.0444 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0056    0.0002    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0124    0.0092    0.0071    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0092    0.0004    0.0520 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0307    0.0153    0.0088    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPD)     0.0180    0.0038    0.0646 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0646


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0646
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0196 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0125    0.0322 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0038    0.0056    0.0117    0.0444 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0056    0.0002    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0124    0.0092    0.0071    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0092    0.0004    0.0520 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0307    0.0153    0.0088    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0180    0.0038    0.0646 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0646


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0645
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0072    0.0006    0.0196 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0125    0.0322 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0327 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0038    0.0056    0.0117    0.0444 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0056    0.0002    0.0446 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0124    0.0092    0.0071    0.0516 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0092    0.0004    0.0520 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0307    0.0153    0.0088    0.0608 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0181    0.0038    0.0645 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0645


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0567
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0196 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0034    0.0089    0.0172    0.0368 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0089    0.0003    0.0371 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0162    0.0224    0.0184    0.0555 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0227    0.0012    0.0567 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0567


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0568
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0196 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0034    0.0089    0.0172    0.0368 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0089    0.0003    0.0371 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0162    0.0224    0.0184    0.0555 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0226    0.0013    0.0568 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0568


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0568
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0196 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0034    0.0089    0.0172    0.0368 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0089    0.0003    0.0371 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0162    0.0224    0.0184    0.0555 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0226    0.0013    0.0568 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0568


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0568
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0196 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0034    0.0089    0.0172    0.0368 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0089    0.0003    0.0371 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0162    0.0224    0.0184    0.0555 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0227    0.0014    0.0568 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0568


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0569
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0089    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0076    0.0071    0.0184    0.0190 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0072    0.0006    0.0196 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0034    0.0089    0.0172    0.0368 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0089    0.0003    0.0371 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0162    0.0224    0.0184    0.0555 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0226    0.0014    0.0569 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0569


1
