INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/half_adder/half_adder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/half_adder/half_adder.srcs/sim_1/new/halfadder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
