

================================================================
== Vivado HLS Report for 'max_pool_16_16_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.716 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14625|    14625| 0.146 ms | 0.146 ms |  14625|  14625|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    14624|    14624|       914|          -|          -|    16|    no    |
        | + Loop 1.1              |      912|      912|       114|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |      112|      112|        14|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |        4|        4|         2|          -|          -|     2|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    167|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      62|    271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln95_2_fu_278_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln95_fu_230_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln99_2_fu_252_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln99_fu_239_p2    |     +    |      0|  0|  15|           9|           9|
    |c_fu_224_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_156_p2           |     +    |      0|  0|  15|           5|           1|
    |r_fu_272_p2           |     +    |      0|  0|  10|           2|           1|
    |x_fu_180_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_202_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln89_fu_150_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln90_fu_174_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln91_fu_196_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln93_fu_218_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln94_fu_266_p2   |   icmp   |      0|  0|   9|           2|           3|
    |or_ln95_fu_297_p2     |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 167|          64|          57|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_116    |   9|          2|    2|          4|
    |m_0_reg_68     |   9|          2|    5|         10|
    |max_0_reg_103  |   9|          2|    1|          2|
    |max_1_reg_127  |   9|          2|    1|          2|
    |r_0_reg_139    |   9|          2|    2|          4|
    |x_0_reg_80     |   9|          2|    4|          8|
    |y_0_reg_91     |   9|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   20|         46|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln95_reg_355    |  4|   0|    4|          0|
    |ap_CS_fsm           |  7|   0|    7|          0|
    |c_0_reg_116         |  2|   0|    2|          0|
    |c_reg_350           |  2|   0|    2|          0|
    |m_0_reg_68          |  5|   0|    5|          0|
    |m_reg_306           |  5|   0|    5|          0|
    |max_0_reg_103       |  1|   0|    1|          0|
    |max_1_reg_127       |  1|   0|    1|          0|
    |r_0_reg_139         |  2|   0|    2|          0|
    |r_reg_363           |  2|   0|    2|          0|
    |shl_ln95_2_reg_342  |  3|   0|    4|          1|
    |shl_ln95_reg_324    |  3|   0|    4|          1|
    |x_0_reg_80          |  4|   0|    4|          0|
    |x_reg_319           |  4|   0|    4|          0|
    |y_0_reg_91          |  4|   0|    4|          0|
    |y_reg_337           |  4|   0|    4|          0|
    |zext_ln90_reg_311   |  5|   0|    9|          4|
    |zext_ln91_reg_329   |  4|   0|   12|          8|
    +--------------------+---+----+-----+-----------+
    |Total               | 62|   0|   76|         14|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|input_r_address0   | out |   12|  ap_memory |      input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |      input_r     |     array    |
|output_r_address0  | out |   10|  ap_memory |     output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0        | out |    1|  ap_memory |     output_r     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:89]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln89 = icmp eq i5 %m_0, -16" [./layer.h:89]   --->   Operation 10 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:89]   --->   Operation 12 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %.preheader3.preheader" [./layer.h:89]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)" [./layer.h:99]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp to i9" [./layer.h:90]   --->   Operation 15 'zext' 'zext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader3" [./layer.h:90]   --->   Operation 16 'br' <Predicate = (!icmp_ln89)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./layer.h:103]   --->   Operation 17 'ret' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %.preheader3.preheader ], [ %x, %.preheader3.loopexit ]"   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln90 = icmp eq i4 %x_0, -8" [./layer.h:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:90]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %.loopexit.loopexit, label %.preheader2.preheader" [./layer.h:90]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln95 = shl i4 %x_0, 1" [./layer.h:95]   --->   Operation 23 'shl' 'shl_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %x_0 to i12" [./layer.h:91]   --->   Operation 24 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader2" [./layer.h:91]   --->   Operation 25 'br' <Predicate = (!icmp_ln90)> <Delay = 1.76>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ %y, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 27 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln91 = icmp eq i4 %y_0, -8" [./layer.h:91]   --->   Operation 28 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 29 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:91]   --->   Operation 30 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.preheader3.loopexit, label %.preheader1.preheader" [./layer.h:91]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln95_2 = shl i4 %y_0, 1" [./layer.h:95]   --->   Operation 32 'shl' 'shl_ln95_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:93]   --->   Operation 33 'br' <Predicate = (!icmp_ln91)> <Delay = 1.76>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 34 'br' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%max_0 = phi i1 [ false, %.preheader1.preheader ], [ %max_1, %.preheader1.loopexit ]" [./layer.h:95]   --->   Operation 35 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %.preheader1.preheader ], [ %c, %.preheader1.loopexit ]"   --->   Operation 36 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %c_0 to i4" [./layer.h:93]   --->   Operation 37 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln93 = icmp eq i2 %c_0, -2" [./layer.h:93]   --->   Operation 38 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 39 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:93]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %2, label %.preheader.preheader" [./layer.h:93]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln95 = add i4 %shl_ln95, %zext_ln93" [./layer.h:95]   --->   Operation 42 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:94]   --->   Operation 43 'br' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %y_0 to i9" [./layer.h:99]   --->   Operation 44 'zext' 'zext_ln99' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln99 = add i9 %zext_ln99, %zext_ln90" [./layer.h:99]   --->   Operation 45 'add' 'add_ln99' <Predicate = (icmp_ln93)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln99, i3 0)" [./layer.h:99]   --->   Operation 46 'bitconcatenate' 'tmp_15_cast' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.54ns)   --->   "%add_ln99_2 = add i12 %zext_ln91, %tmp_15_cast" [./layer.h:99]   --->   Operation 47 'add' 'add_ln99_2' <Predicate = (icmp_ln93)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i12 %add_ln99_2 to i64" [./layer.h:99]   --->   Operation 48 'zext' 'zext_ln99_2' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1024 x i1]* %output_r, i64 0, i64 %zext_ln99_2" [./layer.h:99]   --->   Operation 49 'getelementptr' 'output_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.25ns)   --->   "store i1 %max_0, i1* %output_addr, align 1" [./layer.h:99]   --->   Operation 50 'store' <Predicate = (icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader2" [./layer.h:91]   --->   Operation 51 'br' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.98>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%max_1 = phi i1 [ %or_ln95, %1 ], [ %max_0, %.preheader.preheader ]" [./layer.h:95]   --->   Operation 52 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ %r, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i2 %r_0 to i4" [./layer.h:94]   --->   Operation 54 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.95ns)   --->   "%icmp_ln94 = icmp eq i2 %r_0, -2" [./layer.h:94]   --->   Operation 55 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 56 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [./layer.h:94]   --->   Operation 57 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader1.loopexit, label %1" [./layer.h:94]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln95_2 = add i4 %shl_ln95_2, %zext_ln94" [./layer.h:95]   --->   Operation 59 'add' 'add_ln95_2' <Predicate = (!icmp_ln94)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %m_0, i4 %add_ln95_2, i4 %add_ln95)" [./layer.h:95]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i13 %tmp_s to i64" [./layer.h:95]   --->   Operation 61 'zext' 'zext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [4096 x i1]* %input_r, i64 0, i64 %zext_ln95" [./layer.h:95]   --->   Operation 62 'getelementptr' 'input_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:95]   --->   Operation 63 'load' 'input_load' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 64 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.23>
ST_7 : Operation 65 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:95]   --->   Operation 65 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_7 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln95 = or i1 %input_load, %max_1" [./layer.h:95]   --->   Operation 66 'or' 'or_ln95' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:94]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln89     (br               ) [ 01111111]
m_0         (phi              ) [ 00101111]
icmp_ln89   (icmp             ) [ 00111111]
empty       (speclooptripcount) [ 00000000]
m           (add              ) [ 01111111]
br_ln89     (br               ) [ 00000000]
tmp         (bitconcatenate   ) [ 00000000]
zext_ln90   (zext             ) [ 00011111]
br_ln90     (br               ) [ 00111111]
ret_ln103   (ret              ) [ 00000000]
x_0         (phi              ) [ 00010000]
icmp_ln90   (icmp             ) [ 00111111]
empty_10    (speclooptripcount) [ 00000000]
x           (add              ) [ 00111111]
br_ln90     (br               ) [ 00000000]
shl_ln95    (shl              ) [ 00001111]
zext_ln91   (zext             ) [ 00001111]
br_ln91     (br               ) [ 00111111]
br_ln0      (br               ) [ 01111111]
y_0         (phi              ) [ 00001111]
icmp_ln91   (icmp             ) [ 00111111]
empty_11    (speclooptripcount) [ 00000000]
y           (add              ) [ 00111111]
br_ln91     (br               ) [ 00000000]
shl_ln95_2  (shl              ) [ 00000111]
br_ln93     (br               ) [ 00111111]
br_ln0      (br               ) [ 00111111]
max_0       (phi              ) [ 00000111]
c_0         (phi              ) [ 00000100]
zext_ln93   (zext             ) [ 00000000]
icmp_ln93   (icmp             ) [ 00111111]
empty_12    (speclooptripcount) [ 00000000]
c           (add              ) [ 00111111]
br_ln93     (br               ) [ 00000000]
add_ln95    (add              ) [ 00000011]
br_ln94     (br               ) [ 00111111]
zext_ln99   (zext             ) [ 00000000]
add_ln99    (add              ) [ 00000000]
tmp_15_cast (bitconcatenate   ) [ 00000000]
add_ln99_2  (add              ) [ 00000000]
zext_ln99_2 (zext             ) [ 00000000]
output_addr (getelementptr    ) [ 00000000]
store_ln99  (store            ) [ 00000000]
br_ln91     (br               ) [ 00111111]
max_1       (phi              ) [ 00111111]
r_0         (phi              ) [ 00000010]
zext_ln94   (zext             ) [ 00000000]
icmp_ln94   (icmp             ) [ 00111111]
empty_13    (speclooptripcount) [ 00000000]
r           (add              ) [ 00111111]
br_ln94     (br               ) [ 00000000]
add_ln95_2  (add              ) [ 00000000]
tmp_s       (bitconcatenate   ) [ 00000000]
zext_ln95   (zext             ) [ 00000000]
input_addr  (getelementptr    ) [ 00000001]
br_ln0      (br               ) [ 00111111]
input_load  (load             ) [ 00000000]
or_ln95     (or               ) [ 00111111]
br_ln94     (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="output_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="12" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="49" class="1004" name="store_ln99_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="input_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="13" slack="0"/>
<pin id="59" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="68" class="1005" name="m_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="1"/>
<pin id="70" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="m_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="x_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="1"/>
<pin id="82" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="y_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="1"/>
<pin id="93" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="y_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="max_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="max_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="116" class="1005" name="c_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/5 "/>
</bind>
</comp>

<comp id="127" class="1005" name="max_1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="max_1_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="139" class="1005" name="r_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="1"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="r_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln89_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="m_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln90_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln90_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln95_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln91_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln91_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="y_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln95_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_2/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln93_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln93_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="c_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln95_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="2"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln99_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln99_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="3"/>
<pin id="242" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_15_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln99_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="2"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_2/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln99_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_2/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln94_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln94_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="r_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln95_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="2"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_2/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="4"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="0" index="3" bw="4" slack="1"/>
<pin id="288" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln95_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln95_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="m_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln90_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="3"/>
<pin id="313" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln90 "/>
</bind>
</comp>

<comp id="319" class="1005" name="x_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="324" class="1005" name="shl_ln95_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="2"/>
<pin id="326" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln95 "/>
</bind>
</comp>

<comp id="329" class="1005" name="zext_ln91_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="2"/>
<pin id="331" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="337" class="1005" name="y_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="342" class="1005" name="shl_ln95_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="2"/>
<pin id="344" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln95_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="c_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="355" class="1005" name="add_ln95_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="363" class="1005" name="r_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="368" class="1005" name="input_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="1"/>
<pin id="370" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="or_ln95_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln95 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="72" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="49" pin=1"/></net>

<net id="115"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="127" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="137"><net_src comp="103" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="72" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="72" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="72" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="84" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="84" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="84" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="84" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="95" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="95" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="95" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="120" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="120" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="120" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="214" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="91" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="265"><net_src comp="143" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="143" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="143" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="262" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="68" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="283" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="301"><net_src comp="62" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="127" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="156" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="314"><net_src comp="170" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="322"><net_src comp="180" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="327"><net_src comp="186" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="332"><net_src comp="192" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="340"><net_src comp="202" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="345"><net_src comp="208" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="353"><net_src comp="224" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="358"><net_src comp="230" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="283" pin=3"/></net>

<net id="366"><net_src comp="272" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="371"><net_src comp="55" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="376"><net_src comp="297" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: max_pool<16, 16> : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln89 : 1
		m : 1
		br_ln89 : 2
		tmp : 1
		zext_ln90 : 2
	State 3
		icmp_ln90 : 1
		x : 1
		br_ln90 : 2
		shl_ln95 : 1
		zext_ln91 : 1
	State 4
		icmp_ln91 : 1
		y : 1
		br_ln91 : 2
		shl_ln95_2 : 1
	State 5
		zext_ln93 : 1
		icmp_ln93 : 1
		c : 1
		br_ln93 : 2
		add_ln95 : 2
		add_ln99 : 1
		tmp_15_cast : 2
		add_ln99_2 : 3
		zext_ln99_2 : 4
		output_addr : 5
		store_ln99 : 6
	State 6
		zext_ln94 : 1
		icmp_ln94 : 1
		r : 1
		br_ln94 : 2
		add_ln95_2 : 2
		tmp_s : 3
		zext_ln95 : 4
		input_addr : 5
		input_load : 6
	State 7
		or_ln95 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      m_fu_156      |    0    |    15   |
|          |      x_fu_180      |    0    |    13   |
|          |      y_fu_202      |    0    |    13   |
|          |      c_fu_224      |    0    |    10   |
|    add   |   add_ln95_fu_230  |    0    |    13   |
|          |   add_ln99_fu_239  |    0    |    15   |
|          |  add_ln99_2_fu_252 |    0    |    12   |
|          |      r_fu_272      |    0    |    10   |
|          |  add_ln95_2_fu_278 |    0    |    13   |
|----------|--------------------|---------|---------|
|          |  icmp_ln89_fu_150  |    0    |    11   |
|          |  icmp_ln90_fu_174  |    0    |    9    |
|   icmp   |  icmp_ln91_fu_196  |    0    |    9    |
|          |  icmp_ln93_fu_218  |    0    |    8    |
|          |  icmp_ln94_fu_266  |    0    |    8    |
|----------|--------------------|---------|---------|
|    or    |   or_ln95_fu_297   |    0    |    2    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_162     |    0    |    0    |
|bitconcatenate| tmp_15_cast_fu_244 |    0    |    0    |
|          |    tmp_s_fu_283    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln90_fu_170  |    0    |    0    |
|          |  zext_ln91_fu_192  |    0    |    0    |
|          |  zext_ln93_fu_214  |    0    |    0    |
|   zext   |  zext_ln99_fu_235  |    0    |    0    |
|          | zext_ln99_2_fu_257 |    0    |    0    |
|          |  zext_ln94_fu_262  |    0    |    0    |
|          |  zext_ln95_fu_292  |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln95_fu_186  |    0    |    0    |
|          |  shl_ln95_2_fu_208 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   161   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln95_reg_355 |    4   |
|    c_0_reg_116   |    2   |
|     c_reg_350    |    2   |
|input_addr_reg_368|   12   |
|    m_0_reg_68    |    5   |
|     m_reg_306    |    5   |
|   max_0_reg_103  |    1   |
|   max_1_reg_127  |    1   |
|  or_ln95_reg_373 |    1   |
|    r_0_reg_139   |    2   |
|     r_reg_363    |    2   |
|shl_ln95_2_reg_342|    4   |
| shl_ln95_reg_324 |    4   |
|    x_0_reg_80    |    4   |
|     x_reg_319    |    4   |
|    y_0_reg_91    |    4   |
|     y_reg_337    |    4   |
| zext_ln90_reg_311|    9   |
| zext_ln91_reg_329|   12   |
+------------------+--------+
|       Total      |   82   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |  12  |   24   ||    9    |
|    m_0_reg_68    |  p0  |   2  |   5  |   10   ||    9    |
|    y_0_reg_91    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_103  |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   82   |   197  |
+-----------+--------+--------+--------+
