Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May  5 17:09:12 2021
| Host         : DESKTOP-EQ2MGIA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   174 |
|    Minimum number of control sets                        |   174 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   174 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    65 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    80 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1994 |          598 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1951 |          512 |
| Yes          | No                    | No                     |             437 |          114 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             791 |          305 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_arready0                                                                                              | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_awready0                                                                                              | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/BTI0/inst/AXI_BTI_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/BTI1/inst/AXI_BTI_2_v1_0_S00_AXI_inst/p_0_in                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/axi_arready0                                                                                                 | design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/BTI0/inst/AXI_BTI_v1_0_S00_AXI_inst/axi_arready0                                                                                                    | design_1_i/BTI0/inst/AXI_BTI_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/BTI1/inst/AXI_BTI_2_v1_0_S00_AXI_inst/axi_arready0                                                                                                  | design_1_i/BTI1/inst/AXI_BTI_2_v1_0_S00_AXI_inst/p_0_in                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                 | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                     | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                       | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                      | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]       |                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                     |                                                                                                                                                       |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                  | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |               11 |             25 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/BTI0/inst/AXI_BTI_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                 | design_1_i/BTI0/inst/AXI_BTI_v1_0_S00_AXI_inst/p_0_in                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/BTI1/inst/AXI_BTI_2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                               | design_1_i/BTI1/inst/AXI_BTI_2_v1_0_S00_AXI_inst/p_0_in                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/RO0/inst/AXI_counter_v1_0_S00_AXI_inst/p_0_in                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                           | design_1_i/heater/inst/axi_awready_i_1_n_0                                                                                                            |               32 |             32 |         1.00 |
|  design_1_i/BTI0/inst/RO[9].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[10].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[8].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[9].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[13].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[11].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[12].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[14].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[17].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[15].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[16].nolabel_line95/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[6].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[5].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[8].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[9].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/RO0/inst/RO[7].nolabel_line95/LUT6_2_inst/O5   |                                                                                                                                                                | design_1_i/RO0/clk_done_BUFG                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[12].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[14].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[13].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[15].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[17].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[1].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[16].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[2].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[6].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[3].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[4].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[5].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[0].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[7].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[8].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[13].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[12].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[11].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[10].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[14].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[17].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[7].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[1].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[15].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[16].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[2].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[4].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[6].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[5].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI1/inst/RO[3].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI1/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[0].nolabel_line97/LUT6_2_inst/O5  |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[10].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/BTI0/inst/RO[11].nolabel_line97/LUT6_2_inst/O5 |                                                                                                                                                                | design_1_i/BTI0/clk_done_BUFG                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |               15 |             35 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                       |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |               37 |            115 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                |                                                                                                                                                       |              106 |            267 |         2.52 |
|  design_1_i/BTI0/clk_done_BUFG                             |                                                                                                                                                                |                                                                                                                                                       |              164 |            576 |         3.51 |
|  design_1_i/RO0/clk_done_BUFG                              |                                                                                                                                                                |                                                                                                                                                       |              165 |            576 |         3.49 |
|  design_1_i/BTI1/clk_done_BUFG                             |                                                                                                                                                                |                                                                                                                                                       |              164 |            576 |         3.51 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


