I designed a RISC based 8 bit pipelined processor with a custom ISA.
It has 5 stages: Fetch, Decode, Execute, Memory, Write Back.
It can detech branch hazard and has control unit which directs the flow of the data through the pipeline. 

<img width="1027" height="562" alt="image" src="https://github.com/user-attachments/assets/cad03271-bb21-4415-92ee-6485be2534e9" />
<img width="999" height="506" alt="image" src="https://github.com/user-attachments/assets/fdc9981a-de9b-48d5-b84d-b0348d9b1002" />

