

Microchip Technology PIC18 Macro Assembler V1.21 build 54009 
                                                                                                           Wed Oct 30 21:00:50 2013


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.21
     3                           	; Copyright (C) 1984-2013 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --output=mcof -G --chip=18F4550 -ODebug.cof main.p1
    11                           	;
    12                           
    13                           
    14                           	processor	18F4550
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     	pic18cxx	equ	1
    20                           
    21                           	psect	config,class=CONFIG,delta=1,noexec
    22                           	psect	idloc,class=IDLOC,delta=1,noexec
    23                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    24                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    25                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    26                           	psect	rbss,class=COMRAM,space=1,noexec
    27                           	psect	bss,class=RAM,space=1,noexec
    28                           	psect	rdata,class=COMRAM,space=1,noexec
    29                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    30                           	psect	bss,class=RAM,space=1,noexec
    31                           	psect	data,class=RAM,space=1,noexec
    32                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    33                           	psect	nvrram,class=COMRAM,space=1,noexec
    34                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    35                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    37                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    38                           	psect	bigbss,class=BIGRAM,space=1,noexec
    39                           	psect	bigdata,class=BIGRAM,space=1,noexec
    40                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    41                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    45                           
    46                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    47                           	psect	powerup,class=CODE,delta=1,reloc=2
    48                           	psect	intcode,class=CODE,delta=1,reloc=2
    49                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    50                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    51                           	psect	intret,class=CODE,delta=1,reloc=2
    52                           	psect	intentry,class=CODE,delta=1,reloc=2
    53                           
    54                           	psect	intsave_regs,class=BIGRAM,space=1
    55                           	psect	init,class=CODE,delta=1,reloc=2
    56                           	psect	text,class=CODE,delta=1,reloc=2
    57                           GLOBAL	intlevel0,intlevel1,intlevel2
    58  000000                     intlevel0:
    59  000000                     intlevel1:
    60  000000                     intlevel2:
    61                           GLOBAL	intlevel3
    62  000000                     intlevel3:
    63                           	psect	end_init,class=CODE,delta=1,reloc=2
    64                           	psect	clrtext,class=CODE,delta=1,reloc=2
    65                           
    66                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    67                           	psect	smallconst
    68                           	GLOBAL	__smallconst
    69  000000                     __smallconst:
    70                           	psect	mediumconst
    71                           	GLOBAL	__mediumconst
    72  000000                     __mediumconst:
    73  0000                     wreg	EQU	0FE8h
    74  0000                     fsr0l	EQU	0FE9h
    75  0000                     fsr0h	EQU	0FEAh
    76  0000                     fsr1l	EQU	0FE1h
    77  0000                     fsr1h	EQU	0FE2h
    78  0000                     fsr2l	EQU	0FD9h
    79  0000                     fsr2h	EQU	0FDAh
    80  0000                     postinc0	EQU	0FEEh
    81  0000                     postdec0	EQU	0FEDh
    82  0000                     postinc1	EQU	0FE6h
    83  0000                     postdec1	EQU	0FE5h
    84  0000                     postinc2	EQU	0FDEh
    85  0000                     postdec2	EQU	0FDDh
    86  0000                     tblptrl	EQU	0FF6h
    87  0000                     tblptrh	EQU	0FF7h
    88  0000                     tblptru	EQU	0FF8h
    89  0000                     tablat		EQU	0FF5h
    90                           
    91                           	PSECT	ramtop,class=RAM,noexec
    92                           	GLOBAL	__S1			; top of RAM usage
    93                           	GLOBAL	__ramtop
    94                           	GLOBAL	__LRAM,__HRAM
    95  000800                     __ramtop:
    96                           
    97                           	psect	reset_vec
    98  000000                     reset_vec:
    99                           	; No powerup routine
   100                           	global start
   101                           
   102                           ; jump to start
   103  000000  EF0A  F000         	goto start
   104                           	GLOBAL __accesstop
   105  0000                     __accesstop EQU 96
   106                           
   107                           
   108                           	psect	init
   109  000014                     start:
   110                           	psect	end_init
   111                           	global start_initialization
   112  000014  EF99  F000         	goto start_initialization	;jump to C runtime clear & initialization
   113                           
   114                           ; Config register CONFIG1L @ 0x300000
   115                           ;	System Clock Postscaler Selection bits
   116                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   117                           ;	PLL Prescaler Selection bits
   118                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   119                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   120                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   121                           
   122                           	psect	config,class=CONFIG,delta=1,noexec
   123  300000                     		org 0x0
   124  300000  21                 		db 0x21
   125                           
   126                           ; Config register CONFIG1H @ 0x300001
   127                           ;	Internal/External Oscillator Switchover bit
   128                           ;	IESO = OFF, Oscillator Switchover mode disabled
   129                           ;	Oscillator Selection bits
   130                           ;	FOSC = HS, HS oscillator (HS)
   131                           ;	Fail-Safe Clock Monitor Enable bit
   132                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   133                           
   134                           	psect	config,class=CONFIG,delta=1,noexec
   135  300001                     		org 0x1
   136  300001  0C                 		db 0xC
   137                           
   138                           ; Config register CONFIG2L @ 0x300002
   139                           ;	USB Voltage Regulator Enable bit
   140                           ;	VREGEN = ON, USB voltage regulator enabled
   141                           ;	Brown-out Reset Enable bits
   142                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   143                           ;	Brown-out Reset Voltage bits
   144                           ;	BORV = 3, Minimum setting
   145                           ;	Power-up Timer Enable bit
   146                           ;	PWRT = OFF, PWRT disabled
   147                           
   148                           	psect	config,class=CONFIG,delta=1,noexec
   149  300002                     		org 0x2
   150  300002  3F                 		db 0x3F
   151                           
   152                           ; Config register CONFIG2H @ 0x300003
   153                           ;	Watchdog Timer Postscale Select bits
   154                           ;	WDTPS = 32768, 1:32768
   155                           ;	Watchdog Timer Enable bit
   156                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   157                           
   158                           	psect	config,class=CONFIG,delta=1,noexec
   159  300003                     		org 0x3
   160  300003  1E                 		db 0x1E
   161                           
   162                           ; Padding undefined space
   163                           	psect	config,class=CONFIG,delta=1,noexec
   164  300004                     		org 0x4
   165  300004  FF                 		db 0xFF
   166                           
   167                           ; Config register CONFIG3H @ 0x300005
   168                           ;	CCP2 MUX bit
   169                           ;	CCP2MX = 0x1, unprogrammed default
   170                           ;	PORTB A/D Enable bit
   171                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   172                           ;	Low-Power Timer 1 Oscillator Enable bit
   173                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   174                           ;	MCLR Pin Enable bit
   175                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   176                           
   177                           	psect	config,class=CONFIG,delta=1,noexec
   178  300005                     		org 0x5
   179  300005  81                 		db 0x81
   180                           
   181                           ; Config register CONFIG4L @ 0x300006
   182                           ;	Background Debugger Enable bit
   183                           ;	DEBUG = 0x1, unprogrammed default
   184                           ;	Stack Full/Underflow Reset Enable bit
   185                           ;	STVREN = ON, Stack full/underflow will cause Reset
   186                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   187                           ;	ICPRT = 0x0, unprogrammed default
   188                           ;	Extended Instruction Set Enable bit
   189                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   190                           ;	Single-Supply ICSP Enable bit
   191                           ;	LVP = OFF, Single-Supply ICSP disabled
   192                           
   193                           	psect	config,class=CONFIG,delta=1,noexec
   194  300006                     		org 0x6
   195  300006  81                 		db 0x81
   196                           
   197                           ; Padding undefined space
   198                           	psect	config,class=CONFIG,delta=1,noexec
   199  300007                     		org 0x7
   200  300007  FF                 		db 0xFF
   201                           
   202                           ; Config register CONFIG5L @ 0x300008
   203                           ;	Code Protection bit
   204                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   205                           ;	Code Protection bit
   206                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   207                           ;	Code Protection bit
   208                           ;	CP2 = 0x1, unprogrammed default
   209                           ;	Code Protection bit
   210                           ;	CP3 = 0x1, unprogrammed default
   211                           
   212                           	psect	config,class=CONFIG,delta=1,noexec
   213  300008                     		org 0x8
   214  300008  0F                 		db 0xF
   215                           
   216                           ; Config register CONFIG5H @ 0x300009
   217                           ;	Data EEPROM Code Protection bit
   218                           ;	CPD = 0x1, unprogrammed default
   219                           ;	Boot Block Code Protection bit
   220                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   221                           
   222                           	psect	config,class=CONFIG,delta=1,noexec
   223  300009                     		org 0x9
   224  300009  C0                 		db 0xC0
   225                           
   226                           ; Config register CONFIG6L @ 0x30000A
   227                           ;	Write Protection bit
   228                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   229                           ;	Write Protection bit
   230                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   231                           ;	Write Protection bit
   232                           ;	WRT2 = 0x1, unprogrammed default
   233                           ;	Write Protection bit
   234                           ;	WRT3 = 0x1, unprogrammed default
   235                           
   236                           	psect	config,class=CONFIG,delta=1,noexec
   237  30000A                     		org 0xA
   238  30000A  0F                 		db 0xF
   239                           
   240                           ; Config register CONFIG6H @ 0x30000B
   241                           ;	Boot Block Write Protection bit
   242                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   243                           ;	Configuration Register Write Protection bit
   244                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   245                           ;	Data EEPROM Write Protection bit
   246                           ;	WRTD = 0x1, unprogrammed default
   247                           
   248                           	psect	config,class=CONFIG,delta=1,noexec
   249  30000B                     		org 0xB
   250  30000B  E0                 		db 0xE0
   251                           
   252                           ; Config register CONFIG7L @ 0x30000C
   253                           ;	Table Read Protection bit
   254                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks
   255                           ;	Table Read Protection bit
   256                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks
   257                           ;	Table Read Protection bit
   258                           ;	EBTR2 = 0x1, unprogrammed default
   259                           ;	Table Read Protection bit
   260                           ;	EBTR3 = 0x1, unprogrammed default
   261                           
   262                           	psect	config,class=CONFIG,delta=1,noexec
   263  30000C                     		org 0xC
   264  30000C  0F                 		db 0xF
   265                           
   266                           ; Config register CONFIG7H @ 0x30000D
   267                           ;	Boot Block Table Read Protection bit
   268                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in other block
                                 s
   269                           
   270                           	psect	config,class=CONFIG,delta=1,noexec
   271  30000D                     		org 0xD
   272  30000D  40                 		db 0x40


Microchip Technology PIC18 Macro Assembler V1.21 build 54009 
Symbol Table                                                                                               Wed Oct 30 21:00:50 2013

                __S1 0015                 _main 00F4                 start 0014                __HRAM 0000  
              __LRAM 0001         __mediumconst 0000           __accesstop 000060              __ramtop 0800  
start_initialization 0132          __smallconst 0000             intlevel0 0000             intlevel1 0000  
           intlevel2 0000             intlevel3 0000             reset_vec 0000  
