****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Fri May 31 15:10:10 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           5.930e-04 3.512e-06 8.806e-03 9.402e-03 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 3.512e-06   ( 0.04%)
  Cell Internal Power  = 5.930e-04   ( 6.31%)
  Cell Leakage Power   = 8.806e-03   (93.66%)
                         ---------
Total Power            = 9.402e-03  (100.00%)

1
