

================================================================
== Vivado HLS Report for 'theta'
================================================================
* Date:           Thu May 14 18:41:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.808 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80| 0.800 us | 0.800 us |   80|   80|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- theta_label16    |       15|       15|         4|          3|          1|     5|    yes   |
        |- Loop 2           |       10|       10|         2|          -|          -|     5|    no    |
        |- L_theta_label17  |       50|       50|         3|          2|          1|    25|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     681|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     256|      10|    0|
|Multiplexer      |        -|      -|       -|     227|    -|
|Register         |        -|      -|     387|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     643|     918|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |C_U    |theta_C  |        0|  128|   5|    0|     5|   64|     1|          320|
    |D_U    |theta_D  |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |         |        0|  256|  10|    0|    10|  128|     2|          640|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln339_1_fu_278_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln339_2_fu_288_p2     |     +    |      0|  0|  15|           5|           4|
    |add_ln339_3_fu_298_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln339_fu_267_p2       |     +    |      0|  0|  13|           4|           3|
    |add_ln342_1_fu_370_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln342_2_fu_382_p2     |     +    |      0|  0|  12|           2|           3|
    |add_ln343_fu_443_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln345_1_fu_532_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln345_2_fu_487_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln345_3_fu_508_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln345_fu_542_p2       |     +    |      0|  0|  15|           5|           5|
    |x_3_fu_248_p2             |     +    |      0|  0|  12|           3|           1|
    |x_5_fu_449_p2             |     +    |      0|  0|  12|           3|           1|
    |x_fu_339_p2               |     +    |      0|  0|  12|           3|           1|
    |y_fu_553_p2               |     +    |      0|  0|  12|           3|           1|
    |icmp_ln336_fu_242_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln341_fu_333_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln342_1_fu_376_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln342_fu_345_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln343_fu_437_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln344_fu_455_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln345_1_fu_503_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln345_fu_482_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln342_1_fu_392_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln342_fu_357_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln345_1_fu_469_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln345_2_fu_492_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln345_3_fu_513_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln345_fu_461_p3    |  select  |      0|  0|   3|           1|           1|
    |A_d1                      |    xor   |      0|  0|  64|          64|          64|
    |C_d0                      |    xor   |      0|  0|  64|          64|          64|
    |D_d0                      |    xor   |      0|  0|  64|          64|          64|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln339_1_fu_312_p2     |    xor   |      0|  0|  64|          64|          64|
    |xor_ln339_2_fu_317_p2     |    xor   |      0|  0|  64|          64|          64|
    |xor_ln339_fu_308_p2       |    xor   |      0|  0|  64|          64|          64|
    |xor_ln342_1_fu_351_p2     |    xor   |      0|  0|   4|           3|           4|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 681|         477|         475|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |A_address0                               |  27|          5|    5|         25|
    |A_address1                               |  21|          4|    5|         20|
    |C_address0                               |  15|          3|    3|          9|
    |D_address0                               |  15|          3|    3|          9|
    |ap_NS_fsm                                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_213_p4  |   9|          2|    5|         10|
    |ap_phi_mux_x_0_phi_fu_190_p4             |   9|          2|    3|          6|
    |ap_phi_mux_x_2_phi_fu_224_p4             |   9|          2|    3|          6|
    |ap_phi_mux_y_1_phi_fu_235_p4             |   9|          2|    3|          6|
    |indvar_flatten_reg_209                   |   9|          2|    5|         10|
    |x_0_reg_186                              |   9|          2|    3|          6|
    |x_1_reg_197                              |   9|          2|    3|          6|
    |x_2_reg_220                              |   9|          2|    3|          6|
    |y_1_reg_231                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 227|         48|   50|        140|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_5_reg_688         |   5|   0|    5|          0|
    |A_load_2_reg_619         |  64|   0|   64|          0|
    |A_load_3_reg_624         |  64|   0|   64|          0|
    |A_load_5_reg_604         |  64|   0|   64|          0|
    |A_load_reg_599           |  64|   0|   64|          0|
    |D_load_reg_683           |  64|   0|   64|          0|
    |add_ln343_reg_657        |   5|   0|    5|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |icmp_ln336_reg_564       |   1|   0|    1|          0|
    |icmp_ln343_reg_653       |   1|   0|    1|          0|
    |indvar_flatten_reg_209   |   5|   0|    5|          0|
    |select_ln345_1_reg_670   |   3|   0|    3|          0|
    |select_ln345_reg_662     |   3|   0|    3|          0|
    |x_0_reg_186              |   3|   0|    3|          0|
    |x_1_reg_197              |   3|   0|    3|          0|
    |x_2_reg_220              |   3|   0|    3|          0|
    |x_3_reg_568              |   3|   0|    3|          0|
    |x_reg_638                |   3|   0|    3|          0|
    |y_1_reg_231              |   3|   0|    3|          0|
    |y_reg_694                |   3|   0|    3|          0|
    |zext_ln337_reg_573       |   3|   0|   64|         61|
    |zext_ln339_5_reg_584     |   3|   0|    4|          1|
    |zext_ln339_reg_578       |   3|   0|    5|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 387|   0|  451|         64|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     theta    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     theta    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     theta    | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   64|  ap_memory |       A      |     array    |
|A_address1  | out |    5|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   64|  ap_memory |       A      |     array    |
|A_q1        |  in |   64|  ap_memory |       A      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 3, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 13 [1/1] (1.75ns)   --->   "%C = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:334]   --->   Operation 13 'alloca' 'C' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 14 [1/1] (1.75ns)   --->   "%D = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:334]   --->   Operation 14 'alloca' 'D' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "br label %1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.26>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %x_3, %theta_label16 ]"   --->   Operation 16 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%icmp_ln336 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 17 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.34ns)   --->   "%x_3 = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 19 'add' 'x_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln336, label %.preheader2.preheader, label %theta_label16" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i3 %x_0 to i64" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 21 'zext' 'zext_ln337' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i3 %x_0 to i5" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 22 'zext' 'zext_ln339' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln339_5 = zext i3 %x_0 to i4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 23 'zext' 'zext_ln339_5' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln337" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 24 'getelementptr' 'A_addr' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 25 'load' 'A_load' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 26 [1/1] (1.49ns)   --->   "%add_ln339 = add i4 %zext_ln339_5, 5" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 26 'add' 'add_ln339' <Predicate = (!icmp_ln336)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i4 %add_ln339 to i64" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 27 'zext' 'zext_ln339_1' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln339_1" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 28 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%A_load_5 = load i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 29 'load' 'A_load_5' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 30 'load' 'A_load' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 31 [1/2] (2.77ns)   --->   "%A_load_5 = load i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 31 'load' 'A_load_5' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 32 [1/1] (1.49ns)   --->   "%add_ln339_1 = add i4 %zext_ln339_5, -6" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 32 'add' 'add_ln339_1' <Predicate = (!icmp_ln336)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i4 %add_ln339_1 to i64" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 33 'zext' 'zext_ln339_2' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln339_2" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 34 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%A_load_2 = load i64* %A_addr_2, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 35 'load' 'A_load_2' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln339_2 = add i5 %zext_ln339, 15" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 36 'add' 'add_ln339_2' <Predicate = (!icmp_ln336)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i5 %add_ln339_2 to i64" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 37 'zext' 'zext_ln339_3' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln339_3" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 38 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%A_load_3 = load i64* %A_addr_3, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 39 'load' 'A_load_3' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%A_load_2 = load i64* %A_addr_2, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 40 'load' 'A_load_2' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%A_load_3 = load i64* %A_addr_3, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 41 'load' 'A_load_3' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 42 [1/1] (1.54ns)   --->   "%add_ln339_3 = add i5 %zext_ln339, -12" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 42 'add' 'add_ln339_3' <Predicate = (!icmp_ln336)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln339_4 = zext i5 %add_ln339_3 to i64" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 43 'zext' 'zext_ln339_4' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln339_4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 44 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (2.77ns)   --->   "%A_load_4 = load i64* %A_addr_4, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 45 'load' 'A_load_4' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 5.33>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 48 'specpipeline' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%C_addr = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln337" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 49 'getelementptr' 'C_addr' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (2.77ns)   --->   "%A_load_4 = load i64* %A_addr_4, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 50 'load' 'A_load_4' <Predicate = (!icmp_ln336)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln339_3)   --->   "%xor_ln339 = xor i64 %A_load, %A_load_5" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 51 'xor' 'xor_ln339' <Predicate = (!icmp_ln336)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln339_3)   --->   "%xor_ln339_1 = xor i64 %A_load_3, %A_load_4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 52 'xor' 'xor_ln339_1' <Predicate = (!icmp_ln336)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln339_3)   --->   "%xor_ln339_2 = xor i64 %xor_ln339_1, %A_load_2" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 53 'xor' 'xor_ln339_2' <Predicate = (!icmp_ln336)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln339_3 = xor i64 %xor_ln339_2, %xor_ln339" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 54 'xor' 'xor_ln339_3' <Predicate = (!icmp_ln336)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.75ns)   --->   "store i64 %xor_ln339_3, i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 55 'store' <Predicate = (!icmp_ln336)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp)" [sha3/KeccakP-1600-reference.c:340]   --->   Operation 56 'specregionend' 'empty_26' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 57 'br' <Predicate = (!icmp_ln336)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 58 [1/1] (1.35ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 3> <Delay = 5.26>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 59 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i3 %x_1 to i4" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 60 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.00ns)   --->   "%icmp_ln341 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 61 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 62 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.34ns)   --->   "%x = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 63 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln341, label %.preheader.preheader, label %2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.00ns)   --->   "%icmp_ln342 = icmp ult i3 %x, -3" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 65 'icmp' 'icmp_ln342' <Predicate = (!icmp_ln341)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln342)   --->   "%xor_ln342_1 = xor i3 %x_1, -4" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 66 'xor' 'xor_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln342 = select i1 %icmp_ln342, i3 %x, i3 %xor_ln342_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 67 'select' 'select_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i3 %select_ln342 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 68 'zext' 'zext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln342" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 69 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_1, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 70 'load' 'C_load' <Predicate = (!icmp_ln341)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 71 [1/1] (1.49ns)   --->   "%add_ln342_1 = add i4 4, %zext_ln341" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 71 'add' 'add_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.21ns)   --->   "%icmp_ln342_1 = icmp ult i4 %add_ln342_1, 5" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 72 'icmp' 'icmp_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.34ns)   --->   "%add_ln342_2 = add i3 -1, %x_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 73 'add' 'add_ln342_2' <Predicate = (!icmp_ln341)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i3 %add_ln342_2 to i4" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 74 'sext' 'sext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.80ns)   --->   "%select_ln342_1 = select i1 %icmp_ln342_1, i4 %add_ln342_1, i4 %sext_ln342" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 75 'select' 'select_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i4 %select_ln342_1 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 76 'zext' 'zext_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln342_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 77 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (1.75ns)   --->   "%C_load_1 = load i64* %C_addr_2, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 78 'load' 'C_load_1' <Predicate = (!icmp_ln341)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 79 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 79 'br' <Predicate = (icmp_ln341)> <Delay = 1.35>

State 8 <SV = 4> <Delay = 4.31>
ST_8 : Operation 80 [1/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_1, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 80 'load' 'C_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i64 %C_load to i63" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 81 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %C_load, i32 63)" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 82 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln342, i1 %tmp_2)" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 83 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (1.75ns)   --->   "%C_load_1 = load i64* %C_addr_2, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 84 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 85 [1/1] (0.80ns)   --->   "%xor_ln342 = xor i64 %C_load_1, %or_ln" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 85 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln342_2 = zext i3 %x_1 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 86 'zext' 'zext_ln342_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%D_addr = getelementptr inbounds [5 x i64]* %D, i64 0, i64 %zext_ln342_2" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 87 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.75ns)   --->   "store i64 %xor_ln342, i64* %D_addr, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 88 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.89>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ %add_ln343, %theta_label17 ], [ 0, %.preheader.preheader ]" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%x_2 = phi i3 [ %select_ln345_1, %theta_label17 ], [ 0, %.preheader.preheader ]" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 91 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%y_1 = phi i3 [ %y, %theta_label17 ], [ 0, %.preheader.preheader ]"   --->   Operation 92 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.21ns)   --->   "%icmp_ln343 = icmp eq i5 %indvar_flatten, -7" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 93 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln343 = add i5 %indvar_flatten, 1" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 94 'add' 'add_ln343' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln343, label %3, label %theta_label17" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.34ns)   --->   "%x_5 = add i3 %x_2, 1" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 96 'add' 'x_5' <Predicate = (!icmp_ln343)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.00ns)   --->   "%icmp_ln344 = icmp eq i3 %y_1, -3" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 97 'icmp' 'icmp_ln344' <Predicate = (!icmp_ln343)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.79ns)   --->   "%select_ln345 = select i1 %icmp_ln344, i3 0, i3 %y_1" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 98 'select' 'select_ln345' <Predicate = (!icmp_ln343)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.79ns)   --->   "%select_ln345_1 = select i1 %icmp_ln344, i3 %x_5, i3 %x_2" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 99 'select' 'select_ln345_1' <Predicate = (!icmp_ln343)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i3 %select_ln345_1 to i64" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 100 'zext' 'zext_ln345' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr [5 x i64]* %D, i64 0, i64 %zext_ln345" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 101 'getelementptr' 'D_addr_1' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (1.75ns)   --->   "%D_load = load i64* %D_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 102 'load' 'D_load' <Predicate = (!icmp_ln343)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 10 <SV = 5> <Delay = 7.80>
ST_10 : Operation 103 [1/2] (1.75ns)   --->   "%D_load = load i64* %D_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 103 'load' 'D_load' <Predicate = (!icmp_ln343)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 104 [1/1] (1.00ns)   --->   "%icmp_ln345 = icmp ult i3 %select_ln345_1, -3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 104 'icmp' 'icmp_ln345' <Predicate = (!icmp_ln343)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (1.34ns)   --->   "%add_ln345_2 = add i3 %select_ln345_1, 3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 105 'add' 'add_ln345_2' <Predicate = (!icmp_ln343)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln345_1)   --->   "%select_ln345_2 = select i1 %icmp_ln345, i3 %select_ln345_1, i3 %add_ln345_2" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 106 'select' 'select_ln345_2' <Predicate = (!icmp_ln343)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln345_1)   --->   "%zext_ln345_2 = zext i3 %select_ln345_2 to i4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 107 'zext' 'zext_ln345_2' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.00ns)   --->   "%icmp_ln345_1 = icmp ult i3 %select_ln345, -3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 108 'icmp' 'icmp_ln345_1' <Predicate = (!icmp_ln343)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (1.34ns)   --->   "%add_ln345_3 = add i3 %select_ln345, 3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 109 'add' 'add_ln345_3' <Predicate = (!icmp_ln343)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.79ns)   --->   "%select_ln345_3 = select i1 %icmp_ln345_1, i3 %select_ln345, i3 %add_ln345_3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 110 'select' 'select_ln345_3' <Predicate = (!icmp_ln343)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln345_1)   --->   "%zext_ln345_3 = zext i3 %select_ln345_3 to i4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 111 'zext' 'zext_ln345_3' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln345_3, i2 0)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.34ns) (out node of the LUT)   --->   "%add_ln345_1 = add i4 %zext_ln345_2, %zext_ln345_3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 113 'add' 'add_ln345_1' <Predicate = (!icmp_ln343)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln345_4 = zext i4 %add_ln345_1 to i5" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 114 'zext' 'zext_ln345_4' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.54ns)   --->   "%add_ln345 = add i5 %shl_ln, %zext_ln345_4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 115 'add' 'add_ln345' <Predicate = (!icmp_ln343)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i5 %add_ln345 to i64" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 116 'zext' 'zext_ln345_1' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln345_1" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 117 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_10 : Operation 118 [2/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_5, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 118 'load' 'A_load_1' <Predicate = (!icmp_ln343)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 119 [1/1] (1.34ns)   --->   "%y = add i3 %select_ln345, 1" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 119 'add' 'y' <Predicate = (!icmp_ln343)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 6.35>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @L_theta_label17_str)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 121 'speclooptripcount' 'empty_28' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str22) nounwind" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str22)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 123 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_5, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 125 'load' 'A_load_1' <Predicate = (!icmp_ln343)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 126 [1/1] (0.80ns)   --->   "%xor_ln345 = xor i64 %A_load_1, %D_load" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 126 'xor' 'xor_ln345' <Predicate = (!icmp_ln343)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (2.77ns)   --->   "store i64 %xor_ln345, i64* %A_addr_5, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 127 'store' <Predicate = (!icmp_ln343)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str22, i32 %tmp_1)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 128 'specregionend' 'empty_29' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 129 'br' <Predicate = (!icmp_ln343)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:346]   --->   Operation 130 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C                  (alloca           ) [ 0011111110000]
D                  (alloca           ) [ 0011111111110]
br_ln336           (br               ) [ 0111110000000]
x_0                (phi              ) [ 0010000000000]
icmp_ln336         (icmp             ) [ 0011110000000]
empty              (speclooptripcount) [ 0000000000000]
x_3                (add              ) [ 0111110000000]
br_ln336           (br               ) [ 0000000000000]
zext_ln337         (zext             ) [ 0011110000000]
zext_ln339         (zext             ) [ 0001100000000]
zext_ln339_5       (zext             ) [ 0001000000000]
A_addr             (getelementptr    ) [ 0001000000000]
add_ln339          (add              ) [ 0000000000000]
zext_ln339_1       (zext             ) [ 0000000000000]
A_addr_1           (getelementptr    ) [ 0001000000000]
A_load             (load             ) [ 0010110000000]
A_load_5           (load             ) [ 0010110000000]
add_ln339_1        (add              ) [ 0000000000000]
zext_ln339_2       (zext             ) [ 0000000000000]
A_addr_2           (getelementptr    ) [ 0000100000000]
add_ln339_2        (add              ) [ 0000000000000]
zext_ln339_3       (zext             ) [ 0000000000000]
A_addr_3           (getelementptr    ) [ 0000100000000]
A_load_2           (load             ) [ 0010010000000]
A_load_3           (load             ) [ 0010010000000]
add_ln339_3        (add              ) [ 0000000000000]
zext_ln339_4       (zext             ) [ 0000000000000]
A_addr_4           (getelementptr    ) [ 0010010000000]
specloopname_ln336 (specloopname     ) [ 0000000000000]
tmp                (specregionbegin  ) [ 0000000000000]
specpipeline_ln337 (specpipeline     ) [ 0000000000000]
C_addr             (getelementptr    ) [ 0000000000000]
A_load_4           (load             ) [ 0000000000000]
xor_ln339          (xor              ) [ 0000000000000]
xor_ln339_1        (xor              ) [ 0000000000000]
xor_ln339_2        (xor              ) [ 0000000000000]
xor_ln339_3        (xor              ) [ 0000000000000]
store_ln339        (store            ) [ 0000000000000]
empty_26           (specregionend    ) [ 0000000000000]
br_ln336           (br               ) [ 0111110000000]
br_ln341           (br               ) [ 0000001110000]
x_1                (phi              ) [ 0000000110000]
zext_ln341         (zext             ) [ 0000000000000]
icmp_ln341         (icmp             ) [ 0000000111110]
empty_27           (speclooptripcount) [ 0000000000000]
x                  (add              ) [ 0000001110000]
br_ln341           (br               ) [ 0000000000000]
icmp_ln342         (icmp             ) [ 0000000000000]
xor_ln342_1        (xor              ) [ 0000000000000]
select_ln342       (select           ) [ 0000000000000]
zext_ln342         (zext             ) [ 0000000000000]
C_addr_1           (getelementptr    ) [ 0000000010000]
add_ln342_1        (add              ) [ 0000000000000]
icmp_ln342_1       (icmp             ) [ 0000000000000]
add_ln342_2        (add              ) [ 0000000000000]
sext_ln342         (sext             ) [ 0000000000000]
select_ln342_1     (select           ) [ 0000000000000]
zext_ln342_1       (zext             ) [ 0000000000000]
C_addr_2           (getelementptr    ) [ 0000000010000]
br_ln343           (br               ) [ 0000000111110]
C_load             (load             ) [ 0000000000000]
trunc_ln342        (trunc            ) [ 0000000000000]
tmp_2              (bitselect        ) [ 0000000000000]
or_ln              (bitconcatenate   ) [ 0000000000000]
C_load_1           (load             ) [ 0000000000000]
xor_ln342          (xor              ) [ 0000000000000]
zext_ln342_2       (zext             ) [ 0000000000000]
D_addr             (getelementptr    ) [ 0000000000000]
store_ln342        (store            ) [ 0000000000000]
br_ln341           (br               ) [ 0000001110000]
indvar_flatten     (phi              ) [ 0000000001000]
x_2                (phi              ) [ 0000000001000]
y_1                (phi              ) [ 0000000001000]
icmp_ln343         (icmp             ) [ 0000000001110]
add_ln343          (add              ) [ 0000000101110]
br_ln343           (br               ) [ 0000000000000]
x_5                (add              ) [ 0000000000000]
icmp_ln344         (icmp             ) [ 0000000000000]
select_ln345       (select           ) [ 0000000000100]
select_ln345_1     (select           ) [ 0000000101110]
zext_ln345         (zext             ) [ 0000000000000]
D_addr_1           (getelementptr    ) [ 0000000000100]
D_load             (load             ) [ 0000000001010]
icmp_ln345         (icmp             ) [ 0000000000000]
add_ln345_2        (add              ) [ 0000000000000]
select_ln345_2     (select           ) [ 0000000000000]
zext_ln345_2       (zext             ) [ 0000000000000]
icmp_ln345_1       (icmp             ) [ 0000000000000]
add_ln345_3        (add              ) [ 0000000000000]
select_ln345_3     (select           ) [ 0000000000000]
zext_ln345_3       (zext             ) [ 0000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000]
add_ln345_1        (add              ) [ 0000000000000]
zext_ln345_4       (zext             ) [ 0000000000000]
add_ln345          (add              ) [ 0000000000000]
zext_ln345_1       (zext             ) [ 0000000000000]
A_addr_5           (getelementptr    ) [ 0000000001010]
y                  (add              ) [ 0000000101010]
specloopname_ln0   (specloopname     ) [ 0000000000000]
empty_28           (speclooptripcount) [ 0000000000000]
specloopname_ln345 (specloopname     ) [ 0000000000000]
tmp_1              (specregionbegin  ) [ 0000000000000]
specpipeline_ln345 (specpipeline     ) [ 0000000000000]
A_load_1           (load             ) [ 0000000000000]
xor_ln345          (xor              ) [ 0000000000000]
store_ln345        (store            ) [ 0000000000000]
empty_29           (specregionend    ) [ 0000000000000]
br_ln344           (br               ) [ 0000000101110]
ret_ln346          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_theta_label17_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="C_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="D_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="5" slack="0"/>
<pin id="101" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="0"/>
<pin id="103" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/2 A_load_5/2 A_load_2/3 A_load_3/3 A_load_4/4 A_load_1/10 store_ln345/11 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_2_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="A_addr_3_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="A_addr_4_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="C_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="3"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="0"/>
<pin id="157" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln339/5 C_load/7 C_load_1/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="C_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="C_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="D_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln342/8 D_load/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="D_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_1/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_addr_5_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/10 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="x_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="x_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="220" class="1005" name="x_2_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_2_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/9 "/>
</bind>
</comp>

<comp id="231" class="1005" name="y_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="y_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln336_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln337_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln337/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln339_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln339_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_5/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln339_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln339_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln339_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln339_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_2/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln339_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_2/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln339_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_3/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln339_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="2"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_3/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln339_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_4/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln339_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="2"/>
<pin id="310" dir="0" index="1" bw="64" slack="2"/>
<pin id="311" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln339_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339_1/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln339_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="1"/>
<pin id="320" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339_2/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln339_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339_3/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln341_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln341_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="x_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln342_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln342/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln342_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342_1/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln342_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln342_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln342_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln342_1/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln342_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln342_1/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln342_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="3" slack="0"/>
<pin id="385" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln342_2/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln342_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln342/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln342_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342_1/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln342_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342_1/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln342_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="0" index="1" bw="63" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln342_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln342_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342_2/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln343_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln343_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln343/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="x_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln344_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln344/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln345_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="3" slack="0"/>
<pin id="464" dir="0" index="2" bw="3" slack="0"/>
<pin id="465" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln345/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln345_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="0" index="2" bw="3" slack="0"/>
<pin id="473" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln345_1/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln345_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln345_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="1"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln345/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln345_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="1"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345_2/10 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln345_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="1"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln345_2/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln345_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_2/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln345_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="1"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln345_1/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln345_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345_3/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln345_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="1"/>
<pin id="516" dir="0" index="2" bw="3" slack="0"/>
<pin id="517" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln345_3/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln345_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_3/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="shl_ln_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln345_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345_1/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln345_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_4/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln345_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln345_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_1/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="y_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="1"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln345_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="1"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln345/11 "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln336_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln336 "/>
</bind>
</comp>

<comp id="568" class="1005" name="x_3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="zext_ln337_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="3"/>
<pin id="575" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln337 "/>
</bind>
</comp>

<comp id="578" class="1005" name="zext_ln339_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln339 "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln339_5_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln339_5 "/>
</bind>
</comp>

<comp id="589" class="1005" name="A_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="1"/>
<pin id="591" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="A_addr_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="1"/>
<pin id="596" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="A_load_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="2"/>
<pin id="601" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="604" class="1005" name="A_load_5_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="2"/>
<pin id="606" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_load_5 "/>
</bind>
</comp>

<comp id="609" class="1005" name="A_addr_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="A_addr_3_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="1"/>
<pin id="616" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="619" class="1005" name="A_load_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="A_load_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="A_addr_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="1"/>
<pin id="631" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln341_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln341 "/>
</bind>
</comp>

<comp id="638" class="1005" name="x_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="643" class="1005" name="C_addr_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="1"/>
<pin id="645" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="C_addr_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="1"/>
<pin id="650" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln343_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln343 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln343_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln343 "/>
</bind>
</comp>

<comp id="662" class="1005" name="select_ln345_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln345 "/>
</bind>
</comp>

<comp id="670" class="1005" name="select_ln345_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln345_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="D_addr_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="D_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="1"/>
<pin id="685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="D_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="A_addr_5_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="y_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="1"/>
<pin id="696" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="190" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="190" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="190" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="262"><net_src comp="190" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="190" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="316"><net_src comp="87" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="308" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="332"><net_src comp="201" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="201" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="201" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="201" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="345" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="339" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="329" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="16" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="201" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="376" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="370" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="408"><net_src comp="135" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="135" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="405" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="409" pin="3"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="135" pin="7"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="417" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="425" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="435"><net_src comp="197" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="441"><net_src comp="213" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="213" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="224" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="12" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="235" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="6" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="4" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="235" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="455" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="449" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="224" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="486"><net_src comp="6" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="482" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="6" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="503" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="513" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="62" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="513" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="64" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="499" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="520" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="524" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="87" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="558" pin="2"/><net_sink comp="87" pin=4"/></net>

<net id="567"><net_src comp="242" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="248" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="576"><net_src comp="254" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="581"><net_src comp="259" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="587"><net_src comp="263" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="592"><net_src comp="80" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="597"><net_src comp="93" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="602"><net_src comp="87" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="607"><net_src comp="87" pin="7"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="612"><net_src comp="105" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="617"><net_src comp="113" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="622"><net_src comp="87" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="627"><net_src comp="87" pin="7"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="632"><net_src comp="121" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="637"><net_src comp="333" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="339" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="646"><net_src comp="141" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="651"><net_src comp="148" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="656"><net_src comp="437" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="443" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="665"><net_src comp="461" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="673"><net_src comp="469" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="681"><net_src comp="171" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="686"><net_src comp="165" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="691"><net_src comp="178" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="697"><net_src comp="553" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {11 }
 - Input state : 
	Port: theta : A | {2 3 4 5 10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln336 : 1
		x_3 : 1
		br_ln336 : 2
		zext_ln337 : 1
		zext_ln339 : 1
		zext_ln339_5 : 1
		A_addr : 2
		A_load : 3
		add_ln339 : 2
		zext_ln339_1 : 3
		A_addr_1 : 4
		A_load_5 : 5
	State 3
		zext_ln339_2 : 1
		A_addr_2 : 2
		A_load_2 : 3
		zext_ln339_3 : 1
		A_addr_3 : 2
		A_load_3 : 3
	State 4
		zext_ln339_4 : 1
		A_addr_4 : 2
		A_load_4 : 3
	State 5
		xor_ln339_1 : 1
		xor_ln339_2 : 1
		xor_ln339_3 : 1
		store_ln339 : 1
		empty_26 : 1
	State 6
	State 7
		zext_ln341 : 1
		icmp_ln341 : 1
		x : 1
		br_ln341 : 2
		icmp_ln342 : 2
		xor_ln342_1 : 1
		select_ln342 : 3
		zext_ln342 : 4
		C_addr_1 : 5
		C_load : 6
		add_ln342_1 : 2
		icmp_ln342_1 : 3
		add_ln342_2 : 1
		sext_ln342 : 2
		select_ln342_1 : 4
		zext_ln342_1 : 5
		C_addr_2 : 6
		C_load_1 : 7
	State 8
		trunc_ln342 : 1
		tmp_2 : 1
		or_ln : 2
		xor_ln342 : 3
		D_addr : 1
		store_ln342 : 3
	State 9
		icmp_ln343 : 1
		add_ln343 : 1
		br_ln343 : 2
		x_5 : 1
		icmp_ln344 : 1
		select_ln345 : 2
		select_ln345_1 : 2
		zext_ln345 : 3
		D_addr_1 : 4
		D_load : 5
	State 10
		select_ln345_2 : 1
		zext_ln345_2 : 2
		select_ln345_3 : 1
		zext_ln345_3 : 2
		shl_ln : 2
		add_ln345_1 : 3
		zext_ln345_4 : 4
		add_ln345 : 5
		zext_ln345_1 : 6
		A_addr_5 : 7
		A_load_1 : 8
	State 11
		xor_ln345 : 1
		store_ln345 : 1
		empty_29 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln339_fu_308   |    0    |    64   |
|          |   xor_ln339_1_fu_312  |    0    |    64   |
|          |   xor_ln339_2_fu_317  |    0    |    64   |
|    xor   |   xor_ln339_3_fu_322  |    0    |    64   |
|          |   xor_ln342_1_fu_351  |    0    |    3    |
|          |    xor_ln342_fu_425   |    0    |    64   |
|          |    xor_ln345_fu_558   |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |       x_3_fu_248      |    0    |    12   |
|          |    add_ln339_fu_267   |    0    |    13   |
|          |   add_ln339_1_fu_278  |    0    |    13   |
|          |   add_ln339_2_fu_288  |    0    |    15   |
|          |   add_ln339_3_fu_298  |    0    |    15   |
|          |        x_fu_339       |    0    |    12   |
|          |   add_ln342_1_fu_370  |    0    |    13   |
|    add   |   add_ln342_2_fu_382  |    0    |    12   |
|          |    add_ln343_fu_443   |    0    |    15   |
|          |       x_5_fu_449      |    0    |    12   |
|          |   add_ln345_2_fu_487  |    0    |    12   |
|          |   add_ln345_3_fu_508  |    0    |    12   |
|          |   add_ln345_1_fu_532  |    0    |    12   |
|          |    add_ln345_fu_542   |    0    |    15   |
|          |        y_fu_553       |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln336_fu_242   |    0    |    9    |
|          |   icmp_ln341_fu_333   |    0    |    9    |
|          |   icmp_ln342_fu_345   |    0    |    9    |
|   icmp   |  icmp_ln342_1_fu_376  |    0    |    9    |
|          |   icmp_ln343_fu_437   |    0    |    11   |
|          |   icmp_ln344_fu_455   |    0    |    9    |
|          |   icmp_ln345_fu_482   |    0    |    9    |
|          |  icmp_ln345_1_fu_503  |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |  select_ln342_fu_357  |    0    |    3    |
|          | select_ln342_1_fu_392 |    0    |    4    |
|  select  |  select_ln345_fu_461  |    0    |    3    |
|          | select_ln345_1_fu_469 |    0    |    3    |
|          | select_ln345_2_fu_492 |    0    |    3    |
|          | select_ln345_3_fu_513 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |   zext_ln337_fu_254   |    0    |    0    |
|          |   zext_ln339_fu_259   |    0    |    0    |
|          |  zext_ln339_5_fu_263  |    0    |    0    |
|          |  zext_ln339_1_fu_273  |    0    |    0    |
|          |  zext_ln339_2_fu_283  |    0    |    0    |
|          |  zext_ln339_3_fu_293  |    0    |    0    |
|          |  zext_ln339_4_fu_303  |    0    |    0    |
|   zext   |   zext_ln341_fu_329   |    0    |    0    |
|          |   zext_ln342_fu_365   |    0    |    0    |
|          |  zext_ln342_1_fu_400  |    0    |    0    |
|          |  zext_ln342_2_fu_432  |    0    |    0    |
|          |   zext_ln345_fu_477   |    0    |    0    |
|          |  zext_ln345_2_fu_499  |    0    |    0    |
|          |  zext_ln345_3_fu_520  |    0    |    0    |
|          |  zext_ln345_4_fu_538  |    0    |    0    |
|          |  zext_ln345_1_fu_548  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln342_fu_388   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln342_fu_405  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_2_fu_409     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      or_ln_fu_417     |    0    |    0    |
|          |     shl_ln_fu_524     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   675   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  C |    0   |   128  |    5   |    0   |
|  D |    0   |   128  |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   256  |   10   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_594   |    5   |
|   A_addr_2_reg_609   |    5   |
|   A_addr_3_reg_614   |    5   |
|   A_addr_4_reg_629   |    5   |
|   A_addr_5_reg_688   |    5   |
|    A_addr_reg_589    |    5   |
|   A_load_2_reg_619   |   64   |
|   A_load_3_reg_624   |   64   |
|   A_load_5_reg_604   |   64   |
|    A_load_reg_599    |   64   |
|   C_addr_1_reg_643   |    3   |
|   C_addr_2_reg_648   |    3   |
|   D_addr_1_reg_678   |    3   |
|    D_load_reg_683    |   64   |
|   add_ln343_reg_657  |    5   |
|  icmp_ln336_reg_564  |    1   |
|  icmp_ln341_reg_634  |    1   |
|  icmp_ln343_reg_653  |    1   |
|indvar_flatten_reg_209|    5   |
|select_ln345_1_reg_670|    3   |
| select_ln345_reg_662 |    3   |
|      x_0_reg_186     |    3   |
|      x_1_reg_197     |    3   |
|      x_2_reg_220     |    3   |
|      x_3_reg_568     |    3   |
|       x_reg_638      |    3   |
|      y_1_reg_231     |    3   |
|       y_reg_694      |    3   |
|  zext_ln337_reg_573  |   64   |
| zext_ln339_5_reg_584 |    4   |
|  zext_ln339_reg_578  |    5   |
+----------------------+--------+
|         Total        |   472  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   8  |   5  |   40   ||    41   |
|  grp_access_fu_87 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_135 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_135 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_165 |  p0  |   3  |   3  |    9   ||    15   |
|    x_1_reg_197    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   || 9.05915 ||   116   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   675  |    -   |
|   Memory  |    0   |    -   |   256  |   10   |    0   |
|Multiplexer|    -   |    9   |    -   |   116  |    -   |
|  Register |    -   |    -   |   472  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   728  |   801  |    0   |
+-----------+--------+--------+--------+--------+--------+
