时序收敛
===

- [Vivado时序分析方法——report_design_analysis（一）](vivado-timing-analysis-report_design_analysis.md){:target="_blank"}

- [时序报告要看哪些指标](metrics-in-timing-report.md){:target="_blank"}

- [深度解析UG1292](ug1292-deep-analysis.md){:target="_blank"}

- [Meaning of set_input_delay and set_output_delay in SDC timing constraints](http://billauer.co.il/blog/2017/04/io-timing-constraints-meaning/){:target="_blank"}

- [Vivado’s timing analysis on set_input_delay and set_output_delay constraints](http://billauer.co.il/blog/2017/04/io-timing-vivado-calculation/){:target="_blank"}

- [PCIe: Xilinx’ pipe_clock module and its timing constraints](http://billauer.co.il/blog/2017/02/pipe-clock-pcie-xilinx/){:target="_blank"}

- [八小时超长视频教你掌握FPGA时序约束](tech/fpga/xilinx/vivado/timing/fpga-timing-constraint-video.md)

- [FPGA时序约束理论](tech/fpga/xilinx/vivado/timing/fpga-timing-constraint-theory.md)

- [FPGA时序约束实战](tech/fpga/xilinx/vivado/timing/fpga-timing-constraint-practice.md)

- [DCM/DLL/PLL/MMCM区别](tech/fpga/xilinx/vivado/timing/dcm-dll-pll-mmcm.md)