INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:1]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:2]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:3]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:4]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:5]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:6]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/parameters.v:7]
INFO: [VRFC 10-311] analyzing module SD
ERROR: [VRFC 10-8530] module 'SD' is ignored due to previous errors [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:14]
