-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i17_l_j16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v333_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v333_ce0 : OUT STD_LOGIC;
    v333_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    acc_outp4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_ce0 : OUT STD_LOGIC;
    acc_outp4_V_we0 : OUT STD_LOGIC;
    acc_outp4_V_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_1_ce0 : OUT STD_LOGIC;
    acc_outp4_V_1_we0 : OUT STD_LOGIC;
    acc_outp4_V_1_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_2_ce0 : OUT STD_LOGIC;
    acc_outp4_V_2_we0 : OUT STD_LOGIC;
    acc_outp4_V_2_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_3_ce0 : OUT STD_LOGIC;
    acc_outp4_V_3_we0 : OUT STD_LOGIC;
    acc_outp4_V_3_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_4_ce0 : OUT STD_LOGIC;
    acc_outp4_V_4_we0 : OUT STD_LOGIC;
    acc_outp4_V_4_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_5_ce0 : OUT STD_LOGIC;
    acc_outp4_V_5_we0 : OUT STD_LOGIC;
    acc_outp4_V_5_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_6_ce0 : OUT STD_LOGIC;
    acc_outp4_V_6_we0 : OUT STD_LOGIC;
    acc_outp4_V_6_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_7_ce0 : OUT STD_LOGIC;
    acc_outp4_V_7_we0 : OUT STD_LOGIC;
    acc_outp4_V_7_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_8_ce0 : OUT STD_LOGIC;
    acc_outp4_V_8_we0 : OUT STD_LOGIC;
    acc_outp4_V_8_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_9_ce0 : OUT STD_LOGIC;
    acc_outp4_V_9_we0 : OUT STD_LOGIC;
    acc_outp4_V_9_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_10_ce0 : OUT STD_LOGIC;
    acc_outp4_V_10_we0 : OUT STD_LOGIC;
    acc_outp4_V_10_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    acc_outp4_V_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    acc_outp4_V_11_ce0 : OUT STD_LOGIC;
    acc_outp4_V_11_we0 : OUT STD_LOGIC;
    acc_outp4_V_11_d0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
end;


architecture behav of Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i17_l_j16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv15_4800 : STD_LOGIC_VECTOR (14 downto 0) := "100100000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln389_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln389_1_fu_327_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln389_1_reg_422 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln389_1_reg_422_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln390_fu_335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln390_reg_426 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln390_reg_426_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal v212_V_reg_447 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j16_fu_90 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln390_fu_340_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j16_load : STD_LOGIC_VECTOR (10 downto 0);
    signal i17_fu_94 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i17_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_98 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln389_1_fu_295_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln394_fu_381_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal icmp_ln390_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln389_fu_307_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln389_fu_319_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_s_fu_361_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln312_fu_368_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal sext_ln75_fu_372_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal add_ln75_fu_375_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Bert_layer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i17_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln389_fu_289_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i17_fu_94 <= select_ln389_1_fu_327_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i17_fu_94 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln389_fu_289_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_98 <= add_ln389_1_fu_295_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_98 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j16_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln389_fu_289_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j16_fu_90 <= add_ln390_fu_340_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j16_fu_90 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                select_ln389_1_reg_422_pp0_iter1_reg <= select_ln389_1_reg_422;
                v212_V_reg_447 <= v333_q0;
                    zext_ln390_reg_426_pp0_iter1_reg(10 downto 0) <= zext_ln390_reg_426(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln389_fu_289_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln389_1_reg_422 <= select_ln389_1_fu_327_p3;
                    zext_ln390_reg_426(10 downto 0) <= zext_ln390_fu_335_p1(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln390_reg_426(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln390_reg_426_pp0_iter1_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_outp4_V_10_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_10_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_10_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_A))) then 
            acc_outp4_V_10_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_11_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_11_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_11_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_B) or ((select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_C) or ((select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_D) or ((select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_E) or (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_F))))))) then 
            acc_outp4_V_11_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_1_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_1_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_1_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_1))) then 
            acc_outp4_V_1_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_2_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_2_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_2_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_2))) then 
            acc_outp4_V_2_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_3_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_3_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_3_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_3))) then 
            acc_outp4_V_3_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_4_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_4_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_4_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_4))) then 
            acc_outp4_V_4_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_5_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_5_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_5_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_5))) then 
            acc_outp4_V_5_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_6_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_6_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_6_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_6))) then 
            acc_outp4_V_6_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_7_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_7_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_7_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_7))) then 
            acc_outp4_V_7_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_8_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_8_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_8_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_8))) then 
            acc_outp4_V_8_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_9_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_9_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_9_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_9))) then 
            acc_outp4_V_9_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_address0 <= zext_ln390_reg_426_pp0_iter1_reg(11 - 1 downto 0);

    acc_outp4_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            acc_outp4_V_ce0 <= ap_const_logic_1;
        else 
            acc_outp4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_outp4_V_d0 <= sext_ln394_fu_381_p1;

    acc_outp4_V_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, select_ln389_1_reg_422_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln389_1_reg_422_pp0_iter1_reg = ap_const_lv4_0))) then 
            acc_outp4_V_we0 <= ap_const_logic_1;
        else 
            acc_outp4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln389_1_fu_295_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv15_1));
    add_ln389_fu_307_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i17_load) + unsigned(ap_const_lv4_1));
    add_ln390_fu_340_p2 <= std_logic_vector(unsigned(select_ln389_fu_319_p3) + unsigned(ap_const_lv11_1));
    add_ln75_fu_375_p2 <= std_logic_vector(signed(sext_ln312_fu_368_p1) + signed(sext_ln75_fu_372_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln389_fu_289_p2)
    begin
        if (((icmp_ln389_fu_289_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i17_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i17_fu_94)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i17_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i17_load <= i17_fu_94;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_98;
        end if; 
    end process;


    ap_sig_allocacmp_j16_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j16_fu_90, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j16_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_j16_load <= j16_fu_90;
        end if; 
    end process;

    icmp_ln389_fu_289_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv15_4800) else "0";
    icmp_ln390_fu_313_p2 <= "1" when (ap_sig_allocacmp_j16_load = ap_const_lv11_600) else "0";
    p_Result_s_fu_361_p3 <= (v212_V_reg_447 & ap_const_lv24_0);
    select_ln389_1_fu_327_p3 <= 
        add_ln389_fu_307_p2 when (icmp_ln390_fu_313_p2(0) = '1') else 
        ap_sig_allocacmp_i17_load;
    select_ln389_fu_319_p3 <= 
        ap_const_lv11_0 when (icmp_ln390_fu_313_p2(0) = '1') else 
        ap_sig_allocacmp_j16_load;
        sext_ln312_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_s_fu_361_p3),37));

        sext_ln394_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln75_fu_375_p2),48));

        sext_ln75_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v212_V_reg_447),37));

    v333_address0 <= zext_ln390_fu_335_p1(12 - 1 downto 0);

    v333_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            v333_ce0 <= ap_const_logic_1;
        else 
            v333_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln390_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln389_fu_319_p3),64));
end behav;
