x86/cpufeatures: Add AMD Fam19h Branch Sampling feature

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-477.10.1.el8_8
commit-author Stephane Eranian <eranian@google.com>
commit a77d41ac3a0f41c80120ec5b8b08ab284fec950a
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-477.10.1.el8_8/a77d41ac.failed

Add a cpu feature for AMD Fam19h Branch Sampling feature as bit
31 of EBX on CPUID leaf function 0x80000008.

	Signed-off-by: Stephane Eranian <eranian@google.com>
	Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lore.kernel.org/r/20220322221517.2510440-3-eranian@google.com
(cherry picked from commit a77d41ac3a0f41c80120ec5b8b08ab284fec950a)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/cpufeatures.h
diff --cc arch/x86/include/asm/cpufeatures.h
index d42b1c26c273,0d62afd525e3..000000000000
--- a/arch/x86/include/asm/cpufeatures.h
+++ b/arch/x86/include/asm/cpufeatures.h
@@@ -324,7 -315,7 +324,11 @@@
  #define X86_FEATURE_VIRT_SSBD		(13*32+25) /* Virtualized Speculative Store Bypass Disable */
  #define X86_FEATURE_AMD_SSB_NO		(13*32+26) /* "" Speculative Store Bypass is fixed in hardware. */
  #define X86_FEATURE_CPPC		(13*32+27) /* Collaborative Processor Performance Control */
++<<<<<<< HEAD
 +#define X86_FEATURE_BTC_NO		(13*32+29) /* "" Not vulnerable to Branch Type Confusion */
++=======
+ #define X86_FEATURE_BRS			(13*32+31) /* Branch Sampling available */
++>>>>>>> a77d41ac3a0f (x86/cpufeatures: Add AMD Fam19h Branch Sampling feature)
  
  /* Thermal and Power Management Leaf, CPUID level 0x00000006 (EAX), word 14 */
  #define X86_FEATURE_DTHERM		(14*32+ 0) /* Digital Thermal Sensor */
* Unmerged path arch/x86/include/asm/cpufeatures.h
