{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512354733794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512354733802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:32:13 2017 " "Processing started: Mon Dec 04 10:32:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512354733802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354733802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354733802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512354734288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512354734289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "D:/ece241/proj/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/ece241/proj/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "D:/ece241/proj/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "D:/ece241/proj/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kuang.v 1 1 " "Found 1 design units, including 1 entities, in source file kuang.v" { { "Info" "ISGN_ENTITY_NAME" "1 kuang " "Found entity 1: kuang" {  } { { "kuang.v" "" { Text "D:/ece241/proj/kuang.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(735) " "Verilog HDL information at proj.v(735): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 735 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354745514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(849) " "Verilog HDL information at proj.v(849): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 849 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354745514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.v 12 12 " "Found 12 design units, including 12 entities, in source file proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "3 draw_chessboard " "Found entity 3: draw_chessboard" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "4 grid_reg " "Found entity 4: grid_reg" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "5 draw_frame " "Found entity 5: draw_frame" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "6 draw_black " "Found entity 6: draw_black" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "7 image_table " "Found entity 7: image_table" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "8 equal " "Found entity 8: equal" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_image_1 " "Found entity 9: reg_image_1" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "10 draw_image " "Found entity 10: draw_image" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "11 ratediv_50Mto1 " "Found entity 11: ratediv_50Mto1" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""} { "Info" "ISGN_ENTITY_NAME" "12 ratediv_3to1 " "Found entity 12: ratediv_3to1" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 906 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chessboard.v 1 1 " "Found 1 design units, including 1 entities, in source file chessboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessboard " "Found entity 1: chessboard" {  } { { "chessboard.v" "" { Text "D:/ece241/proj/chessboard.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple.v 1 1 " "Found 1 design units, including 1 entities, in source file apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple " "Found entity 1: apple" {  } { { "apple.v" "" { Text "D:/ece241/proj/apple.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lemon.v 1 1 " "Found 1 design units, including 1 entities, in source file lemon.v" { { "Info" "ISGN_ENTITY_NAME" "1 lemon " "Found entity 1: lemon" {  } { { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermelon.v 1 1 " "Found 1 design units, including 1 entities, in source file watermelon.v" { { "Info" "ISGN_ENTITY_NAME" "1 watermelon " "Found entity 1: watermelon" {  } { { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kiwi.v 1 1 " "Found 1 design units, including 1 entities, in source file kiwi.v" { { "Info" "ISGN_ENTITY_NAME" "1 kiwi " "Found entity 1: kiwi" {  } { { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745520 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset proj.v(154) " "Verilog HDL Implicit Net warning at proj.v(154): created implicit net for \"reset\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745521 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(130) " "Verilog HDL Instantiation warning at proj.v(130): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354745522 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(144) " "Verilog HDL Instantiation warning at proj.v(144): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354745523 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(793) " "Verilog HDL Instantiation warning at proj.v(793): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 793 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354745524 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "proj.v(796) " "Verilog HDL Instantiation warning at proj.v(796): instance has no name" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 796 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1512354745524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512354745642 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 proj.v(26) " "Output port \"HEX0\" at proj.v(26) has no driver" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512354745646 "|proj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 proj.v(27) " "Output port \"HEX1\" at proj.v(27) has no driver" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512354745646 "|proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "proj.v" "VGA" { Text "D:/ece241/proj/proj.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "D:/ece241/proj/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "D:/ece241/proj/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "D:/ece241/proj/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745692 ""}  } { { "vga_adapter.v" "" { Text "D:/ece241/proj/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354745692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fom1 " "Found entity 1: altsyncram_fom1" {  } { { "db/altsyncram_fom1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fom1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated " "Elaborating entity \"altsyncram_fom1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/ece241/proj/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_fom1.tdf" "decode2" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "D:/ece241/proj/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_fom1.tdf" "rden_decode_b" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/ece241/proj/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_fom1.tdf" "mux3" { Text "D:/ece241/proj/db/altsyncram_fom1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "D:/ece241/proj/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "D:/ece241/proj/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "D:/ece241/proj/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354745915 ""}  } { { "vga_pll.v" "" { Text "D:/ece241/proj/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354745915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/ece241/proj/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354745963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "D:/ece241/proj/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u0 " "Elaborating entity \"control\" for hierarchy \"control:u0\"" {  } { { "proj.v" "u0" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745968 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected1 proj.v(331) " "Verilog HDL Always Construct warning at proj.v(331): inferring latch(es) for variable \"selected1\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354745972 "|proj|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_select_1 proj.v(331) " "Verilog HDL Always Construct warning at proj.v(331): inferring latch(es) for variable \"enable_select_1\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354745972 "|proj|control:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addSub proj.v(331) " "Verilog HDL Always Construct warning at proj.v(331): inferring latch(es) for variable \"addSub\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354745973 "|proj|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addSub proj.v(331) " "Inferred latch for \"addSub\" at proj.v(331)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745974 "|proj|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_select_1 proj.v(331) " "Inferred latch for \"enable_select_1\" at proj.v(331)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745974 "|proj|control:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected1 proj.v(331) " "Inferred latch for \"selected1\" at proj.v(331)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354745974 "|proj|control:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratediv_50Mto1 control:u0\|ratediv_50Mto1:nbjb " "Elaborating entity \"ratediv_50Mto1\" for hierarchy \"control:u0\|ratediv_50Mto1:nbjb\"" {  } { { "proj.v" "nbjb" { Text "D:/ece241/proj/proj.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj.v(903) " "Verilog HDL assignment warning at proj.v(903): truncated value with size 32 to match size of target (1)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354745990 "|proj|control:u0|ratediv_50Mto1:nbjb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratediv_3to1 control:u0\|ratediv_3to1:un2 " "Elaborating entity \"ratediv_3to1\" for hierarchy \"control:u0\|ratediv_3to1:un2\"" {  } { { "proj.v" "un2" { Text "D:/ece241/proj/proj.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354745997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj.v(924) " "Verilog HDL assignment warning at proj.v(924): truncated value with size 32 to match size of target (1)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354745998 "|proj|control:u0|ratediv_3to1:un2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_chessboard control:u0\|draw_chessboard:comb_29 " "Elaborating entity \"draw_chessboard\" for hierarchy \"control:u0\|draw_chessboard:comb_29\"" {  } { { "proj.v" "comb_29" { Text "D:/ece241/proj/proj.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(617) " "Verilog HDL assignment warning at proj.v(617): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746003 "|proj|control:u0|draw_chessboard:comb_29"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(618) " "Verilog HDL assignment warning at proj.v(618): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746004 "|proj|control:u0|draw_chessboard:comb_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chessboard control:u0\|draw_chessboard:comb_29\|chessboard:c1 " "Elaborating entity \"chessboard\" for hierarchy \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\"" {  } { { "proj.v" "c1" { Text "D:/ece241/proj/proj.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\"" {  } { { "chessboard.v" "altsyncram_component" { Text "D:/ece241/proj/chessboard.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\"" {  } { { "chessboard.v" "" { Text "D:/ece241/proj/chessboard.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../background.mif " "Parameter \"init_file\" = \"../background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746040 ""}  } { { "chessboard.v" "" { Text "D:/ece241/proj/chessboard.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3p1 " "Found entity 1: altsyncram_j3p1" {  } { { "db/altsyncram_j3p1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_j3p1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3p1 control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\|altsyncram_j3p1:auto_generated " "Elaborating entity \"altsyncram_j3p1\" for hierarchy \"control:u0\|draw_chessboard:comb_29\|chessboard:c1\|altsyncram:altsyncram_component\|altsyncram_j3p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_reg control:u0\|grid_reg:g0 " "Elaborating entity \"grid_reg\" for hierarchy \"control:u0\|grid_reg:g0\"" {  } { { "proj.v" "g0" { Text "D:/ece241/proj/proj.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_frame control:u0\|draw_frame:d0 " "Elaborating entity \"draw_frame\" for hierarchy \"control:u0\|draw_frame:d0\"" {  } { { "proj.v" "d0" { Text "D:/ece241/proj/proj.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(693) " "Verilog HDL assignment warning at proj.v(693): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746108 "|proj|control:u0|draw_frame:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(694) " "Verilog HDL assignment warning at proj.v(694): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746108 "|proj|control:u0|draw_frame:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(695) " "Verilog HDL assignment warning at proj.v(695): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746109 "|proj|control:u0|draw_frame:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(696) " "Verilog HDL assignment warning at proj.v(696): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746109 "|proj|control:u0|draw_frame:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kuang control:u0\|draw_frame:d0\|kuang:frame1 " "Elaborating entity \"kuang\" for hierarchy \"control:u0\|draw_frame:d0\|kuang:frame1\"" {  } { { "proj.v" "frame1" { Text "D:/ece241/proj/proj.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\"" {  } { { "kuang.v" "altsyncram_component" { Text "D:/ece241/proj/kuang.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\"" {  } { { "kuang.v" "" { Text "D:/ece241/proj/kuang.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kuang.mif " "Parameter \"init_file\" = \"kuang.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746125 ""}  } { { "kuang.v" "" { Text "D:/ece241/proj/kuang.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4g1 " "Found entity 1: altsyncram_f4g1" {  } { { "db/altsyncram_f4g1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_f4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4g1 control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\|altsyncram_f4g1:auto_generated " "Elaborating entity \"altsyncram_f4g1\" for hierarchy \"control:u0\|draw_frame:d0\|kuang:frame1\|altsyncram:altsyncram_component\|altsyncram_f4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_image control:u0\|draw_image:u1 " "Elaborating entity \"draw_image\" for hierarchy \"control:u0\|draw_image:u1\"" {  } { { "proj.v" "u1" { Text "D:/ece241/proj/proj.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(859) " "Verilog HDL assignment warning at proj.v(859): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746174 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(860) " "Verilog HDL assignment warning at proj.v(860): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746174 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(861) " "Verilog HDL assignment warning at proj.v(861): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746174 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(862) " "Verilog HDL assignment warning at proj.v(862): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746174 "|proj|control:u0|draw_image:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "avocado.v 1 1 " "Using design file avocado.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avocado " "Found entity 1: avocado" {  } { { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354746194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avocado control:u0\|draw_image:u1\|avocado:one " "Elaborating entity \"avocado\" for hierarchy \"control:u0\|draw_image:u1\|avocado:one\"" {  } { { "proj.v" "one" { Text "D:/ece241/proj/proj.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\"" {  } { { "avocado.v" "altsyncram_component" { Text "D:/ece241/proj/avocado.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\"" {  } { { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/avocado.mif " "Parameter \"init_file\" = \"../../Project/mif/avocado.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746204 ""}  } { { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0q1 " "Found entity 1: altsyncram_k0q1" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0q1 control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated " "Elaborating entity \"altsyncram_k0q1\" for hierarchy \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple control:u0\|draw_image:u1\|apple:two " "Elaborating entity \"apple\" for hierarchy \"control:u0\|draw_image:u1\|apple:two\"" {  } { { "proj.v" "two" { Text "D:/ece241/proj/proj.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\"" {  } { { "apple.v" "altsyncram_component" { Text "D:/ece241/proj/apple.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\"" {  } { { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/apple.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/apple.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746272 ""}  } { { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bi1 " "Found entity 1: altsyncram_9bi1" {  } { { "db/altsyncram_9bi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_9bi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bi1 control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated " "Elaborating entity \"altsyncram_9bi1\" for hierarchy \"control:u0\|draw_image:u1\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermelon control:u0\|draw_image:u1\|watermelon:three " "Elaborating entity \"watermelon\" for hierarchy \"control:u0\|draw_image:u1\|watermelon:three\"" {  } { { "proj.v" "three" { Text "D:/ece241/proj/proj.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\"" {  } { { "watermelon.v" "altsyncram_component" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\"" {  } { { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/watermalon.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/watermalon.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746343 ""}  } { { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsi1 " "Found entity 1: altsyncram_hsi1" {  } { { "db/altsyncram_hsi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_hsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsi1 control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated " "Elaborating entity \"altsyncram_hsi1\" for hierarchy \"control:u0\|draw_image:u1\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pear.v 1 1 " "Using design file pear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pear " "Found entity 1: pear" {  } { { "pear.v" "" { Text "D:/ece241/proj/pear.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354746401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pear control:u0\|draw_image:u1\|pear:four " "Elaborating entity \"pear\" for hierarchy \"control:u0\|draw_image:u1\|pear:four\"" {  } { { "proj.v" "four" { Text "D:/ece241/proj/proj.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\"" {  } { { "pear.v" "altsyncram_component" { Text "D:/ece241/proj/pear.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\"" {  } { { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/pear.mif " "Parameter \"init_file\" = \"../../Project/mif/pear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746413 ""}  } { { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nmp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nmp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmp1 " "Found entity 1: altsyncram_nmp1" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nmp1 control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated " "Elaborating entity \"altsyncram_nmp1\" for hierarchy \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "coconut.v 1 1 " "Using design file coconut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 coconut " "Found entity 1: coconut" {  } { { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354746468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coconut control:u0\|draw_image:u1\|coconut:five " "Elaborating entity \"coconut\" for hierarchy \"control:u0\|draw_image:u1\|coconut:five\"" {  } { { "proj.v" "five" { Text "D:/ece241/proj/proj.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\"" {  } { { "coconut.v" "altsyncram_component" { Text "D:/ece241/proj/coconut.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\"" {  } { { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/coconut.mif " "Parameter \"init_file\" = \"../../Project/mif/coconut.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746480 ""}  } { { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1q1 " "Found entity 1: altsyncram_i1q1" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1q1 control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated " "Elaborating entity \"altsyncram_i1q1\" for hierarchy \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kiwi control:u0\|draw_image:u1\|kiwi:six " "Elaborating entity \"kiwi\" for hierarchy \"control:u0\|draw_image:u1\|kiwi:six\"" {  } { { "proj.v" "six" { Text "D:/ece241/proj/proj.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\"" {  } { { "kiwi.v" "altsyncram_component" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\"" {  } { { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/kiwi.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/kiwi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746552 ""}  } { { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8i1 " "Found entity 1: altsyncram_b8i1" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_b8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8i1 control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated " "Elaborating entity \"altsyncram_b8i1\" for hierarchy \"control:u0\|draw_image:u1\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "peach.v 1 1 " "Using design file peach.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 peach " "Found entity 1: peach" {  } { { "peach.v" "" { Text "D:/ece241/proj/peach.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354746610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peach control:u0\|draw_image:u1\|peach:seven " "Elaborating entity \"peach\" for hierarchy \"control:u0\|draw_image:u1\|peach:seven\"" {  } { { "proj.v" "seven" { Text "D:/ece241/proj/proj.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\"" {  } { { "peach.v" "altsyncram_component" { Text "D:/ece241/proj/peach.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\"" {  } { { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Project/mif/peach.mif " "Parameter \"init_file\" = \"../../Project/mif/peach.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746624 ""}  } { { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opp1 " "Found entity 1: altsyncram_opp1" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_opp1 control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated " "Elaborating entity \"altsyncram_opp1\" for hierarchy \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lemon control:u0\|draw_image:u1\|lemon:eight " "Elaborating entity \"lemon\" for hierarchy \"control:u0\|draw_image:u1\|lemon:eight\"" {  } { { "proj.v" "eight" { Text "D:/ece241/proj/proj.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\"" {  } { { "lemon.v" "altsyncram_component" { Text "D:/ece241/proj/lemon.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\"" {  } { { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Project/linear/mif/lemon.mif " "Parameter \"init_file\" = \"../../../Project/linear/mif/lemon.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354746704 ""}  } { { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354746704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibi1 " "Found entity 1: altsyncram_ibi1" {  } { { "db/altsyncram_ibi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_ibi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibi1 control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated " "Elaborating entity \"altsyncram_ibi1\" for hierarchy \"control:u0\|draw_image:u1\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_black control:u0\|draw_black:comb_30 " "Elaborating entity \"draw_black\" for hierarchy \"control:u0\|draw_black:comb_30\"" {  } { { "proj.v" "comb_30" { Text "D:/ece241/proj/proj.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(745) " "Verilog HDL assignment warning at proj.v(745): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746754 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(746) " "Verilog HDL assignment warning at proj.v(746): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746755 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 proj.v(747) " "Verilog HDL assignment warning at proj.v(747): truncated value with size 32 to match size of target (9)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746755 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 proj.v(748) " "Verilog HDL assignment warning at proj.v(748): truncated value with size 32 to match size of target (8)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746755 "|proj|control:u0|draw_black:comb_30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proj.v(749) " "Verilog HDL assignment warning at proj.v(749): truncated value with size 32 to match size of target (11)" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746755 "|proj|control:u0|draw_black:comb_30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_image_1 control:u0\|reg_image_1:t2 " "Elaborating entity \"reg_image_1\" for hierarchy \"control:u0\|reg_image_1:t2\"" {  } { { "proj.v" "t2" { Text "D:/ece241/proj/proj.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal control:u0\|equal:t4 " "Elaborating entity \"equal\" for hierarchy \"control:u0\|equal:t4\"" {  } { { "proj.v" "t4" { Text "D:/ece241/proj/proj.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_table control:u0\|equal:t4\|image_table:comb_3 " "Elaborating entity \"image_table\" for hierarchy \"control:u0\|equal:t4\|image_table:comb_3\"" {  } { { "proj.v" "comb_3" { Text "D:/ece241/proj/proj.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746775 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colour.v(72) " "Verilog HDL information at colour.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354746789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colour.v(173) " "Verilog HDL information at colour.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354746790 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colour.v(262) " "Verilog HDL information at colour.v(262): always construct contains both blocking and non-blocking assignments" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 262 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512354746790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "colour.v 5 5 " "Using design file colour.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 colour " "Found entity 1: colour" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746790 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Found entity 2: lfsr" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746790 ""} { "Info" "ISGN_ENTITY_NAME" "3 Image " "Found entity 3: Image" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746790 ""} { "Info" "ISGN_ENTITY_NAME" "4 grid " "Found entity 4: grid" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746790 ""} { "Info" "ISGN_ENTITY_NAME" "5 assignImage " "Found entity 5: assignImage" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354746790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512354746790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grif colour.v(9) " "Verilog HDL Implicit Net warning at colour.v(9): created implicit net for \"grif\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "plot_out_vga colour.v(15) " "Verilog HDL Implicit Net warning at colour.v(15): created implicit net for \"plot_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_out_vga colour.v(34) " "Verilog HDL Implicit Net warning at colour.v(34): created implicit net for \"x_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_out_vga colour.v(34) " "Verilog HDL Implicit Net warning at colour.v(34): created implicit net for \"y_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "color_out_vga colour.v(34) " "Verilog HDL Implicit Net warning at colour.v(34): created implicit net for \"color_out_vga\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_coconut colour.v(227) " "Verilog HDL Implicit Net warning at colour.v(227): created implicit net for \"q_coconut\"" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour control:u0\|colour:lfsr " "Elaborating entity \"colour\" for hierarchy \"control:u0\|colour:lfsr\"" {  } { { "proj.v" "lfsr" { Text "D:/ece241/proj/proj.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grif colour.v(9) " "Verilog HDL or VHDL warning at colour.v(9): object \"grif\" assigned a value but never read" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512354746793 "|proj|control:u0|colour:lfsr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plot_out_vga colour.v(15) " "Verilog HDL or VHDL warning at colour.v(15): object \"plot_out_vga\" assigned a value but never read" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512354746793 "|proj|control:u0|colour:lfsr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 colour.v(9) " "Verilog HDL assignment warning at colour.v(9): truncated value with size 4 to match size of target (1)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746793 "|proj|control:u0|colour:lfsr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "grid colour.v(5) " "Output port \"grid\" at colour.v(5) has no driver" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512354746793 "|proj|control:u0|colour:lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr control:u0\|colour:lfsr\|lfsr:m0 " "Elaborating entity \"lfsr\" for hierarchy \"control:u0\|colour:lfsr\|lfsr:m0\"" {  } { { "colour.v" "m0" { Text "D:/ece241/proj/colour.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image control:u0\|colour:lfsr\|Image:mo " "Elaborating entity \"Image\" for hierarchy \"control:u0\|colour:lfsr\|Image:mo\"" {  } { { "colour.v" "mo" { Text "D:/ece241/proj/colour.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(90) " "Verilog HDL assignment warning at colour.v(90): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(99) " "Verilog HDL assignment warning at colour.v(99): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(108) " "Verilog HDL assignment warning at colour.v(108): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(117) " "Verilog HDL assignment warning at colour.v(117): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(126) " "Verilog HDL assignment warning at colour.v(126): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(135) " "Verilog HDL assignment warning at colour.v(135): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(144) " "Verilog HDL assignment warning at colour.v(144): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746795 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colour.v(153) " "Verilog HDL assignment warning at colour.v(153): truncated value with size 32 to match size of target (2)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746796 "|proj|control:u0|colour:lfsr|Image:mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid control:u0\|colour:lfsr\|grid:m2 " "Elaborating entity \"grid\" for hierarchy \"control:u0\|colour:lfsr\|grid:m2\"" {  } { { "colour.v" "m2" { Text "D:/ece241/proj/colour.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 colour.v(188) " "Verilog HDL assignment warning at colour.v(188): truncated value with size 32 to match size of target (4)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746797 "|proj|control:u0|colour:lfsr|grid:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 colour.v(194) " "Verilog HDL assignment warning at colour.v(194): truncated value with size 32 to match size of target (4)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746797 "|proj|control:u0|colour:lfsr|grid:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assignImage control:u0\|colour:lfsr\|assignImage:m3 " "Elaborating entity \"assignImage\" for hierarchy \"control:u0\|colour:lfsr\|assignImage:m3\"" {  } { { "colour.v" "m3" { Text "D:/ece241/proj/colour.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354746798 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_Image colour.v(243) " "Verilog HDL Always Construct warning at colour.v(243): inferring latch(es) for variable \"out_Image\", which holds its previous value in one or more paths through the always construct" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 colour.v(272) " "Verilog HDL assignment warning at colour.v(272): truncated value with size 32 to match size of target (9)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 colour.v(273) " "Verilog HDL assignment warning at colour.v(273): truncated value with size 32 to match size of target (8)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 colour.v(274) " "Verilog HDL assignment warning at colour.v(274): truncated value with size 32 to match size of target (9)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 colour.v(275) " "Verilog HDL assignment warning at colour.v(275): truncated value with size 32 to match size of target (8)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 colour.v(276) " "Verilog HDL assignment warning at colour.v(276): truncated value with size 32 to match size of target (11)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Image\[0\] colour.v(243) " "Inferred latch for \"out_Image\[0\]\" at colour.v(243)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Image\[1\] colour.v(243) " "Inferred latch for \"out_Image\[1\]\" at colour.v(243)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Image\[2\] colour.v(243) " "Inferred latch for \"out_Image\[2\]\" at colour.v(243)" {  } { { "colour.v" "" { Text "D:/ece241/proj/colour.v" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354746799 "|proj|control:u0|colour:lfsr|assignImage:m3"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ibi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_ibi1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 230 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ibi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_ibi1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 230 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|lemon:eight\|altsyncram:altsyncram_component\|altsyncram_ibi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ibi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_ibi1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "lemon.v" "" { Text "D:/ece241/proj/lemon.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 230 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|lemon:eight|altsyncram:altsyncram_component|altsyncram_ibi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 229 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_b8i1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 228 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_b8i1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 228 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|kiwi:six\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_b8i1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "kiwi.v" "" { Text "D:/ece241/proj/kiwi.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 228 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|kiwi:six|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 227 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 226 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hsi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_hsi1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 225 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hsi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_hsi1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 225 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|watermelon:three\|altsyncram:altsyncram_component\|altsyncram_hsi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hsi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_hsi1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "watermelon.v" "" { Text "D:/ece241/proj/watermelon.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 225 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|watermelon:three|altsyncram:altsyncram_component|altsyncram_hsi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9bi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_9bi1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 224 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9bi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_9bi1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 224 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|apple:two\|altsyncram:altsyncram_component\|altsyncram_9bi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9bi1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_9bi1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apple.v" "" { Text "D:/ece241/proj/apple.v" 82 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 224 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|apple:two|altsyncram:altsyncram_component|altsyncram_9bi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[0\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[1\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[2\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|colour:lfsr\|assignImage:m3\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 223 0 0 } } { "colour.v" "" { Text "D:/ece241/proj/colour.v" 35 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 154 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|colour:lfsr|assignImage:m3|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 843 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 843 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 843 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 843 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|draw_image:u1\|peach:seven\|altsyncram:altsyncram_component\|altsyncram_opp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_opp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_opp1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "peach.v" "" { Text "D:/ece241/proj/peach.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 843 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|peach:seven|altsyncram:altsyncram_component|altsyncram_opp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 841 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 841 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 841 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 841 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|draw_image:u1\|coconut:five\|altsyncram:altsyncram_component\|altsyncram_i1q1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i1q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_i1q1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "coconut.v" "" { Text "D:/ece241/proj/coconut.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 841 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|coconut:five|altsyncram:altsyncram_component|altsyncram_i1q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 840 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 840 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 840 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 840 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|draw_image:u1\|pear:four\|altsyncram:altsyncram_component\|altsyncram_nmp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nmp1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_nmp1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pear.v" "" { Text "D:/ece241/proj/pear.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 840 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|pear:four|altsyncram:altsyncram_component|altsyncram_nmp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[3\] " "Synthesized away node \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 837 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[4\] " "Synthesized away node \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 837 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[5\] " "Synthesized away node \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 837 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[6\] " "Synthesized away node \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 837 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[7\] " "Synthesized away node \"control:u0\|draw_image:u1\|avocado:one\|altsyncram:altsyncram_component\|altsyncram_k0q1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k0q1.tdf" "" { Text "D:/ece241/proj/db/altsyncram_k0q1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avocado.v" "" { Text "D:/ece241/proj/avocado.v" 86 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 837 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 140 0 0 } } { "proj.v" "" { Text "D:/ece241/proj/proj.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747101 "|proj|control:u0|draw_image:u1|avocado:one|altsyncram:altsyncram_component|altsyncram_k0q1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1512354747101 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1512354747101 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u0\|draw_chessboard:comb_29\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u0\|draw_chessboard:comb_29\|Div0\"" {  } { { "proj.v" "Div0" { Text "D:/ece241/proj/proj.v" 617 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u0\|draw_chessboard:comb_29\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u0\|draw_chessboard:comb_29\|Mod0\"" {  } { { "proj.v" "Mod0" { Text "D:/ece241/proj/proj.v" 618 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u0\|draw_frame:d0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u0\|draw_frame:d0\|Div0\"" {  } { { "proj.v" "Div0" { Text "D:/ece241/proj/proj.v" 695 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u0\|draw_frame:d0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u0\|draw_frame:d0\|Mod0\"" {  } { { "proj.v" "Mod0" { Text "D:/ece241/proj/proj.v" 696 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u0\|draw_image:u1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u0\|draw_image:u1\|Div0\"" {  } { { "proj.v" "Div0" { Text "D:/ece241/proj/proj.v" 861 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u0\|draw_image:u1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u0\|draw_image:u1\|Mod0\"" {  } { { "proj.v" "Mod0" { Text "D:/ece241/proj/proj.v" 862 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354747604 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512354747604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_chessboard:comb_29\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"control:u0\|draw_chessboard:comb_29\|lpm_divide:Div0\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 617 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354747646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_chessboard:comb_29\|lpm_divide:Div0 " "Instantiated megafunction \"control:u0\|draw_chessboard:comb_29\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747646 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 617 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354747646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qbm " "Found entity 1: lpm_divide_qbm" {  } { { "db/lpm_divide_qbm.tdf" "" { Text "D:/ece241/proj/db/lpm_divide_qbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/ece241/proj/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_60f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_60f " "Found entity 1: alt_u_div_60f" {  } { { "db/alt_u_div_60f.tdf" "" { Text "D:/ece241/proj/db/alt_u_div_60f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_chessboard:comb_29\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"control:u0\|draw_chessboard:comb_29\|lpm_divide:Mod0\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 618 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354747779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_chessboard:comb_29\|lpm_divide:Mod0 " "Instantiated megafunction \"control:u0\|draw_chessboard:comb_29\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747780 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 618 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354747780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t3m " "Found entity 1: lpm_divide_t3m" {  } { { "db/lpm_divide_t3m.tdf" "" { Text "D:/ece241/proj/db/lpm_divide_t3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_frame:d0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"control:u0\|draw_frame:d0\|lpm_divide:Div0\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 695 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354747834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_frame:d0\|lpm_divide:Div0 " "Instantiated megafunction \"control:u0\|draw_frame:d0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747834 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 695 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354747834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/ece241/proj/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/ece241/proj/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/ece241/proj/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_frame:d0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"control:u0\|draw_frame:d0\|lpm_divide:Mod0\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 696 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354747907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_frame:d0\|lpm_divide:Mod0 " "Instantiated megafunction \"control:u0\|draw_frame:d0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747907 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 696 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354747907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/ece241/proj/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512354747948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354747948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|lpm_divide:Div0\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 861 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354747956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|lpm_divide:Div0 " "Instantiated megafunction \"control:u0\|draw_image:u1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747956 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 861 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354747956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u0\|draw_image:u1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"control:u0\|draw_image:u1\|lpm_divide:Mod0\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 862 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354747963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u0\|draw_image:u1\|lpm_divide:Mod0 " "Instantiated megafunction \"control:u0\|draw_image:u1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512354747963 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 862 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512354747963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512354748199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:u0\|addSub " "Latch control:u0\|addSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:u0\|current_state.S_right " "Ports D and ENA on the latch are fed by the same signal control:u0\|current_state.S_right" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512354748237 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512354748237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:u0\|selected1 " "Latch control:u0\|selected1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:u0\|current_state.S_select_rest " "Ports D and ENA on the latch are fed by the same signal control:u0\|current_state.S_select_rest" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512354748237 ""}  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512354748237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512354749159 "|proj|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512354749159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512354749276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512354749735 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512354749800 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1512354749800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ece241/proj/output_files/proj.map.smsg " "Generated suppressed messages file D:/ece241/proj/output_files/proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354749974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512354750272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512354750272 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1512354750325 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/ece241/proj/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1512354750325 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "proj.v" "" { Text "D:/ece241/proj/proj.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512354750469 "|proj|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512354750469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1301 " "Implemented 1301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512354750475 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512354750475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1141 " "Implemented 1141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512354750475 ""} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Implemented 85 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512354750475 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1512354750475 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512354750475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512354750475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 543 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 543 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512354750556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:32:30 2017 " "Processing ended: Mon Dec 04 10:32:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512354750556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512354750556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512354750556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512354750556 ""}
