m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/jororoc/Documents/QDesign/PSFPGA/Practica5
Ecomm_rs232
Z0 w1652455708
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5
Z6 8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/comm_rs232.vhd
Z7 FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/comm_rs232.vhd
l0
L15
VzOMZN4WCDXekP?dHo<CWJ3
!s100 BCB1T0MF^f@bkGjH8oBGd2
Z8 OV;C;10.5b;63
32
Z9 !s110 1653918393
!i10b 1
Z10 !s108 1653918393.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/comm_rs232.vhd|
Z12 !s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/comm_rs232.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 10 comm_rs232 0 22 zOMZN4WCDXekP?dHo<CWJ3
l63
L28
VB]U5@KlE=;9WRcLSD4YQf2
!s100 z6;`n0flzTJVS80CKUhBL2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
vCONF_CONTROL
R9
!i10b 1
!s100 6:1oLXi1I@:InzKa9en]`3
In9IfdjjIM1PbS1_`b93a^3
Z15 VDg1SIo80bB@j0V0VzS_@n1
R5
R0
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL.v
L0 1
Z16 OV;L;10.5b;63
r1
!s85 0
31
R10
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL.v|
!i113 1
Z17 o-work work
Z18 tCvgOpt 0
n@c@o@n@f_@c@o@n@t@r@o@l
vCONF_CONTROL_TB
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z19 !s110 1653918394
!i10b 1
!s100 :fNWcIOe=@`Ul0F0`BOG?2
ID41A_Ya>JWQFWLMQ=4<hb1
R15
!s105 CONF_CONTROL_TB_sv_unit
S1
R5
R0
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_TB.sv
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_TB.sv
L0 1
R16
r1
!s85 0
31
Z20 !s108 1653918394.000000
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_TB.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_TB.sv|
!i113 1
o-work work -sv
R18
n@c@o@n@f_@c@o@n@t@r@o@l_@t@b
vCONF_CONTROL_VERIFICA
R9
!i10b 1
!s100 N`GWE]fVmjT33QeP?:GM:0
IQMTo2Nhbj9l69IFAS0J@;3
R15
R5
R0
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_VERIFICA.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_VERIFICA.v
L0 1
R16
r1
!s85 0
31
R10
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_VERIFICA.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONF_CONTROL_VERIFICA.v|
!i113 1
R17
R18
n@c@o@n@f_@c@o@n@t@r@o@l_@v@e@r@i@f@i@c@a
vCONTROL
R9
!i10b 1
!s100 zGn3C@oIK`]Z1SSTVZFB@2
IVaj7^UIkaXzd=^?aXDR>U0
R15
R5
R0
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONTROL.v
L0 1
R16
r1
!s85 0
31
R10
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/CONTROL.v|
!i113 1
R17
R18
n@c@o@n@t@r@o@l
vMAIN_CONTROL
R19
!i10b 1
!s100 SBG=Sokjj7Zo>>:<h:CMI3
Ila?3ZU8CYV22m_Ko1[5H;0
R15
R5
Z21 w1653916199
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/MAIN_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/MAIN_CONTROL.v
L0 1
R16
r1
!s85 0
31
R10
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/MAIN_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/MAIN_CONTROL.v|
!i113 1
R17
R18
n@m@a@i@n_@c@o@n@t@r@o@l
vRD_CONTROL
R19
!i10b 1
!s100 07DGC8Y^7;hPck4I5BiJU0
IleK37^f?R6UI2VE<V<:Mb2
R15
R5
R21
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RD_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RD_CONTROL.v
L0 1
R16
r1
!s85 0
31
R20
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RD_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RD_CONTROL.v|
!i113 1
R17
R18
n@r@d_@c@o@n@t@r@o@l
vREGS_CONF
R9
!i10b 1
!s100 [Fh_9[be34?mYn>UBT8;d0
IH3W^S>1=^bjmQd]lgf^mZ1
R15
R5
R21
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/REGS_CONF.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/REGS_CONF.v
L0 1
R16
r1
!s85 0
31
R10
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/REGS_CONF.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/REGS_CONF.v|
!i113 1
R17
R18
n@r@e@g@s_@c@o@n@f
vRS232COM
R9
!i10b 1
!s100 iR=B[RgzW_nUWVXlaIV133
I5:m0zNAgzkbETNcQ9b];a3
R15
R5
R0
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RS232COM.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RS232COM.v
L0 1
R16
r1
!s85 0
31
R10
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RS232COM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/RS232COM.v|
!i113 1
R17
R18
n@r@s232@c@o@m
vTB_MAIN_CONTROL
R19
!i10b 1
!s100 JLH@LIz?z?9Hh=ST`;HQR1
I^hN]UlY50]FR:zRR_0:AG0
R15
R5
R21
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_MAIN_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_MAIN_CONTROL.v
L0 3
R16
r1
!s85 0
31
R20
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_MAIN_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_MAIN_CONTROL.v|
!i113 1
R17
R18
n@t@b_@m@a@i@n_@c@o@n@t@r@o@l
vTB_RD_CONTROL
R19
!i10b 1
!s100 RSXR0oJ?M]5>NI64[PmG82
IQDo`ecMe^LFSdmJabANSF1
R15
R5
R21
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_RD_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_RD_CONTROL.v
L0 3
R16
r1
!s85 0
31
R20
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_RD_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_RD_CONTROL.v|
!i113 1
R17
R18
n@t@b_@r@d_@c@o@n@t@r@o@l
vTB_WR_CONTROL
R19
!i10b 1
!s100 Q0QlOLTiCJbCm2@NceVB=2
I:Fa2Kj470I`9>=SeO0P032
R15
R5
R21
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_WR_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_WR_CONTROL.v
L0 3
R16
r1
!s85 0
31
R20
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_WR_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_WR_CONTROL.v|
!i113 1
R17
R18
n@t@b_@w@r_@c@o@n@t@r@o@l
vWR_CONTROL
R19
!i10b 1
!s100 kRAkJmHZa9hUXT`Bb=7EH2
IaS`>?CRFdg3W61YMe8==F3
R15
R5
R21
8C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/WR_CONTROL.v
FC:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/WR_CONTROL.v
L0 1
R16
r1
!s85 0
31
R20
!s107 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/WR_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/WR_CONTROL.v|
!i113 1
R17
R18
n@w@r_@c@o@n@t@r@o@l
