1452630997.708365
work	/home/gla/lab1/uw_tmp/rtlc_libs/work	ADD2	ADD2	0
work	/home/gla/lab1/uw_tmp/rtlc_libs/work	FULLADDER	FULLADDER	0
ieee	/opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/rtlc_psr.ixl/rtlc/IEEE	STD_LOGIC_1164	STD_LOGIC_1164	2
work	/home/gla/lab1/uw_tmp/rtlc_libs/work	MAIN	FULLADDER	1
work	/home/gla/lab1/uw_tmp/rtlc_libs/work	FULLADDER	FULLADDER	0
ieee	/opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/rtlc_psr.ixl/rtlc/IEEE	STD_LOGIC_1164	STD_LOGIC_1164	2
work	/home/gla/lab1/uw_tmp/rtlc_libs/work	MAIN	FULLADDER	1
