#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 16 11:26:10 2023
# Process ID: 6044
# Current directory: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/synth_1
# Command line: vivado.exe -log Calculator_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculator_Top.tcl
# Log file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/synth_1/Calculator_Top.vds
# Journal file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Calculator_Top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.711 ; gain = 169.090
Command: synth_design -top Calculator_Top -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1007.434 ; gain = 235.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Calculator_Top' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'key_pad_cntr' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:23]
	Parameter SCAN_0 bound to: 5'b00001 
	Parameter SCAN_1 bound to: 5'b00010 
	Parameter SCAN_2 bound to: 5'b00100 
	Parameter SCAN_3 bound to: 5'b01000 
	Parameter KEY_PROCESS bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:306]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:306]
WARNING: [Synth 8-7023] instance 'nolabel_line35' of module 'edge_detector_p' has 5 connections declared, but only 4 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:95]
INFO: [Synth 8-6155] done synthesizing module 'key_pad_cntr' (2#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:23]
INFO: [Synth 8-6157] synthesizing module 'processor' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_Nbit_p_alltime' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:498]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_Nbit_p_alltime' (3#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:498]
WARNING: [Synth 8-7023] instance 'mar' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:35]
WARNING: [Synth 8-7023] instance 'mdr' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:42]
WARNING: [Synth 8-7023] instance 'ir' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:50]
INFO: [Synth 8-6157] synthesizing module 'program_address_counter' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/program_address_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder_N_bit' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:85]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'half_adder_dataflow' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:44]
INFO: [Synth 8-6155] done synthesizing module 'half_adder_dataflow' (4#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:44]
INFO: [Synth 8-6155] done synthesizing module 'half_adder_N_bit' (5#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:85]
INFO: [Synth 8-6155] done synthesizing module 'program_address_counter' (6#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/program_address_counter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'register_data' does not match port width (8) of module 'register_Nbit_p_alltime' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:62]
WARNING: [Synth 8-7023] instance 'breg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:61]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (8) of module 'register_Nbit_p_alltime' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:67]
WARNING: [Synth 8-7023] instance 'tmpreg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:66]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (8) of module 'register_Nbit_p_alltime' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:72]
WARNING: [Synth 8-7023] instance 'creg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:71]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (8) of module 'register_Nbit_p_alltime' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:77]
WARNING: [Synth 8-7023] instance 'dreg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:76]
WARNING: [Synth 8-689] width (4) of port connection 'q' does not match port width (8) of module 'register_Nbit_p_alltime' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:82]
WARNING: [Synth 8-7023] instance 'rreg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:81]
INFO: [Synth 8-6157] synthesizing module 'block_alu_acc' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6157] synthesizing module 'acc' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v:53]
INFO: [Synth 8-6157] synthesizing module 'half_acc' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v:25]
INFO: [Synth 8-6157] synthesizing module 'register_Nbit_p_alltime__parameterized0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:498]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_Nbit_p_alltime__parameterized0' (6#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:498]
INFO: [Synth 8-6155] done synthesizing module 'half_acc' (7#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v:25]
INFO: [Synth 8-6155] done synthesizing module 'acc' (8#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v:53]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'fadd_sub_4bit_d' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:224]
INFO: [Synth 8-6155] done synthesizing module 'fadd_sub_4bit_d' (9#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:224]
INFO: [Synth 8-6157] synthesizing module 'register_Nbit_p' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:481]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_Nbit_p' (10#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:481]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'block_alu_acc' (12#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v:73]
WARNING: [Synth 8-7023] instance 'inreg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:100]
WARNING: [Synth 8-7023] instance 'keych_reg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:105]
WARNING: [Synth 8-7023] instance 'keyout_reg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:111]
WARNING: [Synth 8-7023] instance 'outreg' of module 'register_Nbit_p_alltime' has 7 connections declared, but only 6 given [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:116]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/synth_1/.Xil/Vivado-6044-DESKTOP-CPLDPO1/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (13#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/synth_1/.Xil/Vivado-6044-DESKTOP-CPLDPO1/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_block' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_clk12_n' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_clk12_n' (14#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:98]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:136]
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (15#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:118]
INFO: [Synth 8-6157] synthesizing module 'control_signal' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:176]
INFO: [Synth 8-6155] done synthesizing module 'control_signal' (16#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:176]
INFO: [Synth 8-6155] done synthesizing module 'control_block' (17#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor' (18#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:524]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (19#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:524]
INFO: [Synth 8-6157] synthesizing module 'FND_4digit_cntr_cal' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:55]
INFO: [Synth 8-6157] synthesizing module 'ring_count_fnd' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:238]
INFO: [Synth 8-6155] done synthesizing module 'ring_count_fnd' (20#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v:238]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg_cal' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:83]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg_cal' (21#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:73]
INFO: [Synth 8-6155] done synthesizing module 'FND_4digit_cntr_cal' (22#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:55]
INFO: [Synth 8-6155] done synthesizing module 'Calculator_Top' (23#1) [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/Calculator_Top.v:23]
WARNING: [Synth 8-3331] design FND_4digit_cntr_cal has unconnected port rst
WARNING: [Synth 8-3331] design control_signal has unconnected port nop
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1081.699 ; gain = 309.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1081.699 ; gain = 309.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1081.699 ; gain = 309.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1081.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu/rom'
Finished Parsing XDC File [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu/rom'
Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'emcy_select'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'RX'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'echo'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'trig'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'LED_bar[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'LED_bar[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'LED_bar[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'LED_bar[3]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'red'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'blue'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'green'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'timer_led[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'timer_led[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'timer_led[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'spin'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'speed'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'dht11_data'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'song'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'emcy_LED'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:124]
Finished Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Calculator_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculator_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculator_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1185.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1185.402 ; gain = 413.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1185.402 ; gain = 413.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1185.402 ; gain = 413.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key_pad_cntr'
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v:232]
INFO: [Synth 8-5546] ROM "nop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sub_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "and_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mul_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "psah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_ah_cr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_ah_dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_tmp_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_tmp_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_tmp_cr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_tmp_dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_tmp_rr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_cr_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_cr_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_dr_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_dr_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_dr_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_rr_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_key_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_inr_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mov_inr_rr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  SCAN_0 |                            00001 |                            00001
                  SCAN_1 |                            00010 |                            00010
                  SCAN_2 |                            00100 |                            00100
                  SCAN_3 |                            01000 |                            01000
             KEY_PROCESS |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'key_pad_cntr'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/key_pad_cntr.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1185.402 ; gain = 413.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module key_pad_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module register_Nbit_p_alltime 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module half_adder_dataflow 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module program_address_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module register_Nbit_p_alltime__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module half_acc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module acc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fadd_sub_4bit_d 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register_Nbit_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module block_alu_acc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ring_counter_clk12_n 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module instr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input      1 Bit        Muxes := 32    
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_count_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FND_4digit_cntr_cal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "key_pad/key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/outb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/outs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/add_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/sub_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/and_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/div_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mul_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/shl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/clr_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/psah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/shr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/jz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/jge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_ah_cr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_ah_dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_tmp_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_tmp_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_tmp_cr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_tmp_dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_tmp_rr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_cr_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_cr_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_dr_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_dr_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_dr_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_rr_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_key_ah" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_inr_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu/c_block/decode/mov_inr_rr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'cpu/keych_reg/register_temp_reg[0]' (FDC) to 'cpu/keych_reg/register_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/keych_reg/register_temp_reg[2]' (FDC) to 'cpu/keych_reg/register_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/keych_reg/register_temp_reg[1]' (FDC) to 'cpu/keych_reg/register_temp_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1185.402 ; gain = 413.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1185.402 ; gain = 413.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1186.180 ; gain = 414.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1199.246 ; gain = 427.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    10|
|4     |LUT1           |     5|
|5     |LUT2           |    29|
|6     |LUT3           |    20|
|7     |LUT4           |    39|
|8     |LUT5           |    38|
|9     |LUT6           |    90|
|10    |FDCE           |   106|
|11    |FDPE           |     2|
|12    |FDRE           |    42|
|13    |FDSE           |     3|
|14    |LD             |     5|
|15    |IBUF           |     6|
|16    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------+-------------------------------------------+------+
|      |Instance           |Module                                     |Cells |
+------+-------------------+-------------------------------------------+------+
|1     |top                |                                           |   420|
|2     |  cpu              |processor                                  |   286|
|3     |    alu_acc        |block_alu_acc                              |    29|
|4     |      U_acc        |acc                                        |    26|
|5     |        acc_high   |half_acc                                   |    16|
|6     |          h_cc     |register_Nbit_p_alltime__parameterized0_15 |    16|
|7     |        acc_low    |half_acc_13                                |    10|
|8     |          h_cc     |register_Nbit_p_alltime__parameterized0_14 |    10|
|9     |      U_alu        |alu                                        |     3|
|10    |        carry_f    |register_Nbit_p                            |     1|
|11    |        sign_f     |register_Nbit_p_11                         |     1|
|12    |        zero_f     |register_Nbit_p_12                         |     1|
|13    |    breg           |register_Nbit_p_alltime                    |     5|
|14    |    c_block        |control_block                              |    26|
|15    |      ring_12      |ring_counter_clk12_n                       |    26|
|16    |    creg           |register_Nbit_p_alltime_0                  |     4|
|17    |    dreg           |register_Nbit_p_alltime_1                  |     4|
|18    |    inreg          |register_Nbit_p_alltime__parameterized0    |     4|
|19    |    ir             |register_Nbit_p_alltime_2                  |   141|
|20    |    keych_reg      |register_Nbit_p_alltime__parameterized0_3  |     1|
|21    |    keyout_reg     |register_Nbit_p_alltime__parameterized0_4  |     4|
|22    |    mar            |register_Nbit_p_alltime_5                  |     8|
|23    |    mdr            |register_Nbit_p_alltime_6                  |     8|
|24    |    outreg         |register_Nbit_p_alltime_7                  |    22|
|25    |    pc             |program_address_counter                    |    14|
|26    |      pc_reg       |register_Nbit_p_alltime_10                 |    14|
|27    |    rreg           |register_Nbit_p_alltime_8                  |     4|
|28    |    tmpreg         |register_Nbit_p_alltime_9                  |     4|
|29    |  fnd              |FND_4digit_cntr_cal                        |    43|
|30    |    ring1          |ring_count_fnd                             |     9|
|31    |  key_pad          |key_pad_cntr                               |    68|
|32    |    nolabel_line35 |edge_detector_p                            |     3|
+------+-------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1205.023 ; gain = 329.223
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1205.023 ; gain = 432.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1205.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1205.023 ; gain = 701.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/synth_1/Calculator_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Calculator_Top_utilization_synth.rpt -pb Calculator_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 11:28:27 2023...
