// Seed: 4051546308
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input supply0 id_10,
    input supply0 id_11
);
  genvar id_13;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1
);
  assign id_0 = 1;
  logic [1 : 1] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
