module top_module(
    input clk,
    input reset,    // Asynchronous reset to state B
    input in,
    output out);//  

    parameter A=0, B=1; 
    reg state, next_state;

    always @(*) begin    // This is a combinational always block
        case(state)
            A:next_state=(in==1)?A:B;
            B:next_state=(in==1)?B:A;endcase
    end
    always @(posedge clk) begin 
        if(reset)
           state<=B;
            else
                state<=next_state;end
    
    assign out=(state==B);

endmodule
