--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml S1063697Lab1.twx S1063697Lab1.ncd -o S1063697Lab1.twr
S1063697Lab1.pcf -ucf Lab1.ucf

Design file:              S1063697Lab1.ncd
Physical constraint file: S1063697Lab1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |led<0>         |    7.252|
switch<0>      |led<1>         |    7.910|
switch<0>      |led<2>         |    8.974|
switch<0>      |led<3>         |   10.581|
switch<0>      |led<4>         |   10.542|
switch<1>      |led<1>         |    7.942|
switch<1>      |led<2>         |    8.292|
switch<1>      |led<3>         |    9.899|
switch<1>      |led<4>         |    9.860|
switch<2>      |led<2>         |    7.172|
switch<2>      |led<3>         |    8.737|
switch<2>      |led<4>         |    8.698|
switch<3>      |led<3>         |    8.240|
switch<3>      |led<4>         |    8.507|
switch<4>      |led<0>         |    7.595|
switch<4>      |led<1>         |    8.248|
switch<4>      |led<2>         |    8.573|
switch<4>      |led<3>         |   10.180|
switch<4>      |led<4>         |   10.141|
switch<5>      |led<1>         |    8.012|
switch<5>      |led<2>         |    8.521|
switch<5>      |led<3>         |   10.128|
switch<5>      |led<4>         |   10.089|
switch<6>      |led<2>         |    7.907|
switch<6>      |led<3>         |    8.801|
switch<6>      |led<4>         |    8.762|
switch<7>      |led<3>         |    7.891|
switch<7>      |led<4>         |    8.343|
---------------+---------------+---------+


Analysis completed Wed Sep 25 14:22:27 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



