

================================================================
== Vitis HLS Report for 'add_bias_to_activations_clone_1'
================================================================
* Date:           Wed Jul  9 03:32:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      321|      321|  2.568 us|  2.568 us|  321|  321|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |      320|      320|         5|          -|          -|    64|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      29|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      430|     708|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      60|    -|
|Register             |        -|     -|       19|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      449|     797|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U1  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   3|  430|  708|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_84_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln48_fu_78_p2  |      icmp|   0|  0|  15|           7|           8|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          14|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |activations_address0  |  14|          3|    6|         18|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |i_fu_34               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  60|         12|   14|         39|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |activations_addr_reg_116  |  6|   0|    6|          0|
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |i_fu_34                   |  7|   0|    7|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 19|   0|   19|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.clone.1|  return value|
|biases2_address0      |  out|    6|   ap_memory|                          biases2|         array|
|biases2_ce0           |  out|    1|   ap_memory|                          biases2|         array|
|biases2_q0            |   in|   64|   ap_memory|                          biases2|         array|
|activations_address0  |  out|    6|   ap_memory|                      activations|         array|
|activations_ce0       |  out|    1|   ap_memory|                      activations|         array|
|activations_we0       |  out|    1|   ap_memory|                      activations|         array|
|activations_d0        |  out|   64|   ap_memory|                      activations|         array|
|activations_q0        |   in|   64|   ap_memory|                      activations|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

