/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [26:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  reg [21:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_2z & celloutsig_0_0z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_11z[1] & celloutsig_0_2z);
  assign celloutsig_1_0z = ~in_data[167];
  assign celloutsig_0_10z = ~celloutsig_0_1z[16];
  assign celloutsig_1_16z = ~((celloutsig_1_12z | celloutsig_1_10z) & (celloutsig_1_8z | celloutsig_1_8z));
  assign celloutsig_0_4z = celloutsig_0_0z[12:2] > { in_data[40:31], celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[171:160] > { in_data[184:179], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_1z[17:15], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z } > { celloutsig_0_0z[20:6], celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[148:137] <= { in_data[181:174], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z[6:5], celloutsig_0_9z } <= in_data[50:48];
  assign celloutsig_0_3z = celloutsig_0_0z[22:8] <= celloutsig_0_1z[14:0];
  assign celloutsig_1_19z = celloutsig_1_9z[13:1] && { celloutsig_1_2z[6:3], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_4z };
  assign celloutsig_0_33z = { celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_20z } && { celloutsig_0_29z[1:0], celloutsig_0_15z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } || celloutsig_1_2z[16:11];
  assign celloutsig_1_8z = celloutsig_1_2z[12:4] || celloutsig_1_2z[13:5];
  assign celloutsig_0_34z = { in_data[74:71], celloutsig_0_23z, celloutsig_0_33z } || celloutsig_0_19z[8:3];
  assign celloutsig_0_38z = { celloutsig_0_11z[10:6], celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_10z } * { celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z } * { celloutsig_1_2z[13:3], celloutsig_1_2z[6:5], celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[27] ? celloutsig_0_0z[22:5] : in_data[51:34];
  assign celloutsig_0_0z = ~ in_data[65:39];
  assign celloutsig_0_8z = ~ celloutsig_0_7z[9:3];
  assign celloutsig_0_5z = & { celloutsig_0_2z, in_data[41:37] };
  assign celloutsig_1_10z = & { celloutsig_1_7z, in_data[181:180] };
  assign celloutsig_1_12z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z[17:3], in_data[181:180] };
  assign celloutsig_0_9z = & { celloutsig_0_8z[6:4], celloutsig_0_3z };
  assign celloutsig_1_7z = | celloutsig_1_3z;
  assign celloutsig_1_17z = | { celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_20z = | { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z[4:1] };
  assign celloutsig_0_48z = ~^ { celloutsig_0_31z[3:1], celloutsig_0_9z };
  assign celloutsig_1_18z = ^ celloutsig_1_15z;
  assign celloutsig_0_23z = ^ celloutsig_0_19z[7:0];
  assign celloutsig_0_2z = ^ in_data[65:57];
  assign celloutsig_0_28z = ^ { celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_15z = { celloutsig_1_2z[17:8], celloutsig_1_0z } >> { celloutsig_1_2z[9:3], celloutsig_1_2z[6], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_26z = celloutsig_0_8z[4:1] >> celloutsig_0_1z[16:13];
  assign celloutsig_0_29z = { celloutsig_0_8z[5:4], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_12z } >> in_data[12:8];
  assign celloutsig_0_7z = in_data[62:53] >> { celloutsig_0_1z[12:8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_7z[7:4], celloutsig_0_4z } >> { celloutsig_0_0z[14:11], celloutsig_0_10z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } - celloutsig_1_2z[15:10];
  assign celloutsig_0_31z = celloutsig_0_8z[4:1] - { celloutsig_0_14z[4:2], celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_49z = 22'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_49z = { celloutsig_0_38z, celloutsig_0_8z, celloutsig_0_26z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_1z = { in_data[121], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[136:133];
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_11z = in_data[95:85];
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_14z[4:1], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z };
  assign { celloutsig_1_2z[6:3], celloutsig_1_2z[17:7] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[167:157] };
  assign celloutsig_1_2z[2:0] = celloutsig_1_2z[6:4];
  assign { out_data[128], out_data[96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
