# usage_SPI_sim(非同步設計)

```verilog
module usage_SPI_sim(clk_sys, rst, regdata, CS, SCLK, SDA, ready, finish);
	/*-------in/output------*/
	input       [15:0]regdata;
	input       clk_sys, rst, ready;
	output wire SDA, CS, SCLK, finish;
	/*-------variables------*/
	reg [3:0]counter = 4'd0;
	wire countEN, rstcount, SHEN, LDEN;
	reg [15:0]Q;
	/*-------assign wire------*/
	assign SDA = (SHEN)?(Q[15]):(1'b0);
	/*-------ctrl counter------*/
	always@(posedge clk_sys or negedge rst)begin
		if(~rst)begin
			counter <= 4'd0;
		end
		else begin
			if(rstcount)    counter <= 4'd0;
			else if(countEN)counter <= counter + 4'd1;
			else              counter <= 4'd0;
		end
	end
	/*-------main------*/
	always@(posedge clk_sys or negedge rst)begin
		if(!rst)begin
			Q <= 16'd0;
		end
		else begin
			if(LDEN)     Q <= regdata;
			else if(SHEN)Q[15:0] <= {Q[14:0], 1'b0};
			else         Q <= 16'd0;
		end
	end
	
	SPI U0(
		.clk_sys(clk_sys), 
		.rst(rst),
		.SCLK(SCLK),
		.CS(CS),
		.count(counter),
		.countEN(countEN),
		.rstcount(rstcount),
		.ready(ready),
		.finish(finish),
		.SHEN(SHEN),
		.LDEN(LDEN)
	);
	endmodule
```

## TestBench

```verilog
`timescale 10ns/1ns
	module tb_usage_SPI_sim();
	
	reg       [15:0]regdata;
	reg       clk_sys, rst, ready;
	wire      SDA, CS, SCLK, finish;
	
	usage_SPI_sim UUT(
		.clk_sys(clk_sys),
		.rst(rst),
		.regdata(regdata),
		.CS(CS),
		.SCLK(SCLK),
		.SDA(SDA),
		.ready(ready),
		.finish(finish)
	);
	reg flag = 1'b0;
	initial begin
		clk_sys = 1'b0; 
		regdata = 16'b1010100110101010;
		rst = 1'b0;
		#100;
		rst = 1'b1;
	end
	initial begin
		ready = 1'b0;
		flag = 1'b1;
		#100 ready = 1'b1;
		#100 ready = 1'b0;
		flag = 1'b1;
	end
	always begin
		#50 clk_sys = ~clk_sys;
	end
	
	always@(posedge clk_sys)begin
		if(flag)begin
			if(finish)begin
				regdata[15:0] <= {regdata[14:0], regdata[15]};
				#100 ready <= 1'b1;
				#100 ready <= 1'b0;
			end
		end
	end
	
	endmodule
```

![usage_SPI_sim(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%200c725b07236b4251acdf1076161632d1/Untitled.png](usage_SPI_sim(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%200c725b07236b4251acdf1076161632d1/Untitled.png)

![usage_SPI_sim(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%200c725b07236b4251acdf1076161632d1/Untitled%201.png](usage_SPI_sim(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%200c725b07236b4251acdf1076161632d1/Untitled%201.png)