
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23580 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:21]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:21]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:27]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:27]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:35]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:35]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:42]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:42]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:48]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:48]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:54]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:54]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:62]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:62]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:69]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:69]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:75]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:75]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:81]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:81]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:89]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:89]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:96]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:96]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:103]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:103]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:109]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:109]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:118]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:118]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:125]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:125]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:131]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:131]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:137]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:137]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:145]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:145]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:152]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:152]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:158]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:158]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:164]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:164]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:172]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:172]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:179]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:179]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:185]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:185]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:191]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:191]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:199]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:199]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:206]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:206]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in R2_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in R4_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:24]
WARNING: [Synth 8-2306] macro CYCLE_DELAY redefined [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in R6_controller with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port finish is not allowed [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 422.363 ; gain = 109.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [D:/Thesis/Src/modules/TopModule/TopModule.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TopModule_controller' [D:/Thesis/Src/modules/TopModule/TopModule_controller.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter PROCESS bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter FINISH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'TopModule_controller' (1#1) [D:/Thesis/Src/modules/TopModule/TopModule_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'TopModule_datapath' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Median_processing' [D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Preparation_6' [D:/Thesis/Src/modules/Buffers/Preparation_6.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Line_buffer' [D:/Thesis/Src/modules/Buffers/Line_buffer.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Line_buffer_controller' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_2_1' [D:/Thesis/Src/modules/common/mux_2_1.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1' (2#1) [D:/Thesis/Src/modules/common/mux_2_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (3#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer_controller' (4#1) [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Line_buffer_datapath' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:3]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (4#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1' (5#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer_datapath' (6#1) [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer' (7#1) [D:/Thesis/Src/modules/Buffers/Line_buffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Preparation_6' (8#1) [D:/Thesis/Src/modules/Buffers/Preparation_6.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3' [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3_controller' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3_controller' (9#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3_datapath' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1__parameterized0' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (9#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1__parameterized0' (9#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3_datapath' (10#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3' (11#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3_calc' [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sorting_network' [D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v:1]
INFO: [Synth 8-6157] synthesizing module 'Node' [D:/Thesis/Src/modules/MedianFilterModule/Node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Node' (12#1) [D:/Thesis/Src/modules/MedianFilterModule/Node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Sorting_network' (13#1) [D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3_calc' (14#1) [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3' (15#1) [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_5x5' [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5_controller' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5_controller' (16#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5_datapath' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5_datapath' (17#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5' (18#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_5x5_calc' [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'SortAscending5' [D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SortAscending5' (19#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v:1]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:392]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:393]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:394]
WARNING: [Synth 8-6014] Unused sequential element p3_sa7_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:398]
WARNING: [Synth 8-6014] Unused sequential element p3_sa7_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:399]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:404]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:408]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:413]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:414]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:418]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:419]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:420]
WARNING: [Synth 8-6014] Unused sequential element p1_sn4_max_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:587]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_5x5_calc' (20#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_5x5' (21#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_7x7' [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7_controller' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7_controller' (22#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7_datapath' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7_datapath' (23#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7' (24#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_7x7_calc' [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'SortAscending7' [D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SortAscending7' (25#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v:1]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:668]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:669]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:670]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:671]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:676]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:677]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:678]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:684]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:685]
WARNING: [Synth 8-6014] Unused sequential element p3_sa11_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:692]
WARNING: [Synth 8-6014] Unused sequential element p3_sa11_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:698]
WARNING: [Synth 8-6014] Unused sequential element p3_sa12_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:705]
WARNING: [Synth 8-6014] Unused sequential element p3_sa12_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:706]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:712]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:713]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:714]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:719]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:720]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:721]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:722]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_7x7_calc' (26#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_7x7' (27#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_processing' (28#1) [D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'done_o' does not match port width (1) of module 'Median_processing' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:35]
INFO: [Synth 8-6157] synthesizing module 'CI_top' [D:/Thesis/Src/modules/MRELBP_CI/CI_top.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_12_rows_ci' [D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_12_rows_ci' (29#1) [D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R2' [D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R2_controller' [D:/Thesis/Src/modules/common/R2/R2_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_ROW bound to: 3'b010 
	Parameter SUM_EN bound to: 3'b011 
	Parameter CUM_EN bound to: 3'b100 
	Parameter FINISH_ALL bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R2/R2_controller.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R2/R2_controller.v:43]
INFO: [Synth 8-6155] done synthesizing module 'R2_controller' (30#1) [D:/Thesis/Src/modules/common/R2/R2_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_sum' [D:/Thesis/Src/modules/common/R2/R2_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1__parameterized1' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (30#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1__parameterized1' (30#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized3' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized3' (30#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum' (31#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized0' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized0' (31#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized1' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized4' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized4' (31#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized1' (31#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 13 - type: integer 
	Parameter WIDTH2 bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative' (32#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R2_sum' (33#1) [D:/Thesis/Src/modules/common/R2/R2_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R2' (34#1) [D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R4' [D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R4_controller' [D:/Thesis/Src/modules/common/R4/R4_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_ROW bound to: 3'b010 
	Parameter SUM_EN bound to: 3'b011 
	Parameter CUM_EN bound to: 3'b100 
	Parameter FINISH_ALL bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R4/R4_controller.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R4/R4_controller.v:44]
INFO: [Synth 8-6155] done synthesizing module 'R4_controller' (35#1) [D:/Thesis/Src/modules/common/R4/R4_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R4_sum' [D:/Thesis/Src/modules/common/R4/R4_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized2' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized5' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized5' (35#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized2' (35#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative__parameterized0' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 15 - type: integer 
	Parameter WIDTH2 bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative__parameterized0' (35#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R4_sum' (36#1) [D:/Thesis/Src/modules/common/R4/R4_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R4' (37#1) [D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R6' [D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R6_controller' [D:/Thesis/Src/modules/common/R6/R6_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_ROW bound to: 3'b010 
	Parameter SUM_EN bound to: 3'b011 
	Parameter CUM_EN bound to: 3'b100 
	Parameter FINISH_ALL bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R6/R6_controller.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R6/R6_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'R6_controller' (38#1) [D:/Thesis/Src/modules/common/R6/R6_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R6_sum' [D:/Thesis/Src/modules/common/R6/R6_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative__parameterized1' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 16 - type: integer 
	Parameter WIDTH2 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative__parameterized1' (38#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R6_sum' (39#1) [D:/Thesis/Src/modules/common/R6/R6_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R6' (40#1) [D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CI_top' (41#1) [D:/Thesis/Src/modules/MRELBP_CI/CI_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_NIRD' [D:/Thesis/Src/modules/NIRD/R2_NIRD.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_4_rows' [D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_4_rows' (42#1) [D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (43#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized0' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized0' (43#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_COL bound to: 3'b010 
	Parameter COL_OUT bound to: 3'b011 
	Parameter END_COL bound to: 3'b100 
	Parameter END_COL_2 bound to: 3'b101 
	Parameter FINISH_ALL bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5_controller' (44#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5_datapath' (45#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5' (46#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_COL bound to: 3'b010 
	Parameter COL_OUT bound to: 3'b011 
	Parameter END_COL bound to: 3'b100 
	Parameter END_COL_2 bound to: 3'b101 
	Parameter FINISH_ALL bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3_controller' (47#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3_datapath' (48#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3' (49#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x' (50#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x__parameterized0' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc' (51#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized0' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized0' (51#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized1' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized1' (51#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized2' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized2' (51#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x__parameterized0' (51#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_patch_sum' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'R2_patch_sum' (52#1) [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'NI' [D:/Thesis/Src/modules/NIRD/NI.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter GAIN bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NI_calc' [D:/Thesis/Src/modules/NIRD/NI_calc.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter GAIN bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized6' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized6' (52#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NI_calc' (53#1) [D:/Thesis/Src/modules/NIRD/NI_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NI' (54#1) [D:/Thesis/Src/modules/NIRD/NI.v:1]
INFO: [Synth 8-6157] synthesizing module 'RD' [D:/Thesis/Src/modules/NIRD/RD.v:1]
INFO: [Synth 8-6157] synthesizing module 'RD_calc' [D:/Thesis/Src/modules/NIRD/RD_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RD_calc' (55#1) [D:/Thesis/Src/modules/NIRD/RD_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RD' (56#1) [D:/Thesis/Src/modules/NIRD/RD.v:1]
INFO: [Synth 8-6157] synthesizing module 'riu2_mapping' [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized3' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized3' (56#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized4' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized4' (56#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized5' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized7' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized7' (56#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized5' (56#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized1' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized1' (56#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riu2_mapping' (57#1) [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R2_NIRD' (58#1) [D:/Thesis/Src/modules/NIRD/R2_NIRD.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'done_original_i' does not match port width (1) of module 'R2_NIRD' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:79]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram' [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:1]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram_controller' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter COUNTING bound to: 3'b001 
	Parameter START_READ bound to: 3'b010 
	Parameter READING bound to: 3'b011 
	Parameter FINISH bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram_controller' (59#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram_datapath' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram_datapath' (60#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram' (61#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:1]
INFO: [Synth 8-6157] synthesizing module 'R4_NIRD' [D:/Thesis/Src/modules/NIRD/R4_NIRD.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_8_rows' [D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_8_rows' (62#1) [D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized2' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized2' (62#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized3' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized3' (62#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_COL bound to: 3'b010 
	Parameter COL_OUT bound to: 3'b011 
	Parameter END_COL bound to: 3'b100 
	Parameter END_COL_2 bound to: 3'b101 
	Parameter FINISH_ALL bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7_controller' (63#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7_datapath' (64#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7' (65#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_COL bound to: 3'b010 
	Parameter COL_OUT bound to: 3'b011 
	Parameter END_COL bound to: 3'b100 
	Parameter END_COL_2 bound to: 3'b101 
	Parameter FINISH_ALL bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9_controller' (66#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9_datapath' (67#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9' (68#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x__parameterized1' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized3' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized3' (68#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized4' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized4' (68#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized5' (68#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized6' (68#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x__parameterized1' (68#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 4 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized7' (68#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter GAIN bound to: 81 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter GAIN bound to: 81 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 14 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 26 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 26 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_COL bound to: 3'b010 
	Parameter COL_OUT bound to: 3'b011 
	Parameter END_COL bound to: 3'b100 
	Parameter END_COL_2 bound to: 3'b101 
	Parameter FINISH_ALL bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:41]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter START_COL bound to: 3'b010 
	Parameter COL_OUT bound to: 3'b011 
	Parameter END_COL bound to: 3'b100 
	Parameter END_COL_2 bound to: 3'b101 
	Parameter FINISH_ALL bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:41]
	Parameter R bound to: 5 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter GAIN bound to: 169 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter GAIN bound to: 169 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 39 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:270]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_2[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_3[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_45_i_4[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_2[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_3[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_135_i_4[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_2[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_3[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_225_i_4[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_2[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_3[0]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[7]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[6]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[5]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[4]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[3]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[2]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[1]
WARNING: [Synth 8-3331] design Interpolation_R_x has unconnected port S_315_i_4[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 559.598 ; gain = 246.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SA2:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:142]
WARNING: [Synth 8-3295] tying undriven pin SA3:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:158]
WARNING: [Synth 8-3295] tying undriven pin SA4:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:174]
WARNING: [Synth 8-3295] tying undriven pin SA5:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:190]
WARNING: [Synth 8-3295] tying undriven pin SA7:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:317]
WARNING: [Synth 8-3295] tying undriven pin SA8:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:333]
WARNING: [Synth 8-3295] tying undriven pin SA9:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:349]
WARNING: [Synth 8-3295] tying undriven pin SA10:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:365]
WARNING: [Synth 8-3295] tying undriven pin SA2:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:245]
WARNING: [Synth 8-3295] tying undriven pin SA3:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:265]
WARNING: [Synth 8-3295] tying undriven pin SA5:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:305]
WARNING: [Synth 8-3295] tying undriven pin SA6:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:325]
WARNING: [Synth 8-3295] tying undriven pin SA7:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:345]
WARNING: [Synth 8-3295] tying undriven pin SA9:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:534]
WARNING: [Synth 8-3295] tying undriven pin SA10:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:554]
WARNING: [Synth 8-3295] tying undriven pin SA11:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:574]
WARNING: [Synth 8-3295] tying undriven pin SA12:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:594]
WARNING: [Synth 8-3295] tying undriven pin SA13:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:614]
WARNING: [Synth 8-3295] tying undriven pin SA14:done_i to constant 0 [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:634]
WARNING: [Synth 8-3295] tying undriven pin RD2:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:49]
WARNING: [Synth 8-3295] tying undriven pin RD3:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:58]
WARNING: [Synth 8-3295] tying undriven pin RD4:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:67]
WARNING: [Synth 8-3295] tying undriven pin RD5:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:76]
WARNING: [Synth 8-3295] tying undriven pin RD6:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:85]
WARNING: [Synth 8-3295] tying undriven pin RD7:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:94]
WARNING: [Synth 8-3295] tying undriven pin RD8:done_i to constant 0 [D:/Thesis/Src/modules/NIRD/RD.v:103]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.598 ; gain = 246.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.598 ; gain = 246.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Thesis/Zedboard/Zedboard.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [D:/Thesis/Zedboard/Zedboard.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1077.902 ; gain = 23.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1077.902 ; gain = 765.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1077.902 ; gain = 765.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1077.902 ; gain = 765.219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'TopModule_controller'
INFO: [Synth 8-5544] ROM "o_intr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "done_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_col_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_row_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "done_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "done_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'R2_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cum_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_row_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_counter_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'R4_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cum_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_counter_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_row_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'R6_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cum_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_counter_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_row_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_5x5_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_row_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_col_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_3x3_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_row_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_col_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:25]
WARNING: [Synth 8-6014] Unused sequential element r4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:25]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:30]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:30]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:39]
WARNING: [Synth 8-6014] Unused sequential element r4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:39]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:45]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:45]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Joint_histogram_controller'
INFO: [Synth 8-5544] ROM "read_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "register_array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_7x7_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_9x9_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:52]
WARNING: [Synth 8-6014] Unused sequential element r4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:52]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:57]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:57]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:66]
WARNING: [Synth 8-6014] Unused sequential element r4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:66]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:72]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:72]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:79]
WARNING: [Synth 8-6014] Unused sequential element r4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:79]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element add_result1_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:226]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:84]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:84]
WARNING: [Synth 8-6014] Unused sequential element mult_result2_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:222]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
WARNING: [Synth 8-6014] Unused sequential element mult_result4_reg was removed.  [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:224]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:93]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_11x11_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_13x13_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progress_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:107]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:112]
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:122]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:128]
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:135]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:140]
INFO: [Synth 8-4471] merging register 'r4_reg[23:0]' into 'r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:149]
INFO: [Synth 8-4471] merging register 'r3_reg[23:0]' into 'r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:155]
INFO: [Synth 8-802] inferred FSM for state register 'read_stage_reg' in module 'TopModule_datapath'
WARNING: [Synth 8-327] inferring latch for variable 'o_intr_reg' [D:/Thesis/Src/modules/TopModule/TopModule_controller.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 PROCESS |                               01 |                               01
                    READ |                               10 |                               10
                  FINISH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'TopModule_controller'
WARNING: [Synth 8-327] inferring latch for variable 'read_en_reg' [D:/Thesis/Src/modules/TopModule/TopModule_controller.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'cum_en_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
               START_ROW |                          0000100 |                              010
                  SUM_EN |                          0001000 |                              011
                  CUM_EN |                          0010000 |                              100
              FINISH_ALL |                          0100000 |                              101
                  iSTATE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'R2_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'sum_en_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'start_en_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'ld_en_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/common/R2/R2_controller.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/common/R2/R2_sum.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'cum_en_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
               START_ROW |                          0000100 |                              010
                  SUM_EN |                          0001000 |                              011
                  CUM_EN |                          0010000 |                              100
              FINISH_ALL |                          0100000 |                              101
                  iSTATE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'R4_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'sum_en_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'start_en_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'ld_en_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/common/R4/R4_controller.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/common/R4/R4_sum.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'cum_en_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
               START_ROW |                          0000100 |                              010
                  SUM_EN |                          0001000 |                              011
                  CUM_EN |                          0010000 |                              100
              FINISH_ALL |                          0100000 |                              101
                  iSTATE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'R6_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'sum_en_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'start_en_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'ld_en_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/common/R6/R6_controller.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/common/R6/R6_sum.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_5x5_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_3x3_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:26]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                COUNTING |                            00010 |                              001
              START_READ |                            00100 |                              010
                 READING |                            01000 |                              011
                  FINISH |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Joint_histogram_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'finish_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'read_en_reg' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_7x7_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_9x9_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_11x11_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_datapath.v:169]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_datapath.v:219]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_13x13_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:44]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_stage_reg' using encoding 'sequential' in module 'TopModule_datapath'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1077.902 ; gain = 765.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |Median_filter_5x5_calc       |           2|     11010|
|2     |Data_modulate_5x5            |           1|       877|
|3     |Median_filter_7x7_calc__GCB0 |           1|     29261|
|4     |Median_filter_7x7_calc__GCB1 |           1|      8062|
|5     |Data_modulate_7x7            |           1|      1391|
|6     |Median_processing__GC0       |           1|      3535|
|7     |Joint_histogram              |           3|     12013|
|8     |TopModule_datapath__GCB0     |           1|     35191|
|9     |R4_NIRD                      |           1|     12490|
|10    |TopModule_controller         |           1|        16|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 249   
	   2 Input      9 Bit       Adders := 24    
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 31    
	   2 Input      2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 116   
	               16 Bit    Registers := 615   
	               15 Bit    Registers := 11    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 48    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 249   
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 3083  
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 44    
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 611   
+---RAMs : 
	               3K Bit         RAMs := 3     
	             1024 Bit         RAMs := 66    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 15    
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 15    
	   2 Input     13 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 385   
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 1640  
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 48    
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 77    
	   5 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 57    
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1005  
	   5 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 48    
	   7 Input      1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopModule_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module Data_modulate_5x5_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 50    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
Module Node__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Median_filter_5x5_calc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 80    
	                1 Bit    Registers := 5     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module Data_modulate_7x7_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 98    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
Module Node__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__386 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__385 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__384 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__383 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__382 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__381 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__380 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__379 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__378 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__377 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__376 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__375 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__374 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__373 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__372 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__371 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__370 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__369 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__368 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__367 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__366 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__365 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__364 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__363 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__362 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__361 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__360 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__359 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__358 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__357 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__419 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__418 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__417 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__416 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__415 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__414 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__413 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__412 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__411 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__410 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__409 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__408 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__407 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__406 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__405 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__404 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__403 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__402 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__401 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__400 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__399 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__398 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__396 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__395 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__394 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__393 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__392 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__391 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__390 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__389 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__388 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__387 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__452 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__451 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__450 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__449 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__448 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__447 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__446 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__445 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__444 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__443 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__442 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__441 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__440 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__439 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__438 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__437 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__436 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__435 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__434 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__433 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__432 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__431 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__430 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__429 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__428 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__427 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__426 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__425 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__424 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__423 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__422 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__421 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__420 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__485 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__484 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__483 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__482 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__481 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__480 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__479 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__478 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__477 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__476 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__475 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__474 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__473 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__472 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__471 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__470 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__469 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__468 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__467 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__466 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__465 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__464 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__463 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__462 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__461 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__460 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__459 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__458 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__457 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__456 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__455 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__454 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__453 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__518 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__517 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__516 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__515 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__514 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__513 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__512 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__511 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__510 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__509 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__508 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__507 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__506 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__505 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__504 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__503 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__502 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__501 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__500 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__499 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__498 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__497 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__496 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__495 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__494 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__493 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__492 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__491 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__490 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__489 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__488 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__487 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__486 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__519 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__584 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__583 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__582 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__581 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__580 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__579 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__578 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__577 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__576 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__575 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__574 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__573 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__572 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__571 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__570 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__569 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__568 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__567 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__566 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__565 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__564 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__563 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__562 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__561 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__560 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__559 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__558 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__557 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__556 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__555 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__554 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__553 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__552 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__617 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__616 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__615 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__614 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__613 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__612 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__611 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__610 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__609 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__608 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__607 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__606 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__605 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__604 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__603 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__602 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__601 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__600 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__599 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__598 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__597 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__596 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__595 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__594 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__593 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__592 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__591 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__590 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__589 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__588 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__587 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__586 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__585 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Node__551 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__550 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__549 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__548 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__547 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__546 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__545 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__544 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__543 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__542 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__541 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__540 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__524 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__523 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__522 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__527 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__526 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__525 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__530 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__529 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__528 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__533 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__532 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__531 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
Module Node__536 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__535 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__534 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__539 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__538 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__537 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__520 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__521 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__618 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SortAscending7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 40    
	                1 Bit    Registers := 4     
Module Median_filter_7x7_calc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 152   
	                1 Bit    Registers := 4     
Module mux_2_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Preparation_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module Data_modulate_3x3_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module Node__627 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__626 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__625 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__630 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__629 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__628 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__633 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__632 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__631 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__622 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__623 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__636 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__635 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__634 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__624 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__619 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__620 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Node__621 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Median_filter_3x3_calc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
	                1 Bit    Registers := 4     
Module Joint_histogram_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module dff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Joint_histogram_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 201   
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 202   
Module mux_2_1__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__239 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__238 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__237 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__236 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__235 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__234 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__233 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__232 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__231 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__230 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__229 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__228 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__227 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__226 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__225 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__224 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__223 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__222 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__221 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__220 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__219 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__218 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__217 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__216 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_8_rows__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux_2_1__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__206 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__209 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__208 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__207 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__212 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__211 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__210 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__215 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__214 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__213 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_8_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shift_registers__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module shift_registers__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module shift_registers__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module Window_buffer_7x7_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module dff__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Window_buffer_7x7_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 56    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Window_buffer_9x9_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module dff__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Window_buffer_9x9_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 90    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Interpolation_calc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_R_x__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                3 Bit    Registers := 2     
Module Interpolation_calc__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_R_x__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                3 Bit    Registers := 2     
Module dff__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module R4_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module dff__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sum__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module sum_cumulative__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module R4_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 9     
	                8 Bit    Registers := 21    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dff__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NI_calc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_registers__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module riu2_mapping__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module dff__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_registers__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module riu2_mapping 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux_2_1__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_12_rows_ci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module R2_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module dff__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module plus_1__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module sum_cumulative 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module R2_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MRELBP_CI_R2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module R4_controller__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module dff__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module dff__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sum__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module sum_cumulative__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module R4_sum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 9     
	                8 Bit    Registers := 21    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MRELBP_CI_R4 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module R6_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module dff__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module dff__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module dff__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sum__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module sum_cumulative__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module R6_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 13    
	                8 Bit    Registers := 26    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MRELBP_CI_R6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux_2_1__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_4_rows__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux_2_1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_4_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shift_registers 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shift_registers__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module shift_registers__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module shift_registers__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module shift_registers__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module shift_registers__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module Window_buffer_5x5_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module dff__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Window_buffer_5x5_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 30    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Window_buffer_3x3_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module dff__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Window_buffer_3x3_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Interpolation_R_x 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 24    
	                3 Bit    Registers := 2     
Module Interpolation_calc 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_R_x__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                3 Bit    Registers := 2     
Module R2_controller__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module dff__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module plus_1__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module sum_cumulative__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module R2_sum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dff__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module NI_calc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NI 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_registers__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module riu2_mapping__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module dff__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_registers__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module riu2_mapping__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module shift_registers__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shift_registers__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shift_registers__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module shift_registers__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module mux_2_1__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_12_rows__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux_2_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_2_1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Line_buffer_datapath__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_12_rows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shift_registers__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 26    
Module shift_registers__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_registers__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module Window_buffer_11x11_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module dff__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Window_buffer_11x11_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 132   
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dff__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module Window_buffer_13x13_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 182   
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Window_buffer_13x13_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module Interpolation_calc__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_R_x__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                3 Bit    Registers := 2     
Module Interpolation_calc__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_calc__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 5     
Module Interpolation_R_x__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                3 Bit    Registers := 2     
Module R6_controller__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module dff__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module plus_1__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module plus_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sum__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module dff__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sum__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module dff__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module dff__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sum__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module dff__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sum__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module sum_cumulative__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module R6_sum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 13    
	                8 Bit    Registers := 26    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dff__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module dff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD_calc__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RD__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NI_calc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NI__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_registers__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module riu2_mapping__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module dff__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sum__parameterized3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module dff__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sum__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module dff__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sum__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module dff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_registers__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module riu2_mapping__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module shift_registers__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module shift_registers__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module TopModule_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SA1/p1_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA1/p2_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA1/p3_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p1_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p1_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_done_o_reg) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sn2_max_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_mid_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_mid_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_mid_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_out4_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_out4_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p4_sa2_out4_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p2_max_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (SA2/p3_max_o_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[6]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[5]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[4]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[3]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[2]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[1]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p2_sa2_max_reg[0]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_max_reg[7]) is unused and will be removed from module SortAscending7__12.
WARNING: [Synth 8-3332] Sequential element (p3_sa2_max_reg[6]) is unused and will be removed from module SortAscending7__12.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/counter_reg[9]' (FDC) to 'MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/counter_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MEDIAN_PROCESSINGi_2/\MEDIAN_PREPARATION/counter_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (JOINT_DATAPATH/\rd_delay_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (JOINT_DATAPATH/\ci_delay_reg[1] )
INFO: [Synth 8-4471] merging register 'NI2/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI3/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI4/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI5/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI6/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI7/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI8/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/dff.v:8]
DSP Report: Generating DSP NI1/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI1/scaled_S_r2_reg is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: operator NI1/scaled_S_r20 is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: Generating DSP NI2/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI2/scaled_S_r2_reg is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: operator NI2/scaled_S_r20 is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: Generating DSP NI3/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI3/scaled_S_r2_reg is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: operator NI3/scaled_S_r20 is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: Generating DSP NI4/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI4/scaled_S_r2_reg is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: operator NI4/scaled_S_r20 is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: Generating DSP NI5/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI5/scaled_S_r2_reg is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: operator NI5/scaled_S_r20 is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: Generating DSP NI6/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI6/scaled_S_r2_reg is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: operator NI6/scaled_S_r20 is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: Generating DSP NI7/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI7/scaled_S_r2_reg is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: operator NI7/scaled_S_r20 is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: Generating DSP NI8/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI8/scaled_S_r2_reg is absorbed into DSP NI8/scaled_S_r2_reg.
DSP Report: operator NI8/scaled_S_r20 is absorbed into DSP NI8/scaled_S_r2_reg.
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:28]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:29]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:31]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:36]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:37]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:38]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:43]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:44]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:46]
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/data_o_reg.
INFO: [Synth 8-4471] merging register 'NI2/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI3/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI4/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI5/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI6/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI7/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI8/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP NI1/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI1/scaled_S_r2_reg is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: operator NI1/scaled_S_r20 is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: Generating DSP NI2/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI2/scaled_S_r2_reg is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: operator NI2/scaled_S_r20 is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: Generating DSP NI3/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI3/scaled_S_r2_reg is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: operator NI3/scaled_S_r20 is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: Generating DSP NI4/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI4/scaled_S_r2_reg is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: operator NI4/scaled_S_r20 is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: Generating DSP NI5/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI5/scaled_S_r2_reg is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: operator NI5/scaled_S_r20 is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: Generating DSP NI6/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI6/scaled_S_r2_reg is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: operator NI6/scaled_S_r20 is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: Generating DSP NI7/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI7/scaled_S_r2_reg is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: operator NI7/scaled_S_r20 is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: Generating DSP NI8/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI8/scaled_S_r2_reg is absorbed into DSP NI8/scaled_S_r2_reg.
DSP Report: operator NI8/scaled_S_r20 is absorbed into DSP NI8/scaled_S_r2_reg.
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:110]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:111]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:113]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:119]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:120]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:121]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:126]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:127]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:129]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:138]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:139]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:141]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:146]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:147]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:148]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:153]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:154]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:156]
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/data_o_reg.
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[0]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[1]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[2]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[3]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[4]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[5]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[6]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[7]' (FDR) to 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[0]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[0]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[1]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[1]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[2]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[2]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[3]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[3]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[4]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[4]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[5]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[5]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[5]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[6]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[6]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[6]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[7]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[7]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[7]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[0]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[0]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[0]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[1]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[1]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[1]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[2]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[2]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[2]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[3]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[3]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[3]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[4]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[4]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[4]'
INFO: [Synth 8-3886] merging instance 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[5]' (FDR) to 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R6_NI_RD/\INTERPOLATION_R_6/INTER_R2_45/r2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/\INTERPOLATION_R_6/INTER_R2_45/r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r3_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/SHIFT_S7_R4/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/SHIFT_S5_R4/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/SHIFT_S3_R4/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/SHIFT_S1_R4/\data_out_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'NI2/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI3/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI4/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI5/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI6/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI7/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
INFO: [Synth 8-4471] merging register 'NI8/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/dff.v:8]
DSP Report: Generating DSP NI1/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI1/scaled_S_r2_reg is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: operator NI1/scaled_S_r20 is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: Generating DSP NI2/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI2/scaled_S_r2_reg is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: operator NI2/scaled_S_r20 is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: Generating DSP NI3/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI3/scaled_S_r2_reg is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: operator NI3/scaled_S_r20 is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: Generating DSP NI4/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI4/scaled_S_r2_reg is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: operator NI4/scaled_S_r20 is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: Generating DSP NI5/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI5/scaled_S_r2_reg is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: operator NI5/scaled_S_r20 is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: Generating DSP NI6/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI6/scaled_S_r2_reg is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: operator NI6/scaled_S_r20 is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: Generating DSP NI7/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI7/scaled_S_r2_reg is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: operator NI7/scaled_S_r20 is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: Generating DSP NI8/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI8/scaled_S_r2_reg is absorbed into DSP NI8/scaled_S_r2_reg.
DSP Report: operator NI8/scaled_S_r20 is absorbed into DSP NI8/scaled_S_r2_reg.
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:55]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:56]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:58]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:63]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:64]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:65]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:70]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:71]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:73]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:82]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:83]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:85]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:90]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:91]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:92]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:97]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:98]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:100]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/data_o_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\INTERPOLATION_R_4/INTER_R2_45/r2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTERPOLATION_R_4/INTER_R2_45/r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHIFT_S7_R4/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHIFT_S5_R4/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHIFT_S3_R4/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHIFT_S1_R4/\data_out_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:40 . Memory (MB): peak = 1077.902 ; gain = 765.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+-----------+----------------------+-----------------------------+
|Module Name              | RTL Object | Inference | Size (Depth x Width) | Primitives                  | 
+-------------------------+------------+-----------+----------------------+-----------------------------+
|TopModule_datapath__GCB0 | ram_r2_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
|TopModule_datapath__GCB0 | ram_r4_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
|TopModule_datapath__GCB0 | ram_r6_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
+-------------------------+------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/i_0/MEDIAN_PREPARATION/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/i_1/MEDIAN_PREPARATION/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/i_2/MEDIAN_PREPARATION/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/i_3/MEDIAN_PREPARATION/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/i_4/MEDIAN_PREPARATION/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/i_5/MEDIAN_PREPARATION/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_0/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_1/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_2/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_4/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/i_6/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_0/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_1/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_2/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_4/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_6/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/i_7/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_0/BUFFER_12_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_1/BUFFER_12_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_2/BUFFER_12_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_3/BUFFER_12_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_4/BUFFER_12_ROWS/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_5/BUFFER_12_ROWS/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_6/BUFFER_12_ROWS/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_7/BUFFER_12_ROWS/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_8/BUFFER_12_ROWS/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_9/BUFFER_12_ROWS/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/CI_TOP/i_10/BUFFER_12_ROWS/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R2_NI_RD/i_0/BUFFER_4_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R2_NI_RD/i_1/BUFFER_4_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R2_NI_RD/i_2/BUFFER_4_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R2_NI_RD/i_21/BUFFER_4_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R2_NI_RD/i_22/BUFFER_4_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R2_NI_RD/i_23/BUFFER_4_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_0/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_1/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_2/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_4/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_6/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_7/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_8/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_9/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_12_ROWS_5x5/i_10/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_0/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_1/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_2/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_4/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_6/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_7/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_8/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_9/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_10/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/R6_NI_RD/BUFFER_8_ROWS_7x7/i_11/gen_line_buffers[11].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |Median_filter_5x5_calc       |           2|     13437|
|2     |Data_modulate_5x5            |           1|       593|
|3     |Median_filter_7x7_calc__GCB0 |           1|     36049|
|4     |Median_filter_7x7_calc__GCB1 |           1|     10301|
|5     |Data_modulate_7x7            |           1|      1090|
|6     |Median_processing__GC0       |           1|      2684|
|7     |Joint_histogram              |           3|     10588|
|8     |TopModule_datapath__GCB0     |           1|     19492|
|9     |R4_NIRD                      |           1|      7127|
|10    |TopModule_controller         |           1|        15|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:55 . Memory (MB): peak = 1077.902 ; gain = 765.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:03:09 . Memory (MB): peak = 1100.594 ; gain = 787.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Line_buffer_datapath: | mem_reg    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------+------------+-----------+----------------------+-----------------------------+
|Module Name              | RTL Object | Inference | Size (Depth x Width) | Primitives                  | 
+-------------------------+------------+-----------+----------------------+-----------------------------+
|TopModule_datapath__GCB0 | ram_r2_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
|TopModule_datapath__GCB0 | ram_r4_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
|TopModule_datapath__GCB0 | ram_r6_reg | Implied   | 256 x 16             | RAM64X1D x 4  RAM64M x 20   | 
+-------------------------+------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |Median_filter_5x5_calc   |           2|     13437|
|2     |Data_modulate_5x5        |           1|       593|
|3     |Data_modulate_7x7        |           1|      1090|
|4     |Median_processing__GC0   |           1|      2684|
|5     |Joint_histogram          |           2|     10586|
|6     |TopModule_datapath__GCB0 |           1|     19492|
|7     |R4_NIRD                  |           1|      7127|
|8     |TopModule_controller     |           1|        15|
|9     |Joint_histogram__1       |           1|     10588|
|10    |TopModule_GT0            |           1|     46350|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MEDIAN_PROCESSINGi_2/MEDIAN_PREPARATION/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_TopModule_datapathi_3/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:03:40 . Memory (MB): peak = 1116.848 ; gain = 804.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |Median_filter_5x5_calc   |           2|      5034|
|2     |Data_modulate_5x5        |           1|       505|
|3     |Data_modulate_7x7        |           1|       933|
|4     |Median_processing__GC0   |           1|      1220|
|5     |Joint_histogram          |           2|      7924|
|6     |TopModule_datapath__GCB0 |           1|     10866|
|7     |R4_NIRD                  |           1|      3605|
|8     |TopModule_controller     |           1|         9|
|9     |Joint_histogram__1       |           1|      7926|
|10    |TopModule_GT0            |           1|     19052|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[1] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[2] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[2]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[3] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[3]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[4] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[4]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[5] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[5]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[6] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[6]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[7] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[7]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[8] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[8]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[9] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[9]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[10] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[10]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[11] is being inverted and renamed to inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[11]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[1] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[2] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[2]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[3] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[3]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[4] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[4]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[5] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[5]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[6] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[6]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[7] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[7]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[8] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[8]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[9] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[9]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[10] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[10]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[11] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[11]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[1] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[2] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[2]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[3] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[3]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[4] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[4]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[5] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[5]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[6] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[6]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[7] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[7]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[8] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[8]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[9] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[9]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[10] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[10]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[11] is being inverted and renamed to inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[11]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[1] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[2] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[2]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[3] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[3]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[4] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[4]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[5] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[5]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[6] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[6]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[7] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[7]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[8] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[8]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[9] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[9]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[10] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[10]_inv.
INFO: [Synth 8-5365] Flop inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[11] is being inverted and renamed to inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[11]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:09 ; elapsed = 00:03:57 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:09 ; elapsed = 00:03:57 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:04:06 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:19 ; elapsed = 00:04:06 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:20 ; elapsed = 00:04:08 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:20 ; elapsed = 00:04:08 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA10/p1_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA10/p1_S4_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA11/p1_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/p4_done_o_reg                   | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/p1_sa7_max_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA1/p1_S5_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA1/p1_S4_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA2/p1_S5_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA2/p1_S4_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA3/p1_S5_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA3/p1_S4_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA4/p1_S4_reg[7]         | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA5/p1_S5_reg[7]         | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA5/p1_S4_reg[7]         | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA10/p1_S5_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA10/p1_S4_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA11/p1_S5_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p4_done_o_reg            | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_sa7_max_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S11_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S12_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S13_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S16_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S17_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S18_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S21_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S22_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S23_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/SA1/p1_S5_reg[7]           | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/SA1/p1_S4_reg[7]           | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p4_S7_reg[7]               | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p4_S6_reg[7]               | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA8/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA8/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/SA1/p1_S5_reg[7]           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/SA1/p1_S4_reg[7]           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p4_S7_reg[7]               | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p4_S6_reg[7]               | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/SA1/p1_S5_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/SA1/p1_S4_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p4_S7_reg[7]               | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p4_S6_reg[7]               | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p4_S7_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p4_S6_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p4_S7_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p4_S6_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S3_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S1_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S2_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S3_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S1_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S2_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa12_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa11_S6_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S1_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S2_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S3_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa10_S7_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_3x3/MEDIAN_3X3_CALC/p4_done_i_reg                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S2_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S6_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S2_window_reg[5][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S3_window_reg[5][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S7_window_reg[5][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S8_window_reg[5][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[11]                                           | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_RD_PROGRESS_DONE/data_out_reg[0]                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_3/S5_shift_3_reg[7]                                        | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S3_shift_3_reg[7]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S5_shift_3_reg[7]                                        | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S7_shift_3_reg[7]                                        | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S1_shift_3_reg[0]                                        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_3/S1_shift_3_reg[1]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_3/S7_shift_1_reg[0]                                        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_3/S3_shift_1_reg[0]                                        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/RD_CALC_R4/RD1/done_o_reg                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R2_TOP/R2_SUM/sum2_reg[10]                                                   | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R2_TOP/R2_SUM/central_6_reg[7]                                               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[11]                                                   | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/central_reg[8][7]                                              | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[11]                                                   | 13     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/central_reg[10][7]                                             | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/R2_PATCH_SUM/R2_SUM/sum2_reg[10]                                           | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/INTERPOLATION_R_1/S1_shift_3_reg[0]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[0]                               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[0]                               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/RD_CALC_R2/progress_done_o_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S2_window_reg[7][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S3_window_reg[7][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S9_window_reg[7][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S10_window_reg[7][7] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S2_window_reg[9][7]  | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S3_window_reg[9][7]  | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S11_window_reg[9][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S12_window_reg[9][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[11]                                           | 13     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_RD_PROGRESS_DONE/data_out_reg[0]                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S3_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S5_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S7_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S3_shift_3_reg[7]                                        | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S5_shift_3_reg[7]                                        | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S7_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S1_shift_3_reg[0]                                        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S1_shift_3_reg[1]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/RD_CALC_R6/RD1/done_o_reg                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA1_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA2_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA4_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA6_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA7_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DONE_3x3_O/data_o_reg[0]                                             | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DATA1/data_o_reg[7]                                                | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DATA2/data_o_reg[7]                                                | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DATA3/data_o_reg[7]                                                | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DONE_O/data_o_reg[0]                                               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DONE_5x5_O/data_o_reg[0]                                             | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA1_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA2_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA3_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA6_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA9_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA10_5x5/data_o_reg[7]                                             | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA11_5x5/data_o_reg[7]                                             | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/SHIFT_CI_R4/data_o_reg[0]                                                           | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/SHIFT_CI_R6/data_o_reg[0]                                                           | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |  1103|
|3     |DSP48E1_2  |    20|
|4     |DSP48E1_5  |    40|
|5     |DSP48E1_6  |    40|
|6     |DSP48E1_7  |    20|
|7     |DSP48E1_8  |     4|
|8     |LUT1       |    35|
|9     |LUT2       |  2329|
|10    |LUT3       |  7415|
|11    |LUT4       |  3554|
|12    |LUT5       |  5613|
|13    |LUT6       | 12259|
|14    |MUXF7      |  3696|
|15    |MUXF8      |  1728|
|16    |RAM64M     |    60|
|17    |RAM64X1D   |    12|
|18    |RAMB18E1   |    58|
|19    |RAMB18E1_1 |     5|
|20    |SRL16E     |  1216|
|21    |SRLC32E    |    61|
|22    |FDCE       |   184|
|23    |FDRE       | 25591|
|24    |FDSE       |    53|
|25    |LD         |   918|
|26    |IBUF       |    12|
|27    |OBUF       |    18|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------+------------------------------------+------+
|      |Instance                                    |Module                              |Cells |
+------+--------------------------------------------+------------------------------------+------+
|1     |top                                         |                                    | 66045|
|2     |  inst_TopModule_controller                 |TopModule_controller                |    10|
|3     |  inst_TopModule_datapath                   |TopModule_datapath                  | 66004|
|4     |    CI_TOP                                  |CI_top                              |  2375|
|5     |      BUFFER_12_ROWS                        |Buffer_12_rows_ci                   |   837|
|6     |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_2060                    |    71|
|7     |          controller_inst                   |Line_buffer_controller_2171         |     3|
|8     |            SHIFT_DONE                      |dff_2179                            |     3|
|9     |          datapath_inst                     |Line_buffer_datapath_2172           |    67|
|10    |            COUNTER_I                       |plus_1_2173                         |    23|
|11    |              PLUS_1_DFF                    |dff__parameterized0_2178            |    23|
|12    |            COUNTER_RD_POINTER              |plus_1_2174                         |    16|
|13    |              PLUS_1_DFF                    |dff__parameterized0_2177            |    16|
|14    |            COUNTER_WR_POINTER              |plus_1_2175                         |    15|
|15    |              PLUS_1_DFF                    |dff__parameterized0_2176            |    15|
|16    |        \gen_line_buffers[10].LINE_BUFFER   |Line_buffer_2061                    |    68|
|17    |          controller_inst                   |Line_buffer_controller_2162         |     3|
|18    |            SHIFT_DONE                      |dff_2170                            |     3|
|19    |          datapath_inst                     |Line_buffer_datapath_2163           |    64|
|20    |            COUNTER_I                       |plus_1_2164                         |    21|
|21    |              PLUS_1_DFF                    |dff__parameterized0_2169            |    21|
|22    |            COUNTER_RD_POINTER              |plus_1_2165                         |    16|
|23    |              PLUS_1_DFF                    |dff__parameterized0_2168            |    16|
|24    |            COUNTER_WR_POINTER              |plus_1_2166                         |    14|
|25    |              PLUS_1_DFF                    |dff__parameterized0_2167            |    14|
|26    |        \gen_line_buffers[11].LINE_BUFFER   |Line_buffer_2062                    |    66|
|27    |          controller_inst                   |Line_buffer_controller_2153         |     1|
|28    |            SHIFT_DONE                      |dff_2161                            |     1|
|29    |          datapath_inst                     |Line_buffer_datapath_2154           |    64|
|30    |            COUNTER_I                       |plus_1_2155                         |    21|
|31    |              PLUS_1_DFF                    |dff__parameterized0_2160            |    21|
|32    |            COUNTER_RD_POINTER              |plus_1_2156                         |    16|
|33    |              PLUS_1_DFF                    |dff__parameterized0_2159            |    16|
|34    |            COUNTER_WR_POINTER              |plus_1_2157                         |    14|
|35    |              PLUS_1_DFF                    |dff__parameterized0_2158            |    14|
|36    |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_2063                    |    68|
|37    |          controller_inst                   |Line_buffer_controller_2144         |     3|
|38    |            SHIFT_DONE                      |dff_2152                            |     3|
|39    |          datapath_inst                     |Line_buffer_datapath_2145           |    64|
|40    |            COUNTER_I                       |plus_1_2146                         |    21|
|41    |              PLUS_1_DFF                    |dff__parameterized0_2151            |    21|
|42    |            COUNTER_RD_POINTER              |plus_1_2147                         |    16|
|43    |              PLUS_1_DFF                    |dff__parameterized0_2150            |    16|
|44    |            COUNTER_WR_POINTER              |plus_1_2148                         |    14|
|45    |              PLUS_1_DFF                    |dff__parameterized0_2149            |    14|
|46    |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_2064                    |    68|
|47    |          controller_inst                   |Line_buffer_controller_2135         |     3|
|48    |            SHIFT_DONE                      |dff_2143                            |     3|
|49    |          datapath_inst                     |Line_buffer_datapath_2136           |    64|
|50    |            COUNTER_I                       |plus_1_2137                         |    21|
|51    |              PLUS_1_DFF                    |dff__parameterized0_2142            |    21|
|52    |            COUNTER_RD_POINTER              |plus_1_2138                         |    16|
|53    |              PLUS_1_DFF                    |dff__parameterized0_2141            |    16|
|54    |            COUNTER_WR_POINTER              |plus_1_2139                         |    14|
|55    |              PLUS_1_DFF                    |dff__parameterized0_2140            |    14|
|56    |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_2065                    |    68|
|57    |          controller_inst                   |Line_buffer_controller_2126         |     3|
|58    |            SHIFT_DONE                      |dff_2134                            |     3|
|59    |          datapath_inst                     |Line_buffer_datapath_2127           |    64|
|60    |            COUNTER_I                       |plus_1_2128                         |    21|
|61    |              PLUS_1_DFF                    |dff__parameterized0_2133            |    21|
|62    |            COUNTER_RD_POINTER              |plus_1_2129                         |    16|
|63    |              PLUS_1_DFF                    |dff__parameterized0_2132            |    16|
|64    |            COUNTER_WR_POINTER              |plus_1_2130                         |    14|
|65    |              PLUS_1_DFF                    |dff__parameterized0_2131            |    14|
|66    |        \gen_line_buffers[4].LINE_BUFFER    |Line_buffer_2066                    |    68|
|67    |          controller_inst                   |Line_buffer_controller_2117         |     3|
|68    |            SHIFT_DONE                      |dff_2125                            |     3|
|69    |          datapath_inst                     |Line_buffer_datapath_2118           |    64|
|70    |            COUNTER_I                       |plus_1_2119                         |    21|
|71    |              PLUS_1_DFF                    |dff__parameterized0_2124            |    21|
|72    |            COUNTER_RD_POINTER              |plus_1_2120                         |    16|
|73    |              PLUS_1_DFF                    |dff__parameterized0_2123            |    16|
|74    |            COUNTER_WR_POINTER              |plus_1_2121                         |    14|
|75    |              PLUS_1_DFF                    |dff__parameterized0_2122            |    14|
|76    |        \gen_line_buffers[5].LINE_BUFFER    |Line_buffer_2067                    |    68|
|77    |          controller_inst                   |Line_buffer_controller_2108         |     3|
|78    |            SHIFT_DONE                      |dff_2116                            |     3|
|79    |          datapath_inst                     |Line_buffer_datapath_2109           |    64|
|80    |            COUNTER_I                       |plus_1_2110                         |    21|
|81    |              PLUS_1_DFF                    |dff__parameterized0_2115            |    21|
|82    |            COUNTER_RD_POINTER              |plus_1_2111                         |    16|
|83    |              PLUS_1_DFF                    |dff__parameterized0_2114            |    16|
|84    |            COUNTER_WR_POINTER              |plus_1_2112                         |    14|
|85    |              PLUS_1_DFF                    |dff__parameterized0_2113            |    14|
|86    |        \gen_line_buffers[6].LINE_BUFFER    |Line_buffer_2068                    |    68|
|87    |          controller_inst                   |Line_buffer_controller_2099         |     3|
|88    |            SHIFT_DONE                      |dff_2107                            |     3|
|89    |          datapath_inst                     |Line_buffer_datapath_2100           |    64|
|90    |            COUNTER_I                       |plus_1_2101                         |    21|
|91    |              PLUS_1_DFF                    |dff__parameterized0_2106            |    21|
|92    |            COUNTER_RD_POINTER              |plus_1_2102                         |    16|
|93    |              PLUS_1_DFF                    |dff__parameterized0_2105            |    16|
|94    |            COUNTER_WR_POINTER              |plus_1_2103                         |    14|
|95    |              PLUS_1_DFF                    |dff__parameterized0_2104            |    14|
|96    |        \gen_line_buffers[7].LINE_BUFFER    |Line_buffer_2069                    |    68|
|97    |          controller_inst                   |Line_buffer_controller_2090         |     3|
|98    |            SHIFT_DONE                      |dff_2098                            |     3|
|99    |          datapath_inst                     |Line_buffer_datapath_2091           |    64|
|100   |            COUNTER_I                       |plus_1_2092                         |    21|
|101   |              PLUS_1_DFF                    |dff__parameterized0_2097            |    21|
|102   |            COUNTER_RD_POINTER              |plus_1_2093                         |    16|
|103   |              PLUS_1_DFF                    |dff__parameterized0_2096            |    16|
|104   |            COUNTER_WR_POINTER              |plus_1_2094                         |    14|
|105   |              PLUS_1_DFF                    |dff__parameterized0_2095            |    14|
|106   |        \gen_line_buffers[8].LINE_BUFFER    |Line_buffer_2070                    |    68|
|107   |          controller_inst                   |Line_buffer_controller_2081         |     3|
|108   |            SHIFT_DONE                      |dff_2089                            |     3|
|109   |          datapath_inst                     |Line_buffer_datapath_2082           |    64|
|110   |            COUNTER_I                       |plus_1_2083                         |    21|
|111   |              PLUS_1_DFF                    |dff__parameterized0_2088            |    21|
|112   |            COUNTER_RD_POINTER              |plus_1_2084                         |    16|
|113   |              PLUS_1_DFF                    |dff__parameterized0_2087            |    16|
|114   |            COUNTER_WR_POINTER              |plus_1_2085                         |    14|
|115   |              PLUS_1_DFF                    |dff__parameterized0_2086            |    14|
|116   |        \gen_line_buffers[9].LINE_BUFFER    |Line_buffer_2071                    |    68|
|117   |          controller_inst                   |Line_buffer_controller_2072         |     3|
|118   |            SHIFT_DONE                      |dff_2080                            |     3|
|119   |          datapath_inst                     |Line_buffer_datapath_2073           |    64|
|120   |            COUNTER_I                       |plus_1_2074                         |    21|
|121   |              PLUS_1_DFF                    |dff__parameterized0_2079            |    21|
|122   |            COUNTER_RD_POINTER              |plus_1_2075                         |    16|
|123   |              PLUS_1_DFF                    |dff__parameterized0_2078            |    16|
|124   |            COUNTER_WR_POINTER              |plus_1_2076                         |    14|
|125   |              PLUS_1_DFF                    |dff__parameterized0_2077            |    14|
|126   |      R2_TOP                                |MRELBP_CI_R2                        |   447|
|127   |        R2_CONTROLLER                       |R2_controller_2043                  |    28|
|128   |        R2_SUM                              |R2_sum_2044                         |   369|
|129   |          COUNTER_PLUS                      |plus_1_2045                         |    41|
|130   |            PLUS_1_DFF                      |dff__parameterized0_2059            |    41|
|131   |          I_START_PLUS                      |plus_1__parameterized1_2046         |     4|
|132   |            PLUS_1_DFF                      |dff__parameterized2_2058            |     4|
|133   |          ROW_PLUS                          |plus_1_2047                         |    17|
|134   |            PLUS_1_DFF                      |dff__parameterized0_2057            |    17|
|135   |          SUM12                             |sum_2048                            |     9|
|136   |            SUM_DFF                         |dff__parameterized3_2056            |     9|
|137   |          SUM1234                           |sum__parameterized0_2049            |    22|
|138   |            SUM_DFF                         |dff__parameterized0_2055            |    10|
|139   |          SUM12345                          |sum__parameterized1_2050            |    22|
|140   |            SUM_DFF                         |dff__parameterized4_2054            |    11|
|141   |          SUM34                             |sum_2051                            |    20|
|142   |            SUM_DFF                         |dff__parameterized3_2053            |    20|
|143   |          SUMO                              |sum_cumulative_2052                 |    57|
|144   |      R4_TOP                                |MRELBP_CI_R4                        |   521|
|145   |        R4_CONTROLLER                       |R4_controller_2018                  |    29|
|146   |        R4_SUM                              |R4_sum_2019                         |   425|
|147   |          COUNTER_PLUS                      |plus_1_2020                         |    41|
|148   |            PLUS_1_DFF                      |dff__parameterized0_2042            |    41|
|149   |          I_START_PLUS                      |plus_1__parameterized0_2021         |     6|
|150   |            PLUS_1_DFF                      |dff__parameterized1_2041            |     6|
|151   |          ROW_PLUS                          |plus_1_2022                         |    15|
|152   |            PLUS_1_DFF                      |dff__parameterized0_2040            |    15|
|153   |          SUM1                              |sum__parameterized2_2023            |    23|
|154   |            SUM_DFF                         |dff__parameterized5_2039            |    12|
|155   |          SUM12                             |sum_2024                            |    11|
|156   |            SUM_DFF                         |dff__parameterized3_2038            |    11|
|157   |          SUM1234                           |sum__parameterized0_2025            |    21|
|158   |            SUM_DFF                         |dff__parameterized0_2037            |    10|
|159   |          SUM34                             |sum_2026                            |     9|
|160   |            SUM_DFF                         |dff__parameterized3_2036            |     9|
|161   |          SUM56                             |sum_2027                            |     9|
|162   |            SUM_DFF                         |dff__parameterized3_2035            |     9|
|163   |          SUM5678                           |sum__parameterized0_2028            |    22|
|164   |            SUM_DFF                         |dff__parameterized0_2034            |    10|
|165   |          SUM78                             |sum_2029                            |    20|
|166   |            SUM_DFF                         |dff__parameterized3_2033            |    20|
|167   |          SUMO                              |sum_cumulative__parameterized0_2030 |    47|
|168   |          SUM_ALL_EXCEPT_9                  |sum__parameterized1_2031            |    24|
|169   |            SUM_DFF                         |dff__parameterized4_2032            |    11|
|170   |      R6_TOP                                |MRELBP_CI_R6                        |   570|
|171   |        R6_CONTROLLER                       |R6_controller_1985                  |    31|
|172   |        R6_SUM                              |R6_sum_1986                         |   455|
|173   |          COUNTER_PLUS                      |plus_1_1987                         |    38|
|174   |            PLUS_1_DFF                      |dff__parameterized0_2017            |    38|
|175   |          I_START_PLUS                      |plus_1__parameterized0_1988         |     6|
|176   |            PLUS_1_DFF                      |dff__parameterized1_2016            |     6|
|177   |          ROW_PLUS                          |plus_1_1989                         |    16|
|178   |            PLUS_1_DFF                      |dff__parameterized0_2015            |    16|
|179   |          SUM1                              |sum__parameterized2_1990            |    26|
|180   |            SUM_DFF                         |dff__parameterized5_2014            |    12|
|181   |          SUM1112                           |sum_1991                            |    20|
|182   |            SUM_DFF                         |dff__parameterized3_2013            |     9|
|183   |          SUM12                             |sum_1992                            |     8|
|184   |            SUM_DFF                         |dff__parameterized3_2012            |     8|
|185   |          SUM1234                           |sum__parameterized0_1993            |    21|
|186   |            SUM_DFF                         |dff__parameterized0_2011            |    10|
|187   |          SUM1_TO_8                         |sum__parameterized1_1994            |    24|
|188   |            SUM_DFF                         |dff__parameterized4_2010            |    11|
|189   |          SUM34                             |sum_1995                            |     8|
|190   |            SUM_DFF                         |dff__parameterized3_2009            |     8|
|191   |          SUM56                             |sum_1996                            |     9|
|192   |            SUM_DFF                         |dff__parameterized3_2008            |     9|
|193   |          SUM5678                           |sum__parameterized0_1997            |    22|
|194   |            SUM_DFF                         |dff__parameterized0_2007            |    10|
|195   |          SUM78                             |sum_1998                            |     9|
|196   |            SUM_DFF                         |dff__parameterized3_2006            |     9|
|197   |          SUM910                            |sum_1999                            |    20|
|198   |            SUM_DFF                         |dff__parameterized3_2005            |     9|
|199   |          SUM9_TO_12                        |sum__parameterized0_2000            |    22|
|200   |            SUM_DFF                         |dff__parameterized0_2004            |    10|
|201   |          SUM9_TO_13                        |sum__parameterized1_2001            |    22|
|202   |            SUM_DFF                         |dff__parameterized4_2003            |    11|
|203   |          SUMO                              |sum_cumulative__parameterized1_2002 |    51|
|204   |    JOINT_R2                                |Joint_histogram                     |  7960|
|205   |      JOINT_CONTROLLER                      |Joint_histogram_controller_1982     |    28|
|206   |      JOINT_DATAPATH                        |Joint_histogram_datapath_1983       |  7901|
|207   |        DONE_I_DELAY                        |dff_1984                            |     2|
|208   |    JOINT_R4                                |Joint_histogram_0                   |  7960|
|209   |      JOINT_CONTROLLER                      |Joint_histogram_controller_1979     |    28|
|210   |      JOINT_DATAPATH                        |Joint_histogram_datapath_1980       |  7901|
|211   |        DONE_I_DELAY                        |dff_1981                            |     2|
|212   |    JOINT_R6                                |Joint_histogram_1                   |  7960|
|213   |      JOINT_CONTROLLER                      |Joint_histogram_controller          |    30|
|214   |      JOINT_DATAPATH                        |Joint_histogram_datapath            |  7899|
|215   |        DONE_I_DELAY                        |dff_1978                            |     2|
|216   |    MEDIAN_PROCESSING                       |Median_processing                   | 30425|
|217   |      MEDIAN_FILTER_3x3                     |Median_filter_3x3                   |   757|
|218   |        MEDIAN_3X3_CALC                     |Median_filter_3x3_calc              |   566|
|219   |          SN3                               |Sorting_network_1960                |     3|
|220   |            N1                              |Node_1969                           |     1|
|221   |            N2                              |Node_1970                           |     1|
|222   |            N3                              |Node_1971                           |     1|
|223   |          SN2                               |Sorting_network_1959                |     3|
|224   |            N1                              |Node_1972                           |     1|
|225   |            N2                              |Node_1973                           |     1|
|226   |            N3                              |Node_1974                           |     1|
|227   |          SN1                               |Sorting_network_1958                |     3|
|228   |            N1                              |Node_1975                           |     1|
|229   |            N2                              |Node_1976                           |     1|
|230   |            N3                              |Node_1977                           |     1|
|231   |          N1                                |Node_1954                           |     1|
|232   |          N2                                |Node_1955                           |     1|
|233   |          SN4                               |Sorting_network_1961                |     3|
|234   |            N1                              |Node_1966                           |     1|
|235   |            N2                              |Node_1967                           |     1|
|236   |            N3                              |Node_1968                           |     1|
|237   |          N3                                |Node_1956                           |     1|
|238   |          N4                                |Node_1957                           |     1|
|239   |          SN5                               |Sorting_network_1962                |     3|
|240   |            N1                              |Node_1963                           |     1|
|241   |            N2                              |Node_1964                           |     1|
|242   |            N3                              |Node_1965                           |     1|
|243   |        MEDIAN_3X3_DATA_MODULATE            |Data_modulate_3x3                   |   191|
|244   |          DATAPATH_3X3                      |Data_modulate_3x3_datapath          |   191|
|245   |            COL_PLUS                        |plus_1_1948                         |    35|
|246   |              PLUS_1_DFF                    |dff__parameterized0_1953            |    35|
|247   |            COUNTER_I                       |plus_1__parameterized0_1949         |     5|
|248   |              PLUS_1_DFF                    |dff__parameterized1_1952            |     5|
|249   |            ROW_PLUS                        |plus_1_1950                         |    33|
|250   |              PLUS_1_DFF                    |dff__parameterized0_1951            |    33|
|251   |      MEDIAN_FILTER_5x5                     |Median_filter_5x5                   |  5409|
|252   |        MEDIAN_5X5_CALC                     |Median_filter_5x5_calc_1738         |  5025|
|253   |          SN1                               |Sorting_network_1756                |     3|
|254   |            N1                              |Node_1776                           |     1|
|255   |            N2                              |Node_1777                           |     1|
|256   |            N3                              |Node_1778                           |     1|
|257   |          SN2                               |Sorting_network_1757                |     2|
|258   |            N1                              |Node_1774                           |     1|
|259   |            N2                              |Node_1775                           |     1|
|260   |          SN3                               |Sorting_network_1758                |     3|
|261   |            N1                              |Node_1771                           |     1|
|262   |            N2                              |Node_1772                           |     1|
|263   |            N3                              |Node_1773                           |     1|
|264   |          SN4                               |Sorting_network_1759                |     3|
|265   |            N1                              |Node_1768                           |     1|
|266   |            N2                              |Node_1769                           |     1|
|267   |            N3                              |Node_1770                           |     1|
|268   |          SN5                               |Sorting_network_1760                |     3|
|269   |            N1                              |Node_1765                           |     1|
|270   |            N2                              |Node_1766                           |     1|
|271   |            N3                              |Node_1767                           |     1|
|272   |          SN6                               |Sorting_network_1761                |     3|
|273   |            N1                              |Node_1762                           |     1|
|274   |            N2                              |Node_1763                           |     1|
|275   |            N3                              |Node_1764                           |     1|
|276   |          SA1                               |SortAscending5_1745                 |   404|
|277   |            SN1                             |Sorting_network_1932                |     3|
|278   |              N1                            |Node_1945                           |     1|
|279   |              N2                            |Node_1946                           |     1|
|280   |              N3                            |Node_1947                           |     1|
|281   |            SN2                             |Sorting_network_1933                |     3|
|282   |              N1                            |Node_1942                           |     1|
|283   |              N2                            |Node_1943                           |     1|
|284   |              N3                            |Node_1944                           |     1|
|285   |            SN3                             |Sorting_network_1934                |     3|
|286   |              N1                            |Node_1939                           |     1|
|287   |              N2                            |Node_1940                           |     1|
|288   |              N3                            |Node_1941                           |     1|
|289   |            SN4                             |Sorting_network_1935                |     3|
|290   |              N1                            |Node_1936                           |     1|
|291   |              N2                            |Node_1937                           |     1|
|292   |              N3                            |Node_1938                           |     1|
|293   |          SA10                              |SortAscending5_1746                 |   356|
|294   |            SN1                             |Sorting_network_1916                |     3|
|295   |              N1                            |Node_1929                           |     1|
|296   |              N2                            |Node_1930                           |     1|
|297   |              N3                            |Node_1931                           |     1|
|298   |            SN2                             |Sorting_network_1917                |     3|
|299   |              N1                            |Node_1926                           |     1|
|300   |              N2                            |Node_1927                           |     1|
|301   |              N3                            |Node_1928                           |     1|
|302   |            SN3                             |Sorting_network_1918                |     3|
|303   |              N1                            |Node_1923                           |     1|
|304   |              N2                            |Node_1924                           |     1|
|305   |              N3                            |Node_1925                           |     1|
|306   |            SN4                             |Sorting_network_1919                |     3|
|307   |              N1                            |Node_1920                           |     1|
|308   |              N2                            |Node_1921                           |     1|
|309   |              N3                            |Node_1922                           |     1|
|310   |          SA11                              |SortAscending5_1747                 |   324|
|311   |            SN1                             |Sorting_network_1901                |     3|
|312   |              N1                            |Node_1913                           |     1|
|313   |              N2                            |Node_1914                           |     1|
|314   |              N3                            |Node_1915                           |     1|
|315   |            SN2                             |Sorting_network_1902                |     3|
|316   |              N1                            |Node_1910                           |     1|
|317   |              N2                            |Node_1911                           |     1|
|318   |              N3                            |Node_1912                           |     1|
|319   |            SN3                             |Sorting_network_1903                |     3|
|320   |              N1                            |Node_1907                           |     1|
|321   |              N2                            |Node_1908                           |     1|
|322   |              N3                            |Node_1909                           |     1|
|323   |            SN4                             |Sorting_network_1904                |     2|
|324   |              N1                            |Node_1905                           |     1|
|325   |              N2                            |Node_1906                           |     1|
|326   |          SA2                               |SortAscending5_1748                 |   404|
|327   |            SN1                             |Sorting_network_1885                |     3|
|328   |              N1                            |Node_1898                           |     1|
|329   |              N2                            |Node_1899                           |     1|
|330   |              N3                            |Node_1900                           |     1|
|331   |            SN2                             |Sorting_network_1886                |     3|
|332   |              N1                            |Node_1895                           |     1|
|333   |              N2                            |Node_1896                           |     1|
|334   |              N3                            |Node_1897                           |     1|
|335   |            SN3                             |Sorting_network_1887                |     3|
|336   |              N1                            |Node_1892                           |     1|
|337   |              N2                            |Node_1893                           |     1|
|338   |              N3                            |Node_1894                           |     1|
|339   |            SN4                             |Sorting_network_1888                |     3|
|340   |              N1                            |Node_1889                           |     1|
|341   |              N2                            |Node_1890                           |     1|
|342   |              N3                            |Node_1891                           |     1|
|343   |          SA3                               |SortAscending5_1749                 |   404|
|344   |            SN1                             |Sorting_network_1869                |     3|
|345   |              N1                            |Node_1882                           |     1|
|346   |              N2                            |Node_1883                           |     1|
|347   |              N3                            |Node_1884                           |     1|
|348   |            SN2                             |Sorting_network_1870                |     3|
|349   |              N1                            |Node_1879                           |     1|
|350   |              N2                            |Node_1880                           |     1|
|351   |              N3                            |Node_1881                           |     1|
|352   |            SN3                             |Sorting_network_1871                |     3|
|353   |              N1                            |Node_1876                           |     1|
|354   |              N2                            |Node_1877                           |     1|
|355   |              N3                            |Node_1878                           |     1|
|356   |            SN4                             |Sorting_network_1872                |     3|
|357   |              N1                            |Node_1873                           |     1|
|358   |              N2                            |Node_1874                           |     1|
|359   |              N3                            |Node_1875                           |     1|
|360   |          SA4                               |SortAscending5_1750                 |   396|
|361   |            SN1                             |Sorting_network_1853                |     3|
|362   |              N1                            |Node_1866                           |     1|
|363   |              N2                            |Node_1867                           |     1|
|364   |              N3                            |Node_1868                           |     1|
|365   |            SN2                             |Sorting_network_1854                |     3|
|366   |              N1                            |Node_1863                           |     1|
|367   |              N2                            |Node_1864                           |     1|
|368   |              N3                            |Node_1865                           |     1|
|369   |            SN3                             |Sorting_network_1855                |     3|
|370   |              N1                            |Node_1860                           |     1|
|371   |              N2                            |Node_1861                           |     1|
|372   |              N3                            |Node_1862                           |     1|
|373   |            SN4                             |Sorting_network_1856                |     3|
|374   |              N1                            |Node_1857                           |     1|
|375   |              N2                            |Node_1858                           |     1|
|376   |              N3                            |Node_1859                           |     1|
|377   |          SA5                               |SortAscending5_1751                 |   396|
|378   |            SN1                             |Sorting_network_1837                |     3|
|379   |              N1                            |Node_1850                           |     1|
|380   |              N2                            |Node_1851                           |     1|
|381   |              N3                            |Node_1852                           |     1|
|382   |            SN2                             |Sorting_network_1838                |     3|
|383   |              N1                            |Node_1847                           |     1|
|384   |              N2                            |Node_1848                           |     1|
|385   |              N3                            |Node_1849                           |     1|
|386   |            SN3                             |Sorting_network_1839                |     3|
|387   |              N1                            |Node_1844                           |     1|
|388   |              N2                            |Node_1845                           |     1|
|389   |              N3                            |Node_1846                           |     1|
|390   |            SN4                             |Sorting_network_1840                |     3|
|391   |              N1                            |Node_1841                           |     1|
|392   |              N2                            |Node_1842                           |     1|
|393   |              N3                            |Node_1843                           |     1|
|394   |          SA6                               |SortAscending5_1752                 |   236|
|395   |            SN1                             |Sorting_network_1826                |     3|
|396   |              N1                            |Node_1834                           |     1|
|397   |              N2                            |Node_1835                           |     1|
|398   |              N3                            |Node_1836                           |     1|
|399   |            SN2                             |Sorting_network_1827                |     3|
|400   |              N1                            |Node_1831                           |     1|
|401   |              N2                            |Node_1832                           |     1|
|402   |              N3                            |Node_1833                           |     1|
|403   |            SN3                             |Sorting_network_1828                |     2|
|404   |              N1                            |Node_1829                           |     1|
|405   |              N2                            |Node_1830                           |     1|
|406   |          SA7                               |SortAscending5_1753                 |   355|
|407   |            SN1                             |Sorting_network_1811                |     3|
|408   |              N1                            |Node_1823                           |     1|
|409   |              N2                            |Node_1824                           |     1|
|410   |              N3                            |Node_1825                           |     1|
|411   |            SN2                             |Sorting_network_1812                |     3|
|412   |              N1                            |Node_1820                           |     1|
|413   |              N2                            |Node_1821                           |     1|
|414   |              N3                            |Node_1822                           |     1|
|415   |            SN3                             |Sorting_network_1813                |     3|
|416   |              N1                            |Node_1817                           |     1|
|417   |              N2                            |Node_1818                           |     1|
|418   |              N3                            |Node_1819                           |     1|
|419   |            SN4                             |Sorting_network_1814                |     2|
|420   |              N1                            |Node_1815                           |     1|
|421   |              N2                            |Node_1816                           |     1|
|422   |          SA8                               |SortAscending5_1754                 |   372|
|423   |            SN1                             |Sorting_network_1795                |     3|
|424   |              N1                            |Node_1808                           |     1|
|425   |              N2                            |Node_1809                           |     1|
|426   |              N3                            |Node_1810                           |     1|
|427   |            SN2                             |Sorting_network_1796                |     3|
|428   |              N1                            |Node_1805                           |     1|
|429   |              N2                            |Node_1806                           |     1|
|430   |              N3                            |Node_1807                           |     1|
|431   |            SN3                             |Sorting_network_1797                |     3|
|432   |              N1                            |Node_1802                           |     1|
|433   |              N2                            |Node_1803                           |     1|
|434   |              N3                            |Node_1804                           |     1|
|435   |            SN4                             |Sorting_network_1798                |     3|
|436   |              N1                            |Node_1799                           |     1|
|437   |              N2                            |Node_1800                           |     1|
|438   |              N3                            |Node_1801                           |     1|
|439   |          SA9                               |SortAscending5_1755                 |   364|
|440   |            SN1                             |Sorting_network_1779                |     3|
|441   |              N1                            |Node_1792                           |     1|
|442   |              N2                            |Node_1793                           |     1|
|443   |              N3                            |Node_1794                           |     1|
|444   |            SN2                             |Sorting_network_1780                |     3|
|445   |              N1                            |Node_1789                           |     1|
|446   |              N2                            |Node_1790                           |     1|
|447   |              N3                            |Node_1791                           |     1|
|448   |            SN3                             |Sorting_network_1781                |     3|
|449   |              N1                            |Node_1786                           |     1|
|450   |              N2                            |Node_1787                           |     1|
|451   |              N3                            |Node_1788                           |     1|
|452   |            SN4                             |Sorting_network_1782                |     3|
|453   |              N1                            |Node_1783                           |     1|
|454   |              N2                            |Node_1784                           |     1|
|455   |              N3                            |Node_1785                           |     1|
|456   |        MEDIAN_5x5_DATA_MODULATE            |Data_modulate_5x5                   |   384|
|457   |          DATAPATH_5X5                      |Data_modulate_5x5_datapath          |   308|
|458   |            COL_PLUS                        |plus_1_1739                         |    10|
|459   |              PLUS_1_DFF                    |dff__parameterized0_1744            |    10|
|460   |            COUNTER_I                       |plus_1__parameterized0_1740         |     3|
|461   |              PLUS_1_DFF                    |dff__parameterized1_1743            |     3|
|462   |            ROW_PLUS                        |plus_1_1741                         |    10|
|463   |              PLUS_1_DFF                    |dff__parameterized0_1742            |    10|
|464   |      MEDIAN_FILTER_7x7                     |Median_filter_7x7                   | 23826|
|465   |        MEDIAN_7x7_CALC                     |Median_filter_7x7_calc              | 23022|
|466   |          SN1                               |Sorting_network                     |     2|
|467   |            N1                              |Node_910                            |     1|
|468   |            N2                              |Node_911                            |     1|
|469   |          SN2                               |Sorting_network_907                 |     3|
|470   |            N1                              |Node                                |     1|
|471   |            N2                              |Node_908                            |     1|
|472   |            N3                              |Node_909                            |     1|
|473   |          CALC75                            |Median_filter_5x5_calc              |  5110|
|474   |            SN1                             |Sorting_network_1546                |     3|
|475   |              N1                            |Node_1566                           |     1|
|476   |              N2                            |Node_1567                           |     1|
|477   |              N3                            |Node_1568                           |     1|
|478   |            SN2                             |Sorting_network_1547                |     2|
|479   |              N1                            |Node_1564                           |     1|
|480   |              N2                            |Node_1565                           |     1|
|481   |            SN3                             |Sorting_network_1548                |     3|
|482   |              N1                            |Node_1561                           |     1|
|483   |              N2                            |Node_1562                           |     1|
|484   |              N3                            |Node_1563                           |     1|
|485   |            SN4                             |Sorting_network_1549                |     3|
|486   |              N1                            |Node_1558                           |     1|
|487   |              N2                            |Node_1559                           |     1|
|488   |              N3                            |Node_1560                           |     1|
|489   |            SN5                             |Sorting_network_1550                |     3|
|490   |              N1                            |Node_1555                           |     1|
|491   |              N2                            |Node_1556                           |     1|
|492   |              N3                            |Node_1557                           |     1|
|493   |            SN6                             |Sorting_network_1551                |     3|
|494   |              N1                            |Node_1552                           |     1|
|495   |              N2                            |Node_1553                           |     1|
|496   |              N3                            |Node_1554                           |     1|
|497   |            SA1                             |SortAscending5_1535                 |   407|
|498   |              SN1                           |Sorting_network_1722                |     3|
|499   |                N1                          |Node_1735                           |     1|
|500   |                N2                          |Node_1736                           |     1|
|501   |                N3                          |Node_1737                           |     1|
|502   |              SN2                           |Sorting_network_1723                |     3|
|503   |                N1                          |Node_1732                           |     1|
|504   |                N2                          |Node_1733                           |     1|
|505   |                N3                          |Node_1734                           |     1|
|506   |              SN3                           |Sorting_network_1724                |     3|
|507   |                N1                          |Node_1729                           |     1|
|508   |                N2                          |Node_1730                           |     1|
|509   |                N3                          |Node_1731                           |     1|
|510   |              SN4                           |Sorting_network_1725                |     3|
|511   |                N1                          |Node_1726                           |     1|
|512   |                N2                          |Node_1727                           |     1|
|513   |                N3                          |Node_1728                           |     1|
|514   |            SA10                            |SortAscending5_1536                 |   356|
|515   |              SN1                           |Sorting_network_1706                |     3|
|516   |                N1                          |Node_1719                           |     1|
|517   |                N2                          |Node_1720                           |     1|
|518   |                N3                          |Node_1721                           |     1|
|519   |              SN2                           |Sorting_network_1707                |     3|
|520   |                N1                          |Node_1716                           |     1|
|521   |                N2                          |Node_1717                           |     1|
|522   |                N3                          |Node_1718                           |     1|
|523   |              SN3                           |Sorting_network_1708                |     3|
|524   |                N1                          |Node_1713                           |     1|
|525   |                N2                          |Node_1714                           |     1|
|526   |                N3                          |Node_1715                           |     1|
|527   |              SN4                           |Sorting_network_1709                |     3|
|528   |                N1                          |Node_1710                           |     1|
|529   |                N2                          |Node_1711                           |     1|
|530   |                N3                          |Node_1712                           |     1|
|531   |            SA11                            |SortAscending5_1537                 |   327|
|532   |              SN1                           |Sorting_network_1691                |     3|
|533   |                N1                          |Node_1703                           |     1|
|534   |                N2                          |Node_1704                           |     1|
|535   |                N3                          |Node_1705                           |     1|
|536   |              SN2                           |Sorting_network_1692                |     3|
|537   |                N1                          |Node_1700                           |     1|
|538   |                N2                          |Node_1701                           |     1|
|539   |                N3                          |Node_1702                           |     1|
|540   |              SN3                           |Sorting_network_1693                |     3|
|541   |                N1                          |Node_1697                           |     1|
|542   |                N2                          |Node_1698                           |     1|
|543   |                N3                          |Node_1699                           |     1|
|544   |              SN4                           |Sorting_network_1694                |     2|
|545   |                N1                          |Node_1695                           |     1|
|546   |                N2                          |Node_1696                           |     1|
|547   |            SA2                             |SortAscending5_1538                 |   404|
|548   |              SN1                           |Sorting_network_1675                |     3|
|549   |                N1                          |Node_1688                           |     1|
|550   |                N2                          |Node_1689                           |     1|
|551   |                N3                          |Node_1690                           |     1|
|552   |              SN2                           |Sorting_network_1676                |     3|
|553   |                N1                          |Node_1685                           |     1|
|554   |                N2                          |Node_1686                           |     1|
|555   |                N3                          |Node_1687                           |     1|
|556   |              SN3                           |Sorting_network_1677                |     3|
|557   |                N1                          |Node_1682                           |     1|
|558   |                N2                          |Node_1683                           |     1|
|559   |                N3                          |Node_1684                           |     1|
|560   |              SN4                           |Sorting_network_1678                |     3|
|561   |                N1                          |Node_1679                           |     1|
|562   |                N2                          |Node_1680                           |     1|
|563   |                N3                          |Node_1681                           |     1|
|564   |            SA3                             |SortAscending5_1539                 |   404|
|565   |              SN1                           |Sorting_network_1659                |     3|
|566   |                N1                          |Node_1672                           |     1|
|567   |                N2                          |Node_1673                           |     1|
|568   |                N3                          |Node_1674                           |     1|
|569   |              SN2                           |Sorting_network_1660                |     3|
|570   |                N1                          |Node_1669                           |     1|
|571   |                N2                          |Node_1670                           |     1|
|572   |                N3                          |Node_1671                           |     1|
|573   |              SN3                           |Sorting_network_1661                |     3|
|574   |                N1                          |Node_1666                           |     1|
|575   |                N2                          |Node_1667                           |     1|
|576   |                N3                          |Node_1668                           |     1|
|577   |              SN4                           |Sorting_network_1662                |     3|
|578   |                N1                          |Node_1663                           |     1|
|579   |                N2                          |Node_1664                           |     1|
|580   |                N3                          |Node_1665                           |     1|
|581   |            SA4                             |SortAscending5_1540                 |   396|
|582   |              SN1                           |Sorting_network_1643                |     3|
|583   |                N1                          |Node_1656                           |     1|
|584   |                N2                          |Node_1657                           |     1|
|585   |                N3                          |Node_1658                           |     1|
|586   |              SN2                           |Sorting_network_1644                |     3|
|587   |                N1                          |Node_1653                           |     1|
|588   |                N2                          |Node_1654                           |     1|
|589   |                N3                          |Node_1655                           |     1|
|590   |              SN3                           |Sorting_network_1645                |     3|
|591   |                N1                          |Node_1650                           |     1|
|592   |                N2                          |Node_1651                           |     1|
|593   |                N3                          |Node_1652                           |     1|
|594   |              SN4                           |Sorting_network_1646                |     3|
|595   |                N1                          |Node_1647                           |     1|
|596   |                N2                          |Node_1648                           |     1|
|597   |                N3                          |Node_1649                           |     1|
|598   |            SA5                             |SortAscending5_1541                 |   396|
|599   |              SN1                           |Sorting_network_1627                |     3|
|600   |                N1                          |Node_1640                           |     1|
|601   |                N2                          |Node_1641                           |     1|
|602   |                N3                          |Node_1642                           |     1|
|603   |              SN2                           |Sorting_network_1628                |     3|
|604   |                N1                          |Node_1637                           |     1|
|605   |                N2                          |Node_1638                           |     1|
|606   |                N3                          |Node_1639                           |     1|
|607   |              SN3                           |Sorting_network_1629                |     3|
|608   |                N1                          |Node_1634                           |     1|
|609   |                N2                          |Node_1635                           |     1|
|610   |                N3                          |Node_1636                           |     1|
|611   |              SN4                           |Sorting_network_1630                |     3|
|612   |                N1                          |Node_1631                           |     1|
|613   |                N2                          |Node_1632                           |     1|
|614   |                N3                          |Node_1633                           |     1|
|615   |            SA6                             |SortAscending5_1542                 |   240|
|616   |              SN1                           |Sorting_network_1616                |     3|
|617   |                N1                          |Node_1624                           |     1|
|618   |                N2                          |Node_1625                           |     1|
|619   |                N3                          |Node_1626                           |     1|
|620   |              SN2                           |Sorting_network_1617                |     3|
|621   |                N1                          |Node_1621                           |     1|
|622   |                N2                          |Node_1622                           |     1|
|623   |                N3                          |Node_1623                           |     1|
|624   |              SN3                           |Sorting_network_1618                |     2|
|625   |                N1                          |Node_1619                           |     1|
|626   |                N2                          |Node_1620                           |     1|
|627   |            SA7                             |SortAscending5_1543                 |   355|
|628   |              SN1                           |Sorting_network_1601                |     3|
|629   |                N1                          |Node_1613                           |     1|
|630   |                N2                          |Node_1614                           |     1|
|631   |                N3                          |Node_1615                           |     1|
|632   |              SN2                           |Sorting_network_1602                |     3|
|633   |                N1                          |Node_1610                           |     1|
|634   |                N2                          |Node_1611                           |     1|
|635   |                N3                          |Node_1612                           |     1|
|636   |              SN3                           |Sorting_network_1603                |     3|
|637   |                N1                          |Node_1607                           |     1|
|638   |                N2                          |Node_1608                           |     1|
|639   |                N3                          |Node_1609                           |     1|
|640   |              SN4                           |Sorting_network_1604                |     2|
|641   |                N1                          |Node_1605                           |     1|
|642   |                N2                          |Node_1606                           |     1|
|643   |            SA8                             |SortAscending5_1544                 |   372|
|644   |              SN1                           |Sorting_network_1585                |     3|
|645   |                N1                          |Node_1598                           |     1|
|646   |                N2                          |Node_1599                           |     1|
|647   |                N3                          |Node_1600                           |     1|
|648   |              SN2                           |Sorting_network_1586                |     3|
|649   |                N1                          |Node_1595                           |     1|
|650   |                N2                          |Node_1596                           |     1|
|651   |                N3                          |Node_1597                           |     1|
|652   |              SN3                           |Sorting_network_1587                |     3|
|653   |                N1                          |Node_1592                           |     1|
|654   |                N2                          |Node_1593                           |     1|
|655   |                N3                          |Node_1594                           |     1|
|656   |              SN4                           |Sorting_network_1588                |     3|
|657   |                N1                          |Node_1589                           |     1|
|658   |                N2                          |Node_1590                           |     1|
|659   |                N3                          |Node_1591                           |     1|
|660   |            SA9                             |SortAscending5_1545                 |   364|
|661   |              SN1                           |Sorting_network_1569                |     3|
|662   |                N1                          |Node_1582                           |     1|
|663   |                N2                          |Node_1583                           |     1|
|664   |                N3                          |Node_1584                           |     1|
|665   |              SN2                           |Sorting_network_1570                |     3|
|666   |                N1                          |Node_1579                           |     1|
|667   |                N2                          |Node_1580                           |     1|
|668   |                N3                          |Node_1581                           |     1|
|669   |              SN3                           |Sorting_network_1571                |     3|
|670   |                N1                          |Node_1576                           |     1|
|671   |                N2                          |Node_1577                           |     1|
|672   |                N3                          |Node_1578                           |     1|
|673   |              SN4                           |Sorting_network_1572                |     3|
|674   |                N1                          |Node_1573                           |     1|
|675   |                N2                          |Node_1574                           |     1|
|676   |                N3                          |Node_1575                           |     1|
|677   |          SA1                               |SortAscending7                      |  1316|
|678   |            SN1                             |Sorting_network_1491                |     3|
|679   |              N1                            |Node_1500                           |     1|
|680   |              N2                            |Node_1501                           |     1|
|681   |              N3                            |Node_1502                           |     1|
|682   |            SN2                             |Sorting_network_1492                |     3|
|683   |              N1                            |Node_1497                           |     1|
|684   |              N2                            |Node_1498                           |     1|
|685   |              N3                            |Node_1499                           |     1|
|686   |            SN3                             |Sorting_network_1493                |     3|
|687   |              N1                            |Node_1494                           |     1|
|688   |              N2                            |Node_1495                           |     1|
|689   |              N3                            |Node_1496                           |     1|
|690   |            SA1                             |SortAscending5_1489                 |   412|
|691   |              SN1                           |Sorting_network_1519                |     3|
|692   |                N1                          |Node_1532                           |     1|
|693   |                N2                          |Node_1533                           |     1|
|694   |                N3                          |Node_1534                           |     1|
|695   |              SN2                           |Sorting_network_1520                |     3|
|696   |                N1                          |Node_1529                           |     1|
|697   |                N2                          |Node_1530                           |     1|
|698   |                N3                          |Node_1531                           |     1|
|699   |              SN3                           |Sorting_network_1521                |     3|
|700   |                N1                          |Node_1526                           |     1|
|701   |                N2                          |Node_1527                           |     1|
|702   |                N3                          |Node_1528                           |     1|
|703   |              SN4                           |Sorting_network_1522                |     3|
|704   |                N1                          |Node_1523                           |     1|
|705   |                N2                          |Node_1524                           |     1|
|706   |                N3                          |Node_1525                           |     1|
|707   |            SA2                             |SortAscending5_1490                 |   383|
|708   |              SN1                           |Sorting_network_1503                |     3|
|709   |                N1                          |Node_1516                           |     1|
|710   |                N2                          |Node_1517                           |     1|
|711   |                N3                          |Node_1518                           |     1|
|712   |              SN2                           |Sorting_network_1504                |     3|
|713   |                N1                          |Node_1513                           |     1|
|714   |                N2                          |Node_1514                           |     1|
|715   |                N3                          |Node_1515                           |     1|
|716   |              SN3                           |Sorting_network_1505                |     3|
|717   |                N1                          |Node_1510                           |     1|
|718   |                N2                          |Node_1511                           |     1|
|719   |                N3                          |Node_1512                           |     1|
|720   |              SN4                           |Sorting_network_1506                |     3|
|721   |                N1                          |Node_1507                           |     1|
|722   |                N2                          |Node_1508                           |     1|
|723   |                N3                          |Node_1509                           |     1|
|724   |          SA10                              |SortAscending7_894                  |  1204|
|725   |            SN1                             |Sorting_network_1446                |     3|
|726   |              N1                            |Node_1454                           |     1|
|727   |              N2                            |Node_1455                           |     1|
|728   |              N3                            |Node_1456                           |     1|
|729   |            SN2                             |Sorting_network_1447                |     3|
|730   |              N1                            |Node_1451                           |     1|
|731   |              N2                            |Node_1452                           |     1|
|732   |              N3                            |Node_1453                           |     1|
|733   |            SN3                             |Sorting_network_1448                |     2|
|734   |              N1                            |Node_1449                           |     1|
|735   |              N2                            |Node_1450                           |     1|
|736   |            SA1                             |SortAscending5_1444                 |   404|
|737   |              SN1                           |Sorting_network_1473                |     3|
|738   |                N1                          |Node_1486                           |     1|
|739   |                N2                          |Node_1487                           |     1|
|740   |                N3                          |Node_1488                           |     1|
|741   |              SN2                           |Sorting_network_1474                |     3|
|742   |                N1                          |Node_1483                           |     1|
|743   |                N2                          |Node_1484                           |     1|
|744   |                N3                          |Node_1485                           |     1|
|745   |              SN3                           |Sorting_network_1475                |     3|
|746   |                N1                          |Node_1480                           |     1|
|747   |                N2                          |Node_1481                           |     1|
|748   |                N3                          |Node_1482                           |     1|
|749   |              SN4                           |Sorting_network_1476                |     3|
|750   |                N1                          |Node_1477                           |     1|
|751   |                N2                          |Node_1478                           |     1|
|752   |                N3                          |Node_1479                           |     1|
|753   |            SA2                             |SortAscending5_1445                 |   380|
|754   |              SN1                           |Sorting_network_1457                |     3|
|755   |                N1                          |Node_1470                           |     1|
|756   |                N2                          |Node_1471                           |     1|
|757   |                N3                          |Node_1472                           |     1|
|758   |              SN2                           |Sorting_network_1458                |     3|
|759   |                N1                          |Node_1467                           |     1|
|760   |                N2                          |Node_1468                           |     1|
|761   |                N3                          |Node_1469                           |     1|
|762   |              SN3                           |Sorting_network_1459                |     3|
|763   |                N1                          |Node_1464                           |     1|
|764   |                N2                          |Node_1465                           |     1|
|765   |                N3                          |Node_1466                           |     1|
|766   |              SN4                           |Sorting_network_1460                |     3|
|767   |                N1                          |Node_1461                           |     1|
|768   |                N2                          |Node_1462                           |     1|
|769   |                N3                          |Node_1463                           |     1|
|770   |          SA11                              |SortAscending7_895                  |  1229|
|771   |            SN1                             |Sorting_network_1400                |     3|
|772   |              N1                            |Node_1409                           |     1|
|773   |              N2                            |Node_1410                           |     1|
|774   |              N3                            |Node_1411                           |     1|
|775   |            SN2                             |Sorting_network_1401                |     3|
|776   |              N1                            |Node_1406                           |     1|
|777   |              N2                            |Node_1407                           |     1|
|778   |              N3                            |Node_1408                           |     1|
|779   |            SN3                             |Sorting_network_1402                |     3|
|780   |              N1                            |Node_1403                           |     1|
|781   |              N2                            |Node_1404                           |     1|
|782   |              N3                            |Node_1405                           |     1|
|783   |            SA1                             |SortAscending5_1398                 |   404|
|784   |              SN1                           |Sorting_network_1428                |     3|
|785   |                N1                          |Node_1441                           |     1|
|786   |                N2                          |Node_1442                           |     1|
|787   |                N3                          |Node_1443                           |     1|
|788   |              SN2                           |Sorting_network_1429                |     3|
|789   |                N1                          |Node_1438                           |     1|
|790   |                N2                          |Node_1439                           |     1|
|791   |                N3                          |Node_1440                           |     1|
|792   |              SN3                           |Sorting_network_1430                |     3|
|793   |                N1                          |Node_1435                           |     1|
|794   |                N2                          |Node_1436                           |     1|
|795   |                N3                          |Node_1437                           |     1|
|796   |              SN4                           |Sorting_network_1431                |     3|
|797   |                N1                          |Node_1432                           |     1|
|798   |                N2                          |Node_1433                           |     1|
|799   |                N3                          |Node_1434                           |     1|
|800   |            SA2                             |SortAscending5_1399                 |   372|
|801   |              SN1                           |Sorting_network_1412                |     3|
|802   |                N1                          |Node_1425                           |     1|
|803   |                N2                          |Node_1426                           |     1|
|804   |                N3                          |Node_1427                           |     1|
|805   |              SN2                           |Sorting_network_1413                |     3|
|806   |                N1                          |Node_1422                           |     1|
|807   |                N2                          |Node_1423                           |     1|
|808   |                N3                          |Node_1424                           |     1|
|809   |              SN3                           |Sorting_network_1414                |     3|
|810   |                N1                          |Node_1419                           |     1|
|811   |                N2                          |Node_1420                           |     1|
|812   |                N3                          |Node_1421                           |     1|
|813   |              SN4                           |Sorting_network_1415                |     3|
|814   |                N1                          |Node_1416                           |     1|
|815   |                N2                          |Node_1417                           |     1|
|816   |                N3                          |Node_1418                           |     1|
|817   |          SA12                              |SortAscending7_896                  |  1229|
|818   |            SN1                             |Sorting_network_1354                |     3|
|819   |              N1                            |Node_1363                           |     1|
|820   |              N2                            |Node_1364                           |     1|
|821   |              N3                            |Node_1365                           |     1|
|822   |            SN2                             |Sorting_network_1355                |     3|
|823   |              N1                            |Node_1360                           |     1|
|824   |              N2                            |Node_1361                           |     1|
|825   |              N3                            |Node_1362                           |     1|
|826   |            SN3                             |Sorting_network_1356                |     3|
|827   |              N1                            |Node_1357                           |     1|
|828   |              N2                            |Node_1358                           |     1|
|829   |              N3                            |Node_1359                           |     1|
|830   |            SA1                             |SortAscending5_1352                 |   404|
|831   |              SN1                           |Sorting_network_1382                |     3|
|832   |                N1                          |Node_1395                           |     1|
|833   |                N2                          |Node_1396                           |     1|
|834   |                N3                          |Node_1397                           |     1|
|835   |              SN2                           |Sorting_network_1383                |     3|
|836   |                N1                          |Node_1392                           |     1|
|837   |                N2                          |Node_1393                           |     1|
|838   |                N3                          |Node_1394                           |     1|
|839   |              SN3                           |Sorting_network_1384                |     3|
|840   |                N1                          |Node_1389                           |     1|
|841   |                N2                          |Node_1390                           |     1|
|842   |                N3                          |Node_1391                           |     1|
|843   |              SN4                           |Sorting_network_1385                |     3|
|844   |                N1                          |Node_1386                           |     1|
|845   |                N2                          |Node_1387                           |     1|
|846   |                N3                          |Node_1388                           |     1|
|847   |            SA2                             |SortAscending5_1353                 |   364|
|848   |              SN1                           |Sorting_network_1366                |     3|
|849   |                N1                          |Node_1379                           |     1|
|850   |                N2                          |Node_1380                           |     1|
|851   |                N3                          |Node_1381                           |     1|
|852   |              SN2                           |Sorting_network_1367                |     3|
|853   |                N1                          |Node_1376                           |     1|
|854   |                N2                          |Node_1377                           |     1|
|855   |                N3                          |Node_1378                           |     1|
|856   |              SN3                           |Sorting_network_1368                |     3|
|857   |                N1                          |Node_1373                           |     1|
|858   |                N2                          |Node_1374                           |     1|
|859   |                N3                          |Node_1375                           |     1|
|860   |              SN4                           |Sorting_network_1369                |     3|
|861   |                N1                          |Node_1370                           |     1|
|862   |                N2                          |Node_1371                           |     1|
|863   |                N3                          |Node_1372                           |     1|
|864   |          SA13                              |SortAscending7_897                  |  1197|
|865   |            SN1                             |Sorting_network_1308                |     3|
|866   |              N1                            |Node_1317                           |     1|
|867   |              N2                            |Node_1318                           |     1|
|868   |              N3                            |Node_1319                           |     1|
|869   |            SN2                             |Sorting_network_1309                |     3|
|870   |              N1                            |Node_1314                           |     1|
|871   |              N2                            |Node_1315                           |     1|
|872   |              N3                            |Node_1316                           |     1|
|873   |            SN3                             |Sorting_network_1310                |     3|
|874   |              N1                            |Node_1311                           |     1|
|875   |              N2                            |Node_1312                           |     1|
|876   |              N3                            |Node_1313                           |     1|
|877   |            SA1                             |SortAscending5_1306                 |   404|
|878   |              SN1                           |Sorting_network_1336                |     3|
|879   |                N1                          |Node_1349                           |     1|
|880   |                N2                          |Node_1350                           |     1|
|881   |                N3                          |Node_1351                           |     1|
|882   |              SN2                           |Sorting_network_1337                |     3|
|883   |                N1                          |Node_1346                           |     1|
|884   |                N2                          |Node_1347                           |     1|
|885   |                N3                          |Node_1348                           |     1|
|886   |              SN3                           |Sorting_network_1338                |     3|
|887   |                N1                          |Node_1343                           |     1|
|888   |                N2                          |Node_1344                           |     1|
|889   |                N3                          |Node_1345                           |     1|
|890   |              SN4                           |Sorting_network_1339                |     3|
|891   |                N1                          |Node_1340                           |     1|
|892   |                N2                          |Node_1341                           |     1|
|893   |                N3                          |Node_1342                           |     1|
|894   |            SA2                             |SortAscending5_1307                 |   356|
|895   |              SN1                           |Sorting_network_1320                |     3|
|896   |                N1                          |Node_1333                           |     1|
|897   |                N2                          |Node_1334                           |     1|
|898   |                N3                          |Node_1335                           |     1|
|899   |              SN2                           |Sorting_network_1321                |     3|
|900   |                N1                          |Node_1330                           |     1|
|901   |                N2                          |Node_1331                           |     1|
|902   |                N3                          |Node_1332                           |     1|
|903   |              SN3                           |Sorting_network_1322                |     3|
|904   |                N1                          |Node_1327                           |     1|
|905   |                N2                          |Node_1328                           |     1|
|906   |                N3                          |Node_1329                           |     1|
|907   |              SN4                           |Sorting_network_1323                |     3|
|908   |                N1                          |Node_1324                           |     1|
|909   |                N2                          |Node_1325                           |     1|
|910   |                N3                          |Node_1326                           |     1|
|911   |          SA14                              |SortAscending7_898                  |  1189|
|912   |            SN1                             |Sorting_network_1262                |     3|
|913   |              N1                            |Node_1271                           |     1|
|914   |              N2                            |Node_1272                           |     1|
|915   |              N3                            |Node_1273                           |     1|
|916   |            SN2                             |Sorting_network_1263                |     3|
|917   |              N1                            |Node_1268                           |     1|
|918   |              N2                            |Node_1269                           |     1|
|919   |              N3                            |Node_1270                           |     1|
|920   |            SN3                             |Sorting_network_1264                |     3|
|921   |              N1                            |Node_1265                           |     1|
|922   |              N2                            |Node_1266                           |     1|
|923   |              N3                            |Node_1267                           |     1|
|924   |            SA1                             |SortAscending5_1260                 |   404|
|925   |              SN1                           |Sorting_network_1290                |     3|
|926   |                N1                          |Node_1303                           |     1|
|927   |                N2                          |Node_1304                           |     1|
|928   |                N3                          |Node_1305                           |     1|
|929   |              SN2                           |Sorting_network_1291                |     3|
|930   |                N1                          |Node_1300                           |     1|
|931   |                N2                          |Node_1301                           |     1|
|932   |                N3                          |Node_1302                           |     1|
|933   |              SN3                           |Sorting_network_1292                |     3|
|934   |                N1                          |Node_1297                           |     1|
|935   |                N2                          |Node_1298                           |     1|
|936   |                N3                          |Node_1299                           |     1|
|937   |              SN4                           |Sorting_network_1293                |     3|
|938   |                N1                          |Node_1294                           |     1|
|939   |                N2                          |Node_1295                           |     1|
|940   |                N3                          |Node_1296                           |     1|
|941   |            SA2                             |SortAscending5_1261                 |   356|
|942   |              SN1                           |Sorting_network_1274                |     3|
|943   |                N1                          |Node_1287                           |     1|
|944   |                N2                          |Node_1288                           |     1|
|945   |                N3                          |Node_1289                           |     1|
|946   |              SN2                           |Sorting_network_1275                |     3|
|947   |                N1                          |Node_1284                           |     1|
|948   |                N2                          |Node_1285                           |     1|
|949   |                N3                          |Node_1286                           |     1|
|950   |              SN3                           |Sorting_network_1276                |     3|
|951   |                N1                          |Node_1281                           |     1|
|952   |                N2                          |Node_1282                           |     1|
|953   |                N3                          |Node_1283                           |     1|
|954   |              SN4                           |Sorting_network_1277                |     3|
|955   |                N1                          |Node_1278                           |     1|
|956   |                N2                          |Node_1279                           |     1|
|957   |                N3                          |Node_1280                           |     1|
|958   |          SA2                               |SortAscending7_899                  |  1301|
|959   |            SN1                             |Sorting_network_1216                |     3|
|960   |              N1                            |Node_1225                           |     1|
|961   |              N2                            |Node_1226                           |     1|
|962   |              N3                            |Node_1227                           |     1|
|963   |            SN2                             |Sorting_network_1217                |     3|
|964   |              N1                            |Node_1222                           |     1|
|965   |              N2                            |Node_1223                           |     1|
|966   |              N3                            |Node_1224                           |     1|
|967   |            SN3                             |Sorting_network_1218                |     3|
|968   |              N1                            |Node_1219                           |     1|
|969   |              N2                            |Node_1220                           |     1|
|970   |              N3                            |Node_1221                           |     1|
|971   |            SA1                             |SortAscending5_1214                 |   404|
|972   |              SN1                           |Sorting_network_1244                |     3|
|973   |                N1                          |Node_1257                           |     1|
|974   |                N2                          |Node_1258                           |     1|
|975   |                N3                          |Node_1259                           |     1|
|976   |              SN2                           |Sorting_network_1245                |     3|
|977   |                N1                          |Node_1254                           |     1|
|978   |                N2                          |Node_1255                           |     1|
|979   |                N3                          |Node_1256                           |     1|
|980   |              SN3                           |Sorting_network_1246                |     3|
|981   |                N1                          |Node_1251                           |     1|
|982   |                N2                          |Node_1252                           |     1|
|983   |                N3                          |Node_1253                           |     1|
|984   |              SN4                           |Sorting_network_1247                |     3|
|985   |                N1                          |Node_1248                           |     1|
|986   |                N2                          |Node_1249                           |     1|
|987   |                N3                          |Node_1250                           |     1|
|988   |            SA2                             |SortAscending5_1215                 |   380|
|989   |              SN1                           |Sorting_network_1228                |     3|
|990   |                N1                          |Node_1241                           |     1|
|991   |                N2                          |Node_1242                           |     1|
|992   |                N3                          |Node_1243                           |     1|
|993   |              SN2                           |Sorting_network_1229                |     3|
|994   |                N1                          |Node_1238                           |     1|
|995   |                N2                          |Node_1239                           |     1|
|996   |                N3                          |Node_1240                           |     1|
|997   |              SN3                           |Sorting_network_1230                |     3|
|998   |                N1                          |Node_1235                           |     1|
|999   |                N2                          |Node_1236                           |     1|
|1000  |                N3                          |Node_1237                           |     1|
|1001  |              SN4                           |Sorting_network_1231                |     3|
|1002  |                N1                          |Node_1232                           |     1|
|1003  |                N2                          |Node_1233                           |     1|
|1004  |                N3                          |Node_1234                           |     1|
|1005  |          SA3                               |SortAscending7_900                  |  1301|
|1006  |            SN1                             |Sorting_network_1170                |     3|
|1007  |              N1                            |Node_1179                           |     1|
|1008  |              N2                            |Node_1180                           |     1|
|1009  |              N3                            |Node_1181                           |     1|
|1010  |            SN2                             |Sorting_network_1171                |     3|
|1011  |              N1                            |Node_1176                           |     1|
|1012  |              N2                            |Node_1177                           |     1|
|1013  |              N3                            |Node_1178                           |     1|
|1014  |            SN3                             |Sorting_network_1172                |     3|
|1015  |              N1                            |Node_1173                           |     1|
|1016  |              N2                            |Node_1174                           |     1|
|1017  |              N3                            |Node_1175                           |     1|
|1018  |            SA1                             |SortAscending5_1168                 |   404|
|1019  |              SN1                           |Sorting_network_1198                |     3|
|1020  |                N1                          |Node_1211                           |     1|
|1021  |                N2                          |Node_1212                           |     1|
|1022  |                N3                          |Node_1213                           |     1|
|1023  |              SN2                           |Sorting_network_1199                |     3|
|1024  |                N1                          |Node_1208                           |     1|
|1025  |                N2                          |Node_1209                           |     1|
|1026  |                N3                          |Node_1210                           |     1|
|1027  |              SN3                           |Sorting_network_1200                |     3|
|1028  |                N1                          |Node_1205                           |     1|
|1029  |                N2                          |Node_1206                           |     1|
|1030  |                N3                          |Node_1207                           |     1|
|1031  |              SN4                           |Sorting_network_1201                |     3|
|1032  |                N1                          |Node_1202                           |     1|
|1033  |                N2                          |Node_1203                           |     1|
|1034  |                N3                          |Node_1204                           |     1|
|1035  |            SA2                             |SortAscending5_1169                 |   380|
|1036  |              SN1                           |Sorting_network_1182                |     3|
|1037  |                N1                          |Node_1195                           |     1|
|1038  |                N2                          |Node_1196                           |     1|
|1039  |                N3                          |Node_1197                           |     1|
|1040  |              SN2                           |Sorting_network_1183                |     3|
|1041  |                N1                          |Node_1192                           |     1|
|1042  |                N2                          |Node_1193                           |     1|
|1043  |                N3                          |Node_1194                           |     1|
|1044  |              SN3                           |Sorting_network_1184                |     3|
|1045  |                N1                          |Node_1189                           |     1|
|1046  |                N2                          |Node_1190                           |     1|
|1047  |                N3                          |Node_1191                           |     1|
|1048  |              SN4                           |Sorting_network_1185                |     3|
|1049  |                N1                          |Node_1186                           |     1|
|1050  |                N2                          |Node_1187                           |     1|
|1051  |                N3                          |Node_1188                           |     1|
|1052  |          SA4                               |SortAscending7_901                  |  1253|
|1053  |            SN1                             |Sorting_network_1124                |     3|
|1054  |              N1                            |Node_1133                           |     1|
|1055  |              N2                            |Node_1134                           |     1|
|1056  |              N3                            |Node_1135                           |     1|
|1057  |            SN2                             |Sorting_network_1125                |     3|
|1058  |              N1                            |Node_1130                           |     1|
|1059  |              N2                            |Node_1131                           |     1|
|1060  |              N3                            |Node_1132                           |     1|
|1061  |            SN3                             |Sorting_network_1126                |     3|
|1062  |              N1                            |Node_1127                           |     1|
|1063  |              N2                            |Node_1128                           |     1|
|1064  |              N3                            |Node_1129                           |     1|
|1065  |            SA1                             |SortAscending5_1122                 |   404|
|1066  |              SN1                           |Sorting_network_1152                |     3|
|1067  |                N1                          |Node_1165                           |     1|
|1068  |                N2                          |Node_1166                           |     1|
|1069  |                N3                          |Node_1167                           |     1|
|1070  |              SN2                           |Sorting_network_1153                |     3|
|1071  |                N1                          |Node_1162                           |     1|
|1072  |                N2                          |Node_1163                           |     1|
|1073  |                N3                          |Node_1164                           |     1|
|1074  |              SN3                           |Sorting_network_1154                |     3|
|1075  |                N1                          |Node_1159                           |     1|
|1076  |                N2                          |Node_1160                           |     1|
|1077  |                N3                          |Node_1161                           |     1|
|1078  |              SN4                           |Sorting_network_1155                |     3|
|1079  |                N1                          |Node_1156                           |     1|
|1080  |                N2                          |Node_1157                           |     1|
|1081  |                N3                          |Node_1158                           |     1|
|1082  |            SA2                             |SortAscending5_1123                 |   380|
|1083  |              SN1                           |Sorting_network_1136                |     3|
|1084  |                N1                          |Node_1149                           |     1|
|1085  |                N2                          |Node_1150                           |     1|
|1086  |                N3                          |Node_1151                           |     1|
|1087  |              SN2                           |Sorting_network_1137                |     3|
|1088  |                N1                          |Node_1146                           |     1|
|1089  |                N2                          |Node_1147                           |     1|
|1090  |                N3                          |Node_1148                           |     1|
|1091  |              SN3                           |Sorting_network_1138                |     3|
|1092  |                N1                          |Node_1143                           |     1|
|1093  |                N2                          |Node_1144                           |     1|
|1094  |                N3                          |Node_1145                           |     1|
|1095  |              SN4                           |Sorting_network_1139                |     3|
|1096  |                N1                          |Node_1140                           |     1|
|1097  |                N2                          |Node_1141                           |     1|
|1098  |                N3                          |Node_1142                           |     1|
|1099  |          SA5                               |SortAscending7_902                  |  1253|
|1100  |            SN1                             |Sorting_network_1078                |     3|
|1101  |              N1                            |Node_1087                           |     1|
|1102  |              N2                            |Node_1088                           |     1|
|1103  |              N3                            |Node_1089                           |     1|
|1104  |            SN2                             |Sorting_network_1079                |     3|
|1105  |              N1                            |Node_1084                           |     1|
|1106  |              N2                            |Node_1085                           |     1|
|1107  |              N3                            |Node_1086                           |     1|
|1108  |            SN3                             |Sorting_network_1080                |     3|
|1109  |              N1                            |Node_1081                           |     1|
|1110  |              N2                            |Node_1082                           |     1|
|1111  |              N3                            |Node_1083                           |     1|
|1112  |            SA1                             |SortAscending5_1076                 |   404|
|1113  |              SN1                           |Sorting_network_1106                |     3|
|1114  |                N1                          |Node_1119                           |     1|
|1115  |                N2                          |Node_1120                           |     1|
|1116  |                N3                          |Node_1121                           |     1|
|1117  |              SN2                           |Sorting_network_1107                |     3|
|1118  |                N1                          |Node_1116                           |     1|
|1119  |                N2                          |Node_1117                           |     1|
|1120  |                N3                          |Node_1118                           |     1|
|1121  |              SN3                           |Sorting_network_1108                |     3|
|1122  |                N1                          |Node_1113                           |     1|
|1123  |                N2                          |Node_1114                           |     1|
|1124  |                N3                          |Node_1115                           |     1|
|1125  |              SN4                           |Sorting_network_1109                |     3|
|1126  |                N1                          |Node_1110                           |     1|
|1127  |                N2                          |Node_1111                           |     1|
|1128  |                N3                          |Node_1112                           |     1|
|1129  |            SA2                             |SortAscending5_1077                 |   380|
|1130  |              SN1                           |Sorting_network_1090                |     3|
|1131  |                N1                          |Node_1103                           |     1|
|1132  |                N2                          |Node_1104                           |     1|
|1133  |                N3                          |Node_1105                           |     1|
|1134  |              SN2                           |Sorting_network_1091                |     3|
|1135  |                N1                          |Node_1100                           |     1|
|1136  |                N2                          |Node_1101                           |     1|
|1137  |                N3                          |Node_1102                           |     1|
|1138  |              SN3                           |Sorting_network_1092                |     3|
|1139  |                N1                          |Node_1097                           |     1|
|1140  |                N2                          |Node_1098                           |     1|
|1141  |                N3                          |Node_1099                           |     1|
|1142  |              SN4                           |Sorting_network_1093                |     3|
|1143  |                N1                          |Node_1094                           |     1|
|1144  |                N2                          |Node_1095                           |     1|
|1145  |                N3                          |Node_1096                           |     1|
|1146  |          SA6                               |SortAscending7_903                  |  1221|
|1147  |            SN1                             |Sorting_network_1032                |     3|
|1148  |              N1                            |Node_1041                           |     1|
|1149  |              N2                            |Node_1042                           |     1|
|1150  |              N3                            |Node_1043                           |     1|
|1151  |            SN2                             |Sorting_network_1033                |     3|
|1152  |              N1                            |Node_1038                           |     1|
|1153  |              N2                            |Node_1039                           |     1|
|1154  |              N3                            |Node_1040                           |     1|
|1155  |            SN3                             |Sorting_network_1034                |     3|
|1156  |              N1                            |Node_1035                           |     1|
|1157  |              N2                            |Node_1036                           |     1|
|1158  |              N3                            |Node_1037                           |     1|
|1159  |            SA1                             |SortAscending5_1030                 |   404|
|1160  |              SN1                           |Sorting_network_1060                |     3|
|1161  |                N1                          |Node_1073                           |     1|
|1162  |                N2                          |Node_1074                           |     1|
|1163  |                N3                          |Node_1075                           |     1|
|1164  |              SN2                           |Sorting_network_1061                |     3|
|1165  |                N1                          |Node_1070                           |     1|
|1166  |                N2                          |Node_1071                           |     1|
|1167  |                N3                          |Node_1072                           |     1|
|1168  |              SN3                           |Sorting_network_1062                |     3|
|1169  |                N1                          |Node_1067                           |     1|
|1170  |                N2                          |Node_1068                           |     1|
|1171  |                N3                          |Node_1069                           |     1|
|1172  |              SN4                           |Sorting_network_1063                |     3|
|1173  |                N1                          |Node_1064                           |     1|
|1174  |                N2                          |Node_1065                           |     1|
|1175  |                N3                          |Node_1066                           |     1|
|1176  |            SA2                             |SortAscending5_1031                 |   380|
|1177  |              SN1                           |Sorting_network_1044                |     3|
|1178  |                N1                          |Node_1057                           |     1|
|1179  |                N2                          |Node_1058                           |     1|
|1180  |                N3                          |Node_1059                           |     1|
|1181  |              SN2                           |Sorting_network_1045                |     3|
|1182  |                N1                          |Node_1054                           |     1|
|1183  |                N2                          |Node_1055                           |     1|
|1184  |                N3                          |Node_1056                           |     1|
|1185  |              SN3                           |Sorting_network_1046                |     3|
|1186  |                N1                          |Node_1051                           |     1|
|1187  |                N2                          |Node_1052                           |     1|
|1188  |                N3                          |Node_1053                           |     1|
|1189  |              SN4                           |Sorting_network_1047                |     3|
|1190  |                N1                          |Node_1048                           |     1|
|1191  |                N2                          |Node_1049                           |     1|
|1192  |                N3                          |Node_1050                           |     1|
|1193  |          SA7                               |SortAscending7_904                  |  1221|
|1194  |            SN1                             |Sorting_network_986                 |     3|
|1195  |              N1                            |Node_995                            |     1|
|1196  |              N2                            |Node_996                            |     1|
|1197  |              N3                            |Node_997                            |     1|
|1198  |            SN2                             |Sorting_network_987                 |     3|
|1199  |              N1                            |Node_992                            |     1|
|1200  |              N2                            |Node_993                            |     1|
|1201  |              N3                            |Node_994                            |     1|
|1202  |            SN3                             |Sorting_network_988                 |     3|
|1203  |              N1                            |Node_989                            |     1|
|1204  |              N2                            |Node_990                            |     1|
|1205  |              N3                            |Node_991                            |     1|
|1206  |            SA1                             |SortAscending5_984                  |   404|
|1207  |              SN1                           |Sorting_network_1014                |     3|
|1208  |                N1                          |Node_1027                           |     1|
|1209  |                N2                          |Node_1028                           |     1|
|1210  |                N3                          |Node_1029                           |     1|
|1211  |              SN2                           |Sorting_network_1015                |     3|
|1212  |                N1                          |Node_1024                           |     1|
|1213  |                N2                          |Node_1025                           |     1|
|1214  |                N3                          |Node_1026                           |     1|
|1215  |              SN3                           |Sorting_network_1016                |     3|
|1216  |                N1                          |Node_1021                           |     1|
|1217  |                N2                          |Node_1022                           |     1|
|1218  |                N3                          |Node_1023                           |     1|
|1219  |              SN4                           |Sorting_network_1017                |     3|
|1220  |                N1                          |Node_1018                           |     1|
|1221  |                N2                          |Node_1019                           |     1|
|1222  |                N3                          |Node_1020                           |     1|
|1223  |            SA2                             |SortAscending5_985                  |   380|
|1224  |              SN1                           |Sorting_network_998                 |     3|
|1225  |                N1                          |Node_1011                           |     1|
|1226  |                N2                          |Node_1012                           |     1|
|1227  |                N3                          |Node_1013                           |     1|
|1228  |              SN2                           |Sorting_network_999                 |     3|
|1229  |                N1                          |Node_1008                           |     1|
|1230  |                N2                          |Node_1009                           |     1|
|1231  |                N3                          |Node_1010                           |     1|
|1232  |              SN3                           |Sorting_network_1000                |     3|
|1233  |                N1                          |Node_1005                           |     1|
|1234  |                N2                          |Node_1006                           |     1|
|1235  |                N3                          |Node_1007                           |     1|
|1236  |              SN4                           |Sorting_network_1001                |     3|
|1237  |                N1                          |Node_1002                           |     1|
|1238  |                N2                          |Node_1003                           |     1|
|1239  |                N3                          |Node_1004                           |     1|
|1240  |          SA8                               |SortAscending7_905                  |   800|
|1241  |            SA1                             |SortAscending5_952                  |   366|
|1242  |              SN1                           |Sorting_network_969                 |     3|
|1243  |                N1                          |Node_981                            |     1|
|1244  |                N2                          |Node_982                            |     1|
|1245  |                N3                          |Node_983                            |     1|
|1246  |              SN2                           |Sorting_network_970                 |     3|
|1247  |                N1                          |Node_978                            |     1|
|1248  |                N2                          |Node_979                            |     1|
|1249  |                N3                          |Node_980                            |     1|
|1250  |              SN3                           |Sorting_network_971                 |     3|
|1251  |                N1                          |Node_975                            |     1|
|1252  |                N2                          |Node_976                            |     1|
|1253  |                N3                          |Node_977                            |     1|
|1254  |              SN4                           |Sorting_network_972                 |     2|
|1255  |                N1                          |Node_973                            |     1|
|1256  |                N2                          |Node_974                            |     1|
|1257  |            SA2                             |SortAscending5_953                  |   342|
|1258  |              SN1                           |Sorting_network_954                 |     3|
|1259  |                N1                          |Node_966                            |     1|
|1260  |                N2                          |Node_967                            |     1|
|1261  |                N3                          |Node_968                            |     1|
|1262  |              SN2                           |Sorting_network_955                 |     3|
|1263  |                N1                          |Node_963                            |     1|
|1264  |                N2                          |Node_964                            |     1|
|1265  |                N3                          |Node_965                            |     1|
|1266  |              SN3                           |Sorting_network_956                 |     3|
|1267  |                N1                          |Node_960                            |     1|
|1268  |                N2                          |Node_961                            |     1|
|1269  |                N3                          |Node_962                            |     1|
|1270  |              SN4                           |Sorting_network_957                 |     2|
|1271  |                N1                          |Node_958                            |     1|
|1272  |                N2                          |Node_959                            |     1|
|1273  |          SA9                               |SortAscending7_906                  |  1069|
|1274  |            SN1                             |Sorting_network_913                 |     3|
|1275  |              N1                            |Node_917                            |     1|
|1276  |              N2                            |Node_918                            |     1|
|1277  |              N3                            |Node_919                            |     1|
|1278  |            SN2                             |Sorting_network_914                 |     2|
|1279  |              N1                            |Node_915                            |     1|
|1280  |              N2                            |Node_916                            |     1|
|1281  |            SA1                             |SortAscending5                      |   404|
|1282  |              SN1                           |Sorting_network_936                 |     3|
|1283  |                N1                          |Node_949                            |     1|
|1284  |                N2                          |Node_950                            |     1|
|1285  |                N3                          |Node_951                            |     1|
|1286  |              SN2                           |Sorting_network_937                 |     3|
|1287  |                N1                          |Node_946                            |     1|
|1288  |                N2                          |Node_947                            |     1|
|1289  |                N3                          |Node_948                            |     1|
|1290  |              SN3                           |Sorting_network_938                 |     3|
|1291  |                N1                          |Node_943                            |     1|
|1292  |                N2                          |Node_944                            |     1|
|1293  |                N3                          |Node_945                            |     1|
|1294  |              SN4                           |Sorting_network_939                 |     3|
|1295  |                N1                          |Node_940                            |     1|
|1296  |                N2                          |Node_941                            |     1|
|1297  |                N3                          |Node_942                            |     1|
|1298  |            SA2                             |SortAscending5_912                  |   380|
|1299  |              SN1                           |Sorting_network_920                 |     3|
|1300  |                N1                          |Node_933                            |     1|
|1301  |                N2                          |Node_934                            |     1|
|1302  |                N3                          |Node_935                            |     1|
|1303  |              SN2                           |Sorting_network_921                 |     3|
|1304  |                N1                          |Node_930                            |     1|
|1305  |                N2                          |Node_931                            |     1|
|1306  |                N3                          |Node_932                            |     1|
|1307  |              SN3                           |Sorting_network_922                 |     3|
|1308  |                N1                          |Node_927                            |     1|
|1309  |                N2                          |Node_928                            |     1|
|1310  |                N3                          |Node_929                            |     1|
|1311  |              SN4                           |Sorting_network_923                 |     3|
|1312  |                N1                          |Node_924                            |     1|
|1313  |                N2                          |Node_925                            |     1|
|1314  |                N3                          |Node_926                            |     1|
|1315  |        MEDIAN_7x7_DATA_MODULATE            |Data_modulate_7x7                   |   804|
|1316  |          CONTROLLER_7X7                    |Data_modulate_7x7_controller        |     1|
|1317  |            DFF_DONE                        |dff_893                             |     1|
|1318  |          DATAPATH_7X7                      |Data_modulate_7x7_datapath          |   684|
|1319  |            COL_PLUS                        |plus_1_887                          |    10|
|1320  |              PLUS_1_DFF                    |dff__parameterized0_892             |    10|
|1321  |            COUNTER_I                       |plus_1__parameterized0_888          |     3|
|1322  |              PLUS_1_DFF                    |dff__parameterized1_891             |     3|
|1323  |            ROW_PLUS                        |plus_1_889                          |    10|
|1324  |              PLUS_1_DFF                    |dff__parameterized0_890             |    10|
|1325  |      MEDIAN_PREPARATION                    |Preparation_6                       |   433|
|1326  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_829                     |    73|
|1327  |          controller_inst                   |Line_buffer_controller_878          |     3|
|1328  |            SHIFT_DONE                      |dff_886                             |     3|
|1329  |          datapath_inst                     |Line_buffer_datapath_879            |    69|
|1330  |            COUNTER_I                       |plus_1_880                          |    23|
|1331  |              PLUS_1_DFF                    |dff__parameterized0_885             |    23|
|1332  |            COUNTER_RD_POINTER              |plus_1_881                          |    16|
|1333  |              PLUS_1_DFF                    |dff__parameterized0_884             |    16|
|1334  |            COUNTER_WR_POINTER              |plus_1_882                          |    16|
|1335  |              PLUS_1_DFF                    |dff__parameterized0_883             |    16|
|1336  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_830                     |    68|
|1337  |          controller_inst                   |Line_buffer_controller_869          |     3|
|1338  |            SHIFT_DONE                      |dff_877                             |     3|
|1339  |          datapath_inst                     |Line_buffer_datapath_870            |    64|
|1340  |            COUNTER_I                       |plus_1_871                          |    21|
|1341  |              PLUS_1_DFF                    |dff__parameterized0_876             |    21|
|1342  |            COUNTER_RD_POINTER              |plus_1_872                          |    16|
|1343  |              PLUS_1_DFF                    |dff__parameterized0_875             |    16|
|1344  |            COUNTER_WR_POINTER              |plus_1_873                          |    14|
|1345  |              PLUS_1_DFF                    |dff__parameterized0_874             |    14|
|1346  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_831                     |    70|
|1347  |          controller_inst                   |Line_buffer_controller_860          |     5|
|1348  |            SHIFT_DONE                      |dff_868                             |     5|
|1349  |          datapath_inst                     |Line_buffer_datapath_861            |    64|
|1350  |            COUNTER_I                       |plus_1_862                          |    21|
|1351  |              PLUS_1_DFF                    |dff__parameterized0_867             |    21|
|1352  |            COUNTER_RD_POINTER              |plus_1_863                          |    16|
|1353  |              PLUS_1_DFF                    |dff__parameterized0_866             |    16|
|1354  |            COUNTER_WR_POINTER              |plus_1_864                          |    14|
|1355  |              PLUS_1_DFF                    |dff__parameterized0_865             |    14|
|1356  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_832                     |    68|
|1357  |          controller_inst                   |Line_buffer_controller_851          |     3|
|1358  |            SHIFT_DONE                      |dff_859                             |     3|
|1359  |          datapath_inst                     |Line_buffer_datapath_852            |    64|
|1360  |            COUNTER_I                       |plus_1_853                          |    21|
|1361  |              PLUS_1_DFF                    |dff__parameterized0_858             |    21|
|1362  |            COUNTER_RD_POINTER              |plus_1_854                          |    16|
|1363  |              PLUS_1_DFF                    |dff__parameterized0_857             |    16|
|1364  |            COUNTER_WR_POINTER              |plus_1_855                          |    14|
|1365  |              PLUS_1_DFF                    |dff__parameterized0_856             |    14|
|1366  |        \gen_line_buffers[4].LINE_BUFFER    |Line_buffer_833                     |    68|
|1367  |          controller_inst                   |Line_buffer_controller_842          |     3|
|1368  |            SHIFT_DONE                      |dff_850                             |     3|
|1369  |          datapath_inst                     |Line_buffer_datapath_843            |    64|
|1370  |            COUNTER_I                       |plus_1_844                          |    21|
|1371  |              PLUS_1_DFF                    |dff__parameterized0_849             |    21|
|1372  |            COUNTER_RD_POINTER              |plus_1_845                          |    16|
|1373  |              PLUS_1_DFF                    |dff__parameterized0_848             |    16|
|1374  |            COUNTER_WR_POINTER              |plus_1_846                          |    14|
|1375  |              PLUS_1_DFF                    |dff__parameterized0_847             |    14|
|1376  |        \gen_line_buffers[5].LINE_BUFFER    |Line_buffer_834                     |    64|
|1377  |          datapath_inst                     |Line_buffer_datapath_835            |    63|
|1378  |            COUNTER_I                       |plus_1_836                          |    21|
|1379  |              PLUS_1_DFF                    |dff__parameterized0_841             |    21|
|1380  |            COUNTER_RD_POINTER              |plus_1_837                          |    16|
|1381  |              PLUS_1_DFF                    |dff__parameterized0_840             |    16|
|1382  |            COUNTER_WR_POINTER              |plus_1_838                          |    14|
|1383  |              PLUS_1_DFF                    |dff__parameterized0_839             |    14|
|1384  |    R2_NI_RD                                |R2_NIRD                             |  1983|
|1385  |      BUFFER_4_ROWS                         |Buffer_4_rows                       |   260|
|1386  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_793                     |    71|
|1387  |          controller_inst                   |Line_buffer_controller_820          |     3|
|1388  |            SHIFT_DONE                      |dff_828                             |     3|
|1389  |          datapath_inst                     |Line_buffer_datapath_821            |    67|
|1390  |            COUNTER_I                       |plus_1_822                          |    23|
|1391  |              PLUS_1_DFF                    |dff__parameterized0_827             |    23|
|1392  |            COUNTER_RD_POINTER              |plus_1_823                          |    16|
|1393  |              PLUS_1_DFF                    |dff__parameterized0_826             |    16|
|1394  |            COUNTER_WR_POINTER              |plus_1_824                          |    15|
|1395  |              PLUS_1_DFF                    |dff__parameterized0_825             |    15|
|1396  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_794                     |    68|
|1397  |          controller_inst                   |Line_buffer_controller_811          |     3|
|1398  |            SHIFT_DONE                      |dff_819                             |     3|
|1399  |          datapath_inst                     |Line_buffer_datapath_812            |    64|
|1400  |            COUNTER_I                       |plus_1_813                          |    21|
|1401  |              PLUS_1_DFF                    |dff__parameterized0_818             |    21|
|1402  |            COUNTER_RD_POINTER              |plus_1_814                          |    16|
|1403  |              PLUS_1_DFF                    |dff__parameterized0_817             |    16|
|1404  |            COUNTER_WR_POINTER              |plus_1_815                          |    14|
|1405  |              PLUS_1_DFF                    |dff__parameterized0_816             |    14|
|1406  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_795                     |    67|
|1407  |          controller_inst                   |Line_buffer_controller_802          |     2|
|1408  |            SHIFT_DONE                      |dff_810                             |     2|
|1409  |          datapath_inst                     |Line_buffer_datapath_803            |    64|
|1410  |            COUNTER_I                       |plus_1_804                          |    21|
|1411  |              PLUS_1_DFF                    |dff__parameterized0_809             |    21|
|1412  |            COUNTER_RD_POINTER              |plus_1_805                          |    16|
|1413  |              PLUS_1_DFF                    |dff__parameterized0_808             |    16|
|1414  |            COUNTER_WR_POINTER              |plus_1_806                          |    14|
|1415  |              PLUS_1_DFF                    |dff__parameterized0_807             |    14|
|1416  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_796                     |    34|
|1417  |          controller_inst                   |Line_buffer_controller_797          |     1|
|1418  |            SHIFT_DONE                      |dff_801                             |     1|
|1419  |          datapath_inst                     |Line_buffer_datapath_798            |    32|
|1420  |            COUNTER_I                       |plus_1_799                          |    21|
|1421  |              PLUS_1_DFF                    |dff__parameterized0_800             |    21|
|1422  |      BUFFER_4_ROWS_3X3                     |Buffer_4_rows_643                   |   293|
|1423  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_753                     |    71|
|1424  |          controller_inst                   |Line_buffer_controller_784          |     3|
|1425  |            SHIFT_DONE                      |dff_792                             |     3|
|1426  |          datapath_inst                     |Line_buffer_datapath_785            |    67|
|1427  |            COUNTER_I                       |plus_1_786                          |    23|
|1428  |              PLUS_1_DFF                    |dff__parameterized0_791             |    23|
|1429  |            COUNTER_RD_POINTER              |plus_1_787                          |    16|
|1430  |              PLUS_1_DFF                    |dff__parameterized0_790             |    16|
|1431  |            COUNTER_WR_POINTER              |plus_1_788                          |    15|
|1432  |              PLUS_1_DFF                    |dff__parameterized0_789             |    15|
|1433  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_754                     |    68|
|1434  |          controller_inst                   |Line_buffer_controller_775          |     3|
|1435  |            SHIFT_DONE                      |dff_783                             |     3|
|1436  |          datapath_inst                     |Line_buffer_datapath_776            |    64|
|1437  |            COUNTER_I                       |plus_1_777                          |    21|
|1438  |              PLUS_1_DFF                    |dff__parameterized0_782             |    21|
|1439  |            COUNTER_RD_POINTER              |plus_1_778                          |    16|
|1440  |              PLUS_1_DFF                    |dff__parameterized0_781             |    16|
|1441  |            COUNTER_WR_POINTER              |plus_1_779                          |    14|
|1442  |              PLUS_1_DFF                    |dff__parameterized0_780             |    14|
|1443  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_755                     |    68|
|1444  |          controller_inst                   |Line_buffer_controller_766          |     3|
|1445  |            SHIFT_DONE                      |dff_774                             |     3|
|1446  |          datapath_inst                     |Line_buffer_datapath_767            |    64|
|1447  |            COUNTER_I                       |plus_1_768                          |    21|
|1448  |              PLUS_1_DFF                    |dff__parameterized0_773             |    21|
|1449  |            COUNTER_RD_POINTER              |plus_1_769                          |    16|
|1450  |              PLUS_1_DFF                    |dff__parameterized0_772             |    16|
|1451  |            COUNTER_WR_POINTER              |plus_1_770                          |    14|
|1452  |              PLUS_1_DFF                    |dff__parameterized0_771             |    14|
|1453  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_756                     |    66|
|1454  |          controller_inst                   |Line_buffer_controller_757          |     1|
|1455  |            SHIFT_DONE                      |dff_765                             |     1|
|1456  |          datapath_inst                     |Line_buffer_datapath_758            |    64|
|1457  |            COUNTER_I                       |plus_1_759                          |    21|
|1458  |              PLUS_1_DFF                    |dff__parameterized0_764             |    21|
|1459  |            COUNTER_RD_POINTER              |plus_1_760                          |    16|
|1460  |              PLUS_1_DFF                    |dff__parameterized0_763             |    16|
|1461  |            COUNTER_WR_POINTER              |plus_1_761                          |    14|
|1462  |              PLUS_1_DFF                    |dff__parameterized0_762             |    14|
|1463  |      INTERPOLATION_R_1                     |Interpolation_R_x                   |   208|
|1464  |      INTERPOLATION_R_2                     |Interpolation_R_x__parameterized0   |   111|
|1465  |        INTER_R2_135                        |Interpolation_calc__parameterized0  |     5|
|1466  |        INTER_R2_225                        |Interpolation_calc__parameterized1  |     5|
|1467  |        INTER_R2_315                        |Interpolation_calc__parameterized2  |     5|
|1468  |        INTER_R2_45                         |Interpolation_calc                  |     5|
|1469  |      NI_CALC_R2                            |NI                                  |   150|
|1470  |        NI1                                 |NI_calc                             |   122|
|1471  |          DFF_SUM                           |dff__parameterized6                 |   118|
|1472  |        NI2                                 |NI_calc_746                         |     4|
|1473  |        NI3                                 |NI_calc_747                         |     4|
|1474  |        NI4                                 |NI_calc_748                         |     4|
|1475  |        NI5                                 |NI_calc_749                         |     4|
|1476  |        NI6                                 |NI_calc_750                         |     4|
|1477  |        NI7                                 |NI_calc_751                         |     4|
|1478  |        NI8                                 |NI_calc_752                         |     4|
|1479  |      R2_PATCH_SUM                          |R2_patch_sum                        |   293|
|1480  |        R2_CONTROLLER                       |R2_controller                       |    29|
|1481  |        R2_SUM                              |R2_sum                              |   264|
|1482  |          COUNTER_PLUS                      |plus_1_733                          |    41|
|1483  |            PLUS_1_DFF                      |dff__parameterized0_745             |    41|
|1484  |          I_START_PLUS                      |plus_1__parameterized1              |     4|
|1485  |            PLUS_1_DFF                      |dff__parameterized2_744             |     4|
|1486  |          ROW_PLUS                          |plus_1_734                          |    16|
|1487  |            PLUS_1_DFF                      |dff__parameterized0_743             |    16|
|1488  |          SUM12                             |sum_735                             |    20|
|1489  |            SUM_DFF                         |dff__parameterized3_742             |     9|
|1490  |          SUM1234                           |sum__parameterized0_736             |    22|
|1491  |            SUM_DFF                         |dff__parameterized0_741             |    10|
|1492  |          SUM12345                          |sum__parameterized1_737             |    22|
|1493  |            SUM_DFF                         |dff__parameterized4_740             |    11|
|1494  |          SUM34                             |sum_738                             |    20|
|1495  |            SUM_DFF                         |dff__parameterized3_739             |     9|
|1496  |          SUMO                              |sum_cumulative                      |    57|
|1497  |      RD_CALC_R2                            |RD_644                              |    25|
|1498  |        RD1                                 |RD_calc_717                         |     3|
|1499  |          DFF_BIT                           |dff_732                             |     1|
|1500  |        RD2                                 |RD_calc_718                         |     3|
|1501  |          DFF_BIT                           |dff_731                             |     1|
|1502  |        RD3                                 |RD_calc_719                         |     3|
|1503  |          DFF_BIT                           |dff_730                             |     1|
|1504  |        RD4                                 |RD_calc_720                         |     3|
|1505  |          DFF_BIT                           |dff_729                             |     1|
|1506  |        RD5                                 |RD_calc_721                         |     3|
|1507  |          DFF_BIT                           |dff_728                             |     1|
|1508  |        RD6                                 |RD_calc_722                         |     3|
|1509  |          DFF_BIT                           |dff_727                             |     1|
|1510  |        RD7                                 |RD_calc_723                         |     3|
|1511  |          DFF_BIT                           |dff_726                             |     1|
|1512  |        RD8                                 |RD_calc_724                         |     3|
|1513  |          DFF_BIT                           |dff_725                             |     1|
|1514  |      RIU2_NI                               |riu2_mapping_645                    |    85|
|1515  |        DFF_DONE2                           |dff_687                             |     3|
|1516  |        DONE_DFF1                           |dff_688                             |     1|
|1517  |        SUM1                                |sum__parameterized3_689             |     4|
|1518  |          SUM_DFF                           |dff__parameterized2_716             |     4|
|1519  |        SUM12                               |sum__parameterized4_690             |     7|
|1520  |          SUM_DFF                           |dff__parameterized1_715             |     7|
|1521  |        SUM12_                              |sum__parameterized4_691             |     7|
|1522  |          SUM_DFF                           |dff__parameterized1_714             |     7|
|1523  |        SUM1_                               |sum__parameterized3_692             |     4|
|1524  |          SUM_DFF                           |dff__parameterized2_713             |     4|
|1525  |        SUM2                                |sum__parameterized3_693             |     4|
|1526  |          SUM_DFF                           |dff__parameterized2_712             |     4|
|1527  |        SUM2_                               |sum__parameterized3_694             |     4|
|1528  |          SUM_DFF                           |dff__parameterized2_711             |     4|
|1529  |        SUM3                                |sum__parameterized3_695             |     4|
|1530  |          SUM_DFF                           |dff__parameterized2_710             |     4|
|1531  |        SUM34                               |sum__parameterized4_696             |     9|
|1532  |          SUM_DFF                           |dff__parameterized1_709             |     9|
|1533  |        SUM34_                              |sum__parameterized4_697             |     9|
|1534  |          SUM_DFF                           |dff__parameterized1_708             |     9|
|1535  |        SUM3_                               |sum__parameterized3_698             |     4|
|1536  |          SUM_DFF                           |dff__parameterized2_707             |     4|
|1537  |        SUM4                                |sum__parameterized3_699             |     4|
|1538  |          SUM_DFF                           |dff__parameterized2_706             |     4|
|1539  |        SUM4_                               |sum__parameterized3_700             |     4|
|1540  |          SUM_DFF                           |dff__parameterized2_705             |     4|
|1541  |        SUMALL                              |sum__parameterized5_701             |    11|
|1542  |          SUM_DFF                           |dff__parameterized7_704             |    11|
|1543  |        SUMALL_                             |sum__parameterized5_702             |     4|
|1544  |          SUM_DFF                           |dff__parameterized7_703             |     4|
|1545  |      RIU2_RD                               |riu2_mapping_646                    |    83|
|1546  |        DFF_DONE3                           |dff_657                             |     2|
|1547  |        SHIFT_PROGRESS                      |shift_registers__parameterized1_658 |     3|
|1548  |        SUM1                                |sum__parameterized3_659             |     4|
|1549  |          SUM_DFF                           |dff__parameterized2_686             |     4|
|1550  |        SUM12                               |sum__parameterized4_660             |     7|
|1551  |          SUM_DFF                           |dff__parameterized1_685             |     7|
|1552  |        SUM12_                              |sum__parameterized4_661             |     7|
|1553  |          SUM_DFF                           |dff__parameterized1_684             |     7|
|1554  |        SUM1_                               |sum__parameterized3_662             |     4|
|1555  |          SUM_DFF                           |dff__parameterized2_683             |     4|
|1556  |        SUM2                                |sum__parameterized3_663             |     4|
|1557  |          SUM_DFF                           |dff__parameterized2_682             |     4|
|1558  |        SUM2_                               |sum__parameterized3_664             |     4|
|1559  |          SUM_DFF                           |dff__parameterized2_681             |     4|
|1560  |        SUM3                                |sum__parameterized3_665             |     4|
|1561  |          SUM_DFF                           |dff__parameterized2_680             |     4|
|1562  |        SUM34                               |sum__parameterized4_666             |    10|
|1563  |          SUM_DFF                           |dff__parameterized1_679             |    10|
|1564  |        SUM34_                              |sum__parameterized4_667             |    10|
|1565  |          SUM_DFF                           |dff__parameterized1_678             |    10|
|1566  |        SUM3_                               |sum__parameterized3_668             |     4|
|1567  |          SUM_DFF                           |dff__parameterized2_677             |     4|
|1568  |        SUM4                                |sum__parameterized3_669             |     4|
|1569  |          SUM_DFF                           |dff__parameterized2_676             |     4|
|1570  |        SUM4_                               |sum__parameterized3_670             |     4|
|1571  |          SUM_DFF                           |dff__parameterized2_675             |     4|
|1572  |        SUMALL                              |sum__parameterized5_671             |     6|
|1573  |          SUM_DFF                           |dff__parameterized7_674             |     6|
|1574  |        SUMALL_                             |sum__parameterized5_672             |     4|
|1575  |          SUM_DFF                           |dff__parameterized7_673             |     4|
|1576  |      SHIFT_5_DATA1                         |shift_registers__parameterized0     |    32|
|1577  |      SHIFT_5_DATA2                         |shift_registers__parameterized0_647 |    32|
|1578  |      SHIFT_5_DATA3                         |shift_registers__parameterized0_648 |    32|
|1579  |      SHIFT_5_DONE_O                        |shift_registers                     |     4|
|1580  |      WINDOW_BUFFER_3X3_R2                  |Window_buffer_3x3                   |    78|
|1581  |        WINDOW_BUFFER_3X3_CONTROLLER        |Window_buffer_3x3_controller        |    14|
|1582  |        WINDOW_BUFFER_3X3_DATAPATH          |Window_buffer_3x3_datapath          |    64|
|1583  |          COUNTER_PLUS                      |plus_1_653                          |    40|
|1584  |            PLUS_1_DFF                      |dff__parameterized0_656             |    40|
|1585  |          ROW_PLUS                          |plus_1_654                          |    14|
|1586  |            PLUS_1_DFF                      |dff__parameterized0_655             |    14|
|1587  |      WINDOW_BUFFER_5x5_R2                  |Window_buffer_5x5                   |   297|
|1588  |        WINDOW_BUFFER_5X5_CONTROLLER        |Window_buffer_5x5_controller        |    22|
|1589  |        WINDOW_BUFFER_5X5_DATAPATH          |Window_buffer_5x5_datapath          |   275|
|1590  |          COUNTER_PLUS                      |plus_1_649                          |    41|
|1591  |            PLUS_1_DFF                      |dff__parameterized0_652             |    41|
|1592  |          ROW_PLUS                          |plus_1_650                          |    14|
|1593  |            PLUS_1_DFF                      |dff__parameterized0_651             |    14|
|1594  |    R4_NI_RD                                |R4_NIRD                             |  3113|
|1595  |      BUFFER_8_ROWS_3X3                     |Buffer_8_rows                       |   484|
|1596  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_567                     |    69|
|1597  |          controller_inst                   |Line_buffer_controller_634          |     1|
|1598  |            SHIFT_DONE                      |dff_642                             |     1|
|1599  |          datapath_inst                     |Line_buffer_datapath_635            |    67|
|1600  |            COUNTER_I                       |plus_1_636                          |    23|
|1601  |              PLUS_1_DFF                    |dff__parameterized0_641             |    23|
|1602  |            COUNTER_RD_POINTER              |plus_1_637                          |    16|
|1603  |              PLUS_1_DFF                    |dff__parameterized0_640             |    16|
|1604  |            COUNTER_WR_POINTER              |plus_1_638                          |    15|
|1605  |              PLUS_1_DFF                    |dff__parameterized0_639             |    15|
|1606  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_568                     |    60|
|1607  |          controller_inst                   |Line_buffer_controller_625          |     1|
|1608  |            SHIFT_DONE                      |dff_633                             |     1|
|1609  |          datapath_inst                     |Line_buffer_datapath_626            |    58|
|1610  |            COUNTER_I                       |plus_1_627                          |    18|
|1611  |              PLUS_1_DFF                    |dff__parameterized0_632             |    18|
|1612  |            COUNTER_RD_POINTER              |plus_1_628                          |    15|
|1613  |              PLUS_1_DFF                    |dff__parameterized0_631             |    15|
|1614  |            COUNTER_WR_POINTER              |plus_1_629                          |    14|
|1615  |              PLUS_1_DFF                    |dff__parameterized0_630             |    14|
|1616  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_569                     |    60|
|1617  |          controller_inst                   |Line_buffer_controller_616          |     1|
|1618  |            SHIFT_DONE                      |dff_624                             |     1|
|1619  |          datapath_inst                     |Line_buffer_datapath_617            |    58|
|1620  |            COUNTER_I                       |plus_1_618                          |    18|
|1621  |              PLUS_1_DFF                    |dff__parameterized0_623             |    18|
|1622  |            COUNTER_RD_POINTER              |plus_1_619                          |    15|
|1623  |              PLUS_1_DFF                    |dff__parameterized0_622             |    15|
|1624  |            COUNTER_WR_POINTER              |plus_1_620                          |    14|
|1625  |              PLUS_1_DFF                    |dff__parameterized0_621             |    14|
|1626  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_570                     |    60|
|1627  |          controller_inst                   |Line_buffer_controller_607          |     1|
|1628  |            SHIFT_DONE                      |dff_615                             |     1|
|1629  |          datapath_inst                     |Line_buffer_datapath_608            |    58|
|1630  |            COUNTER_I                       |plus_1_609                          |    18|
|1631  |              PLUS_1_DFF                    |dff__parameterized0_614             |    18|
|1632  |            COUNTER_RD_POINTER              |plus_1_610                          |    15|
|1633  |              PLUS_1_DFF                    |dff__parameterized0_613             |    15|
|1634  |            COUNTER_WR_POINTER              |plus_1_611                          |    14|
|1635  |              PLUS_1_DFF                    |dff__parameterized0_612             |    14|
|1636  |        \gen_line_buffers[4].LINE_BUFFER    |Line_buffer_571                     |    60|
|1637  |          controller_inst                   |Line_buffer_controller_598          |     1|
|1638  |            SHIFT_DONE                      |dff_606                             |     1|
|1639  |          datapath_inst                     |Line_buffer_datapath_599            |    58|
|1640  |            COUNTER_I                       |plus_1_600                          |    18|
|1641  |              PLUS_1_DFF                    |dff__parameterized0_605             |    18|
|1642  |            COUNTER_RD_POINTER              |plus_1_601                          |    15|
|1643  |              PLUS_1_DFF                    |dff__parameterized0_604             |    15|
|1644  |            COUNTER_WR_POINTER              |plus_1_602                          |    14|
|1645  |              PLUS_1_DFF                    |dff__parameterized0_603             |    14|
|1646  |        \gen_line_buffers[5].LINE_BUFFER    |Line_buffer_572                     |    60|
|1647  |          controller_inst                   |Line_buffer_controller_589          |     1|
|1648  |            SHIFT_DONE                      |dff_597                             |     1|
|1649  |          datapath_inst                     |Line_buffer_datapath_590            |    58|
|1650  |            COUNTER_I                       |plus_1_591                          |    18|
|1651  |              PLUS_1_DFF                    |dff__parameterized0_596             |    18|
|1652  |            COUNTER_RD_POINTER              |plus_1_592                          |    15|
|1653  |              PLUS_1_DFF                    |dff__parameterized0_595             |    15|
|1654  |            COUNTER_WR_POINTER              |plus_1_593                          |    14|
|1655  |              PLUS_1_DFF                    |dff__parameterized0_594             |    14|
|1656  |        \gen_line_buffers[6].LINE_BUFFER    |Line_buffer_573                     |    61|
|1657  |          controller_inst                   |Line_buffer_controller_580          |     2|
|1658  |            SHIFT_DONE                      |dff_588                             |     2|
|1659  |          datapath_inst                     |Line_buffer_datapath_581            |    58|
|1660  |            COUNTER_I                       |plus_1_582                          |    18|
|1661  |              PLUS_1_DFF                    |dff__parameterized0_587             |    18|
|1662  |            COUNTER_RD_POINTER              |plus_1_583                          |    15|
|1663  |              PLUS_1_DFF                    |dff__parameterized0_586             |    15|
|1664  |            COUNTER_WR_POINTER              |plus_1_584                          |    14|
|1665  |              PLUS_1_DFF                    |dff__parameterized0_585             |    14|
|1666  |        \gen_line_buffers[7].LINE_BUFFER    |Line_buffer_574                     |    34|
|1667  |          controller_inst                   |Line_buffer_controller_575          |     1|
|1668  |            SHIFT_DONE                      |dff_579                             |     1|
|1669  |          datapath_inst                     |Line_buffer_datapath_576            |    32|
|1670  |            COUNTER_I                       |plus_1_577                          |    21|
|1671  |              PLUS_1_DFF                    |dff__parameterized0_578             |    21|
|1672  |      BUFFER_8_ROWS_5x5                     |Buffer_8_rows_356                   |   508|
|1673  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_487                     |    69|
|1674  |          controller_inst                   |Line_buffer_controller_558          |     1|
|1675  |            SHIFT_DONE                      |dff_566                             |     1|
|1676  |          datapath_inst                     |Line_buffer_datapath_559            |    67|
|1677  |            COUNTER_I                       |plus_1_560                          |    23|
|1678  |              PLUS_1_DFF                    |dff__parameterized0_565             |    23|
|1679  |            COUNTER_RD_POINTER              |plus_1_561                          |    16|
|1680  |              PLUS_1_DFF                    |dff__parameterized0_564             |    16|
|1681  |            COUNTER_WR_POINTER              |plus_1_562                          |    15|
|1682  |              PLUS_1_DFF                    |dff__parameterized0_563             |    15|
|1683  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_488                     |    60|
|1684  |          controller_inst                   |Line_buffer_controller_549          |     1|
|1685  |            SHIFT_DONE                      |dff_557                             |     1|
|1686  |          datapath_inst                     |Line_buffer_datapath_550            |    58|
|1687  |            COUNTER_I                       |plus_1_551                          |    18|
|1688  |              PLUS_1_DFF                    |dff__parameterized0_556             |    18|
|1689  |            COUNTER_RD_POINTER              |plus_1_552                          |    15|
|1690  |              PLUS_1_DFF                    |dff__parameterized0_555             |    15|
|1691  |            COUNTER_WR_POINTER              |plus_1_553                          |    14|
|1692  |              PLUS_1_DFF                    |dff__parameterized0_554             |    14|
|1693  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_489                     |    60|
|1694  |          controller_inst                   |Line_buffer_controller_540          |     1|
|1695  |            SHIFT_DONE                      |dff_548                             |     1|
|1696  |          datapath_inst                     |Line_buffer_datapath_541            |    58|
|1697  |            COUNTER_I                       |plus_1_542                          |    18|
|1698  |              PLUS_1_DFF                    |dff__parameterized0_547             |    18|
|1699  |            COUNTER_RD_POINTER              |plus_1_543                          |    15|
|1700  |              PLUS_1_DFF                    |dff__parameterized0_546             |    15|
|1701  |            COUNTER_WR_POINTER              |plus_1_544                          |    14|
|1702  |              PLUS_1_DFF                    |dff__parameterized0_545             |    14|
|1703  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_490                     |    60|
|1704  |          controller_inst                   |Line_buffer_controller_531          |     1|
|1705  |            SHIFT_DONE                      |dff_539                             |     1|
|1706  |          datapath_inst                     |Line_buffer_datapath_532            |    58|
|1707  |            COUNTER_I                       |plus_1_533                          |    18|
|1708  |              PLUS_1_DFF                    |dff__parameterized0_538             |    18|
|1709  |            COUNTER_RD_POINTER              |plus_1_534                          |    15|
|1710  |              PLUS_1_DFF                    |dff__parameterized0_537             |    15|
|1711  |            COUNTER_WR_POINTER              |plus_1_535                          |    14|
|1712  |              PLUS_1_DFF                    |dff__parameterized0_536             |    14|
|1713  |        \gen_line_buffers[4].LINE_BUFFER    |Line_buffer_491                     |    60|
|1714  |          controller_inst                   |Line_buffer_controller_522          |     1|
|1715  |            SHIFT_DONE                      |dff_530                             |     1|
|1716  |          datapath_inst                     |Line_buffer_datapath_523            |    58|
|1717  |            COUNTER_I                       |plus_1_524                          |    18|
|1718  |              PLUS_1_DFF                    |dff__parameterized0_529             |    18|
|1719  |            COUNTER_RD_POINTER              |plus_1_525                          |    15|
|1720  |              PLUS_1_DFF                    |dff__parameterized0_528             |    15|
|1721  |            COUNTER_WR_POINTER              |plus_1_526                          |    14|
|1722  |              PLUS_1_DFF                    |dff__parameterized0_527             |    14|
|1723  |        \gen_line_buffers[5].LINE_BUFFER    |Line_buffer_492                     |    60|
|1724  |          controller_inst                   |Line_buffer_controller_513          |     1|
|1725  |            SHIFT_DONE                      |dff_521                             |     1|
|1726  |          datapath_inst                     |Line_buffer_datapath_514            |    58|
|1727  |            COUNTER_I                       |plus_1_515                          |    18|
|1728  |              PLUS_1_DFF                    |dff__parameterized0_520             |    18|
|1729  |            COUNTER_RD_POINTER              |plus_1_516                          |    15|
|1730  |              PLUS_1_DFF                    |dff__parameterized0_519             |    15|
|1731  |            COUNTER_WR_POINTER              |plus_1_517                          |    14|
|1732  |              PLUS_1_DFF                    |dff__parameterized0_518             |    14|
|1733  |        \gen_line_buffers[6].LINE_BUFFER    |Line_buffer_493                     |    60|
|1734  |          controller_inst                   |Line_buffer_controller_504          |     1|
|1735  |            SHIFT_DONE                      |dff_512                             |     1|
|1736  |          datapath_inst                     |Line_buffer_datapath_505            |    58|
|1737  |            COUNTER_I                       |plus_1_506                          |    18|
|1738  |              PLUS_1_DFF                    |dff__parameterized0_511             |    18|
|1739  |            COUNTER_RD_POINTER              |plus_1_507                          |    15|
|1740  |              PLUS_1_DFF                    |dff__parameterized0_510             |    15|
|1741  |            COUNTER_WR_POINTER              |plus_1_508                          |    14|
|1742  |              PLUS_1_DFF                    |dff__parameterized0_509             |    14|
|1743  |        \gen_line_buffers[7].LINE_BUFFER    |Line_buffer_494                     |    60|
|1744  |          controller_inst                   |Line_buffer_controller_495          |     1|
|1745  |            SHIFT_DONE                      |dff_503                             |     1|
|1746  |          datapath_inst                     |Line_buffer_datapath_496            |    58|
|1747  |            COUNTER_I                       |plus_1_497                          |    18|
|1748  |              PLUS_1_DFF                    |dff__parameterized0_502             |    18|
|1749  |            COUNTER_RD_POINTER              |plus_1_498                          |    15|
|1750  |              PLUS_1_DFF                    |dff__parameterized0_501             |    15|
|1751  |            COUNTER_WR_POINTER              |plus_1_499                          |    14|
|1752  |              PLUS_1_DFF                    |dff__parameterized0_500             |    14|
|1753  |      INTERPOLATION_R_3                     |Interpolation_R_x__parameterized1   |   228|
|1754  |        INTER_R2_135                        |Interpolation_calc__parameterized4  |    29|
|1755  |        INTER_R2_225                        |Interpolation_calc__parameterized5  |    29|
|1756  |        INTER_R2_315                        |Interpolation_calc__parameterized6  |    29|
|1757  |        INTER_R2_45                         |Interpolation_calc__parameterized3  |    29|
|1758  |      INTERPOLATION_R_4                     |Interpolation_R_x__parameterized2   |   152|
|1759  |        INTER_R2_135                        |Interpolation_calc__parameterized8  |     5|
|1760  |        INTER_R2_225                        |Interpolation_calc__parameterized9  |     5|
|1761  |        INTER_R2_315                        |Interpolation_calc__parameterized10 |     5|
|1762  |        INTER_R2_45                         |Interpolation_calc__parameterized7  |     5|
|1763  |      NI_CALC_R4                            |NI__parameterized0                  |   183|
|1764  |        NI1                                 |NI_calc__parameterized0             |   134|
|1765  |          DFF_SUM                           |dff__parameterized9                 |   128|
|1766  |        NI2                                 |NI_calc__parameterized0_480         |     7|
|1767  |        NI3                                 |NI_calc__parameterized0_481         |     7|
|1768  |        NI4                                 |NI_calc__parameterized0_482         |     7|
|1769  |        NI5                                 |NI_calc__parameterized0_483         |     7|
|1770  |        NI6                                 |NI_calc__parameterized0_484         |     7|
|1771  |        NI7                                 |NI_calc__parameterized0_485         |     7|
|1772  |        NI8                                 |NI_calc__parameterized0_486         |     7|
|1773  |      R4_PATCH_SUM                          |R4_patch_sum                        |   381|
|1774  |        R4_CONTROLLER                       |R4_controller                       |    28|
|1775  |        R4_SUM                              |R4_sum                              |   353|
|1776  |          COUNTER_PLUS                      |plus_1_458                          |    37|
|1777  |            PLUS_1_DFF                      |dff__parameterized0_479             |    37|
|1778  |          I_START_PLUS                      |plus_1__parameterized0_459          |     6|
|1779  |            PLUS_1_DFF                      |dff__parameterized1_478             |     6|
|1780  |          ROW_PLUS                          |plus_1_460                          |    14|
|1781  |            PLUS_1_DFF                      |dff__parameterized0_477             |    14|
|1782  |          SUM1                              |sum__parameterized2_461             |    23|
|1783  |            SUM_DFF                         |dff__parameterized5_476             |    12|
|1784  |          SUM12                             |sum_462                             |    20|
|1785  |            SUM_DFF                         |dff__parameterized3_475             |     9|
|1786  |          SUM1234                           |sum__parameterized0_463             |    22|
|1787  |            SUM_DFF                         |dff__parameterized0_474             |    10|
|1788  |          SUM34                             |sum_464                             |    20|
|1789  |            SUM_DFF                         |dff__parameterized3_473             |     9|
|1790  |          SUM56                             |sum_465                             |    20|
|1791  |            SUM_DFF                         |dff__parameterized3_472             |     9|
|1792  |          SUM5678                           |sum__parameterized0_466             |    22|
|1793  |            SUM_DFF                         |dff__parameterized0_471             |    10|
|1794  |          SUM78                             |sum_467                             |    20|
|1795  |            SUM_DFF                         |dff__parameterized3_470             |     9|
|1796  |          SUMO                              |sum_cumulative__parameterized0      |    48|
|1797  |          SUM_ALL_EXCEPT_9                  |sum__parameterized1_468             |    24|
|1798  |            SUM_DFF                         |dff__parameterized4_469             |    11|
|1799  |      RD_CALC_R4                            |RD_357                              |    35|
|1800  |        RD1                                 |RD_calc_442                         |     4|
|1801  |          DFF_BIT                           |dff_457                             |     1|
|1802  |        RD2                                 |RD_calc_443                         |     5|
|1803  |          DFF_BIT                           |dff_456                             |     1|
|1804  |        RD3                                 |RD_calc_444                         |     3|
|1805  |          DFF_BIT                           |dff_455                             |     1|
|1806  |        RD4                                 |RD_calc_445                         |     5|
|1807  |          DFF_BIT                           |dff_454                             |     1|
|1808  |        RD5                                 |RD_calc_446                         |     3|
|1809  |          DFF_BIT                           |dff_453                             |     1|
|1810  |        RD6                                 |RD_calc_447                         |     5|
|1811  |          DFF_BIT                           |dff_452                             |     1|
|1812  |        RD7                                 |RD_calc_448                         |     3|
|1813  |          DFF_BIT                           |dff_451                             |     1|
|1814  |        RD8                                 |RD_calc_449                         |     5|
|1815  |          DFF_BIT                           |dff_450                             |     1|
|1816  |      RIU2_NI                               |riu2_mapping_358                    |    65|
|1817  |        SUM1                                |sum__parameterized3_414             |     2|
|1818  |          SUM_DFF                           |dff__parameterized2_441             |     2|
|1819  |        SUM12                               |sum__parameterized4_415             |     7|
|1820  |          SUM_DFF                           |dff__parameterized1_440             |     7|
|1821  |        SUM12_                              |sum__parameterized4_416             |     7|
|1822  |          SUM_DFF                           |dff__parameterized1_439             |     7|
|1823  |        SUM1_                               |sum__parameterized3_417             |     2|
|1824  |          SUM_DFF                           |dff__parameterized2_438             |     2|
|1825  |        SUM2                                |sum__parameterized3_418             |     2|
|1826  |          SUM_DFF                           |dff__parameterized2_437             |     2|
|1827  |        SUM2_                               |sum__parameterized3_419             |     2|
|1828  |          SUM_DFF                           |dff__parameterized2_436             |     2|
|1829  |        SUM3                                |sum__parameterized3_420             |     2|
|1830  |          SUM_DFF                           |dff__parameterized2_435             |     2|
|1831  |        SUM34                               |sum__parameterized4_421             |    10|
|1832  |          SUM_DFF                           |dff__parameterized1_434             |    10|
|1833  |        SUM34_                              |sum__parameterized4_422             |    10|
|1834  |          SUM_DFF                           |dff__parameterized1_433             |    10|
|1835  |        SUM3_                               |sum__parameterized3_423             |     2|
|1836  |          SUM_DFF                           |dff__parameterized2_432             |     2|
|1837  |        SUM4                                |sum__parameterized3_424             |     2|
|1838  |          SUM_DFF                           |dff__parameterized2_431             |     2|
|1839  |        SUM4_                               |sum__parameterized3_425             |     2|
|1840  |          SUM_DFF                           |dff__parameterized2_430             |     2|
|1841  |        SUMALL                              |sum__parameterized5_426             |    11|
|1842  |          SUM_DFF                           |dff__parameterized7_429             |    11|
|1843  |        SUMALL_                             |sum__parameterized5_427             |     4|
|1844  |          SUM_DFF                           |dff__parameterized7_428             |     4|
|1845  |      RIU2_RD                               |riu2_mapping_359                    |    67|
|1846  |        DFF_DONE2                           |dff_382                             |     3|
|1847  |        DFF_DONE3                           |dff_383                             |     2|
|1848  |        DONE_DFF1                           |dff_384                             |     1|
|1849  |        SHIFT_PROGRESS                      |shift_registers__parameterized1_385 |     3|
|1850  |        SUM1                                |sum__parameterized3_386             |     2|
|1851  |          SUM_DFF                           |dff__parameterized2_413             |     2|
|1852  |        SUM12                               |sum__parameterized4_387             |     7|
|1853  |          SUM_DFF                           |dff__parameterized1_412             |     7|
|1854  |        SUM12_                              |sum__parameterized4_388             |     7|
|1855  |          SUM_DFF                           |dff__parameterized1_411             |     7|
|1856  |        SUM1_                               |sum__parameterized3_389             |     2|
|1857  |          SUM_DFF                           |dff__parameterized2_410             |     2|
|1858  |        SUM2                                |sum__parameterized3_390             |     2|
|1859  |          SUM_DFF                           |dff__parameterized2_409             |     2|
|1860  |        SUM2_                               |sum__parameterized3_391             |     2|
|1861  |          SUM_DFF                           |dff__parameterized2_408             |     2|
|1862  |        SUM3                                |sum__parameterized3_392             |     2|
|1863  |          SUM_DFF                           |dff__parameterized2_407             |     2|
|1864  |        SUM34                               |sum__parameterized4_393             |     9|
|1865  |          SUM_DFF                           |dff__parameterized1_406             |     9|
|1866  |        SUM34_                              |sum__parameterized4_394             |     9|
|1867  |          SUM_DFF                           |dff__parameterized1_405             |     9|
|1868  |        SUM3_                               |sum__parameterized3_395             |     2|
|1869  |          SUM_DFF                           |dff__parameterized2_404             |     2|
|1870  |        SUM4                                |sum__parameterized3_396             |     2|
|1871  |          SUM_DFF                           |dff__parameterized2_403             |     2|
|1872  |        SUM4_                               |sum__parameterized3_397             |     2|
|1873  |          SUM_DFF                           |dff__parameterized2_402             |     2|
|1874  |        SUMALL                              |sum__parameterized5_398             |     6|
|1875  |          SUM_DFF                           |dff__parameterized7_401             |     6|
|1876  |        SUMALL_                             |sum__parameterized5_399             |     4|
|1877  |          SUM_DFF                           |dff__parameterized7_400             |     4|
|1878  |      SHIFT_BIT1                            |dff_360                             |     1|
|1879  |      SHIFT_BIT2                            |dff_361                             |     1|
|1880  |      SHIFT_BIT3                            |dff_362                             |     1|
|1881  |      SHIFT_BIT4                            |dff_363                             |     1|
|1882  |      SHIFT_BIT5                            |dff_364                             |     1|
|1883  |      SHIFT_BIT6                            |dff_365                             |     1|
|1884  |      SHIFT_BIT7                            |dff_366                             |     1|
|1885  |      SHIFT_BIT8                            |dff_367                             |     1|
|1886  |      SHIFT_DATA1_3x3                       |shift_registers__parameterized3     |    32|
|1887  |      SHIFT_DATA2_3x3                       |shift_registers__parameterized3_368 |    32|
|1888  |      SHIFT_DATA4_3x3                       |shift_registers__parameterized3_369 |    32|
|1889  |      SHIFT_DATA6_3x3                       |shift_registers__parameterized3_370 |    32|
|1890  |      SHIFT_DATA7_3x3                       |shift_registers__parameterized3_371 |    32|
|1891  |      SHIFT_DONE_3x3_O                      |shift_registers__parameterized2     |     4|
|1892  |      SHIFT_RD_DONE                         |dff_372                             |    17|
|1893  |      SHIFT_RD_PROGRESS_DONE                |dff_373                             |     1|
|1894  |      WINDOW_BUFFER_7X7                     |Window_buffer_7x7                   |   300|
|1895  |        WINDOW_BUFFER_7X7_CONTROLLER        |Window_buffer_7x7_controller        |    13|
|1896  |        WINDOW_BUFFER_7X7_DATAPATH          |Window_buffer_7x7_datapath          |   287|
|1897  |          COUNTER_PLUS                      |plus_1_378                          |    39|
|1898  |            PLUS_1_DFF                      |dff__parameterized0_381             |    39|
|1899  |          ROW_PLUS                          |plus_1_379                          |    14|
|1900  |            PLUS_1_DFF                      |dff__parameterized0_380             |    14|
|1901  |      WINDOW_BUFFER_9X9                     |Window_buffer_9x9                   |   379|
|1902  |        WINDOW_BUFFER_9X9_CONTROLLER        |Window_buffer_9x9_controller        |    19|
|1903  |        WINDOW_BUFFER_9X9_DATAPATH          |Window_buffer_9x9_datapath          |   360|
|1904  |          COUNTER_PLUS                      |plus_1_374                          |    40|
|1905  |            PLUS_1_DFF                      |dff__parameterized0_377             |    40|
|1906  |          ROW_PLUS                          |plus_1_375                          |    14|
|1907  |            PLUS_1_DFF                      |dff__parameterized0_376             |    14|
|1908  |    R6_NI_RD                                |R6_NIRD                             |  3917|
|1909  |      BUFFER_12_ROWS_5x5                    |Buffer_12_rows                      |   804|
|1910  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer_240                     |    71|
|1911  |          controller_inst                   |Line_buffer_controller_347          |     3|
|1912  |            SHIFT_DONE                      |dff_355                             |     3|
|1913  |          datapath_inst                     |Line_buffer_datapath_348            |    67|
|1914  |            COUNTER_I                       |plus_1_349                          |    23|
|1915  |              PLUS_1_DFF                    |dff__parameterized0_354             |    23|
|1916  |            COUNTER_RD_POINTER              |plus_1_350                          |    16|
|1917  |              PLUS_1_DFF                    |dff__parameterized0_353             |    16|
|1918  |            COUNTER_WR_POINTER              |plus_1_351                          |    15|
|1919  |              PLUS_1_DFF                    |dff__parameterized0_352             |    15|
|1920  |        \gen_line_buffers[10].LINE_BUFFER   |Line_buffer_241                     |    67|
|1921  |          controller_inst                   |Line_buffer_controller_338          |     2|
|1922  |            SHIFT_DONE                      |dff_346                             |     2|
|1923  |          datapath_inst                     |Line_buffer_datapath_339            |    64|
|1924  |            COUNTER_I                       |plus_1_340                          |    21|
|1925  |              PLUS_1_DFF                    |dff__parameterized0_345             |    21|
|1926  |            COUNTER_RD_POINTER              |plus_1_341                          |    16|
|1927  |              PLUS_1_DFF                    |dff__parameterized0_344             |    16|
|1928  |            COUNTER_WR_POINTER              |plus_1_342                          |    14|
|1929  |              PLUS_1_DFF                    |dff__parameterized0_343             |    14|
|1930  |        \gen_line_buffers[11].LINE_BUFFER   |Line_buffer_242                     |    34|
|1931  |          controller_inst                   |Line_buffer_controller_333          |     1|
|1932  |            SHIFT_DONE                      |dff_337                             |     1|
|1933  |          datapath_inst                     |Line_buffer_datapath_334            |    32|
|1934  |            COUNTER_I                       |plus_1_335                          |    21|
|1935  |              PLUS_1_DFF                    |dff__parameterized0_336             |    21|
|1936  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_243                     |    68|
|1937  |          controller_inst                   |Line_buffer_controller_324          |     3|
|1938  |            SHIFT_DONE                      |dff_332                             |     3|
|1939  |          datapath_inst                     |Line_buffer_datapath_325            |    64|
|1940  |            COUNTER_I                       |plus_1_326                          |    21|
|1941  |              PLUS_1_DFF                    |dff__parameterized0_331             |    21|
|1942  |            COUNTER_RD_POINTER              |plus_1_327                          |    16|
|1943  |              PLUS_1_DFF                    |dff__parameterized0_330             |    16|
|1944  |            COUNTER_WR_POINTER              |plus_1_328                          |    14|
|1945  |              PLUS_1_DFF                    |dff__parameterized0_329             |    14|
|1946  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_244                     |    68|
|1947  |          controller_inst                   |Line_buffer_controller_315          |     3|
|1948  |            SHIFT_DONE                      |dff_323                             |     3|
|1949  |          datapath_inst                     |Line_buffer_datapath_316            |    64|
|1950  |            COUNTER_I                       |plus_1_317                          |    21|
|1951  |              PLUS_1_DFF                    |dff__parameterized0_322             |    21|
|1952  |            COUNTER_RD_POINTER              |plus_1_318                          |    16|
|1953  |              PLUS_1_DFF                    |dff__parameterized0_321             |    16|
|1954  |            COUNTER_WR_POINTER              |plus_1_319                          |    14|
|1955  |              PLUS_1_DFF                    |dff__parameterized0_320             |    14|
|1956  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_245                     |    68|
|1957  |          controller_inst                   |Line_buffer_controller_306          |     3|
|1958  |            SHIFT_DONE                      |dff_314                             |     3|
|1959  |          datapath_inst                     |Line_buffer_datapath_307            |    64|
|1960  |            COUNTER_I                       |plus_1_308                          |    21|
|1961  |              PLUS_1_DFF                    |dff__parameterized0_313             |    21|
|1962  |            COUNTER_RD_POINTER              |plus_1_309                          |    16|
|1963  |              PLUS_1_DFF                    |dff__parameterized0_312             |    16|
|1964  |            COUNTER_WR_POINTER              |plus_1_310                          |    14|
|1965  |              PLUS_1_DFF                    |dff__parameterized0_311             |    14|
|1966  |        \gen_line_buffers[4].LINE_BUFFER    |Line_buffer_246                     |    68|
|1967  |          controller_inst                   |Line_buffer_controller_297          |     3|
|1968  |            SHIFT_DONE                      |dff_305                             |     3|
|1969  |          datapath_inst                     |Line_buffer_datapath_298            |    64|
|1970  |            COUNTER_I                       |plus_1_299                          |    21|
|1971  |              PLUS_1_DFF                    |dff__parameterized0_304             |    21|
|1972  |            COUNTER_RD_POINTER              |plus_1_300                          |    16|
|1973  |              PLUS_1_DFF                    |dff__parameterized0_303             |    16|
|1974  |            COUNTER_WR_POINTER              |plus_1_301                          |    14|
|1975  |              PLUS_1_DFF                    |dff__parameterized0_302             |    14|
|1976  |        \gen_line_buffers[5].LINE_BUFFER    |Line_buffer_247                     |    68|
|1977  |          controller_inst                   |Line_buffer_controller_288          |     3|
|1978  |            SHIFT_DONE                      |dff_296                             |     3|
|1979  |          datapath_inst                     |Line_buffer_datapath_289            |    64|
|1980  |            COUNTER_I                       |plus_1_290                          |    21|
|1981  |              PLUS_1_DFF                    |dff__parameterized0_295             |    21|
|1982  |            COUNTER_RD_POINTER              |plus_1_291                          |    16|
|1983  |              PLUS_1_DFF                    |dff__parameterized0_294             |    16|
|1984  |            COUNTER_WR_POINTER              |plus_1_292                          |    14|
|1985  |              PLUS_1_DFF                    |dff__parameterized0_293             |    14|
|1986  |        \gen_line_buffers[6].LINE_BUFFER    |Line_buffer_248                     |    68|
|1987  |          controller_inst                   |Line_buffer_controller_279          |     3|
|1988  |            SHIFT_DONE                      |dff_287                             |     3|
|1989  |          datapath_inst                     |Line_buffer_datapath_280            |    64|
|1990  |            COUNTER_I                       |plus_1_281                          |    21|
|1991  |              PLUS_1_DFF                    |dff__parameterized0_286             |    21|
|1992  |            COUNTER_RD_POINTER              |plus_1_282                          |    16|
|1993  |              PLUS_1_DFF                    |dff__parameterized0_285             |    16|
|1994  |            COUNTER_WR_POINTER              |plus_1_283                          |    14|
|1995  |              PLUS_1_DFF                    |dff__parameterized0_284             |    14|
|1996  |        \gen_line_buffers[7].LINE_BUFFER    |Line_buffer_249                     |    68|
|1997  |          controller_inst                   |Line_buffer_controller_270          |     3|
|1998  |            SHIFT_DONE                      |dff_278                             |     3|
|1999  |          datapath_inst                     |Line_buffer_datapath_271            |    64|
|2000  |            COUNTER_I                       |plus_1_272                          |    21|
|2001  |              PLUS_1_DFF                    |dff__parameterized0_277             |    21|
|2002  |            COUNTER_RD_POINTER              |plus_1_273                          |    16|
|2003  |              PLUS_1_DFF                    |dff__parameterized0_276             |    16|
|2004  |            COUNTER_WR_POINTER              |plus_1_274                          |    14|
|2005  |              PLUS_1_DFF                    |dff__parameterized0_275             |    14|
|2006  |        \gen_line_buffers[8].LINE_BUFFER    |Line_buffer_250                     |    68|
|2007  |          controller_inst                   |Line_buffer_controller_261          |     3|
|2008  |            SHIFT_DONE                      |dff_269                             |     3|
|2009  |          datapath_inst                     |Line_buffer_datapath_262            |    64|
|2010  |            COUNTER_I                       |plus_1_263                          |    21|
|2011  |              PLUS_1_DFF                    |dff__parameterized0_268             |    21|
|2012  |            COUNTER_RD_POINTER              |plus_1_264                          |    16|
|2013  |              PLUS_1_DFF                    |dff__parameterized0_267             |    16|
|2014  |            COUNTER_WR_POINTER              |plus_1_265                          |    14|
|2015  |              PLUS_1_DFF                    |dff__parameterized0_266             |    14|
|2016  |        \gen_line_buffers[9].LINE_BUFFER    |Line_buffer_251                     |    68|
|2017  |          controller_inst                   |Line_buffer_controller_252          |     3|
|2018  |            SHIFT_DONE                      |dff_260                             |     3|
|2019  |          datapath_inst                     |Line_buffer_datapath_253            |    64|
|2020  |            COUNTER_I                       |plus_1_254                          |    21|
|2021  |              PLUS_1_DFF                    |dff__parameterized0_259             |    21|
|2022  |            COUNTER_RD_POINTER              |plus_1_255                          |    16|
|2023  |              PLUS_1_DFF                    |dff__parameterized0_258             |    16|
|2024  |            COUNTER_WR_POINTER              |plus_1_256                          |    14|
|2025  |              PLUS_1_DFF                    |dff__parameterized0_257             |    14|
|2026  |      BUFFER_8_ROWS_7x7                     |Buffer_12_rows_2                    |   837|
|2027  |        \gen_line_buffers[0].LINE_BUFFER    |Line_buffer                         |    71|
|2028  |          controller_inst                   |Line_buffer_controller_231          |     3|
|2029  |            SHIFT_DONE                      |dff_239                             |     3|
|2030  |          datapath_inst                     |Line_buffer_datapath_232            |    67|
|2031  |            COUNTER_I                       |plus_1_233                          |    23|
|2032  |              PLUS_1_DFF                    |dff__parameterized0_238             |    23|
|2033  |            COUNTER_RD_POINTER              |plus_1_234                          |    16|
|2034  |              PLUS_1_DFF                    |dff__parameterized0_237             |    16|
|2035  |            COUNTER_WR_POINTER              |plus_1_235                          |    15|
|2036  |              PLUS_1_DFF                    |dff__parameterized0_236             |    15|
|2037  |        \gen_line_buffers[10].LINE_BUFFER   |Line_buffer_123                     |    68|
|2038  |          controller_inst                   |Line_buffer_controller_222          |     3|
|2039  |            SHIFT_DONE                      |dff_230                             |     3|
|2040  |          datapath_inst                     |Line_buffer_datapath_223            |    64|
|2041  |            COUNTER_I                       |plus_1_224                          |    21|
|2042  |              PLUS_1_DFF                    |dff__parameterized0_229             |    21|
|2043  |            COUNTER_RD_POINTER              |plus_1_225                          |    16|
|2044  |              PLUS_1_DFF                    |dff__parameterized0_228             |    16|
|2045  |            COUNTER_WR_POINTER              |plus_1_226                          |    14|
|2046  |              PLUS_1_DFF                    |dff__parameterized0_227             |    14|
|2047  |        \gen_line_buffers[11].LINE_BUFFER   |Line_buffer_124                     |    66|
|2048  |          controller_inst                   |Line_buffer_controller_213          |     1|
|2049  |            SHIFT_DONE                      |dff_221                             |     1|
|2050  |          datapath_inst                     |Line_buffer_datapath_214            |    64|
|2051  |            COUNTER_I                       |plus_1_215                          |    21|
|2052  |              PLUS_1_DFF                    |dff__parameterized0_220             |    21|
|2053  |            COUNTER_RD_POINTER              |plus_1_216                          |    16|
|2054  |              PLUS_1_DFF                    |dff__parameterized0_219             |    16|
|2055  |            COUNTER_WR_POINTER              |plus_1_217                          |    14|
|2056  |              PLUS_1_DFF                    |dff__parameterized0_218             |    14|
|2057  |        \gen_line_buffers[1].LINE_BUFFER    |Line_buffer_125                     |    68|
|2058  |          controller_inst                   |Line_buffer_controller_204          |     3|
|2059  |            SHIFT_DONE                      |dff_212                             |     3|
|2060  |          datapath_inst                     |Line_buffer_datapath_205            |    64|
|2061  |            COUNTER_I                       |plus_1_206                          |    21|
|2062  |              PLUS_1_DFF                    |dff__parameterized0_211             |    21|
|2063  |            COUNTER_RD_POINTER              |plus_1_207                          |    16|
|2064  |              PLUS_1_DFF                    |dff__parameterized0_210             |    16|
|2065  |            COUNTER_WR_POINTER              |plus_1_208                          |    14|
|2066  |              PLUS_1_DFF                    |dff__parameterized0_209             |    14|
|2067  |        \gen_line_buffers[2].LINE_BUFFER    |Line_buffer_126                     |    68|
|2068  |          controller_inst                   |Line_buffer_controller_195          |     3|
|2069  |            SHIFT_DONE                      |dff_203                             |     3|
|2070  |          datapath_inst                     |Line_buffer_datapath_196            |    64|
|2071  |            COUNTER_I                       |plus_1_197                          |    21|
|2072  |              PLUS_1_DFF                    |dff__parameterized0_202             |    21|
|2073  |            COUNTER_RD_POINTER              |plus_1_198                          |    16|
|2074  |              PLUS_1_DFF                    |dff__parameterized0_201             |    16|
|2075  |            COUNTER_WR_POINTER              |plus_1_199                          |    14|
|2076  |              PLUS_1_DFF                    |dff__parameterized0_200             |    14|
|2077  |        \gen_line_buffers[3].LINE_BUFFER    |Line_buffer_127                     |    68|
|2078  |          controller_inst                   |Line_buffer_controller_186          |     3|
|2079  |            SHIFT_DONE                      |dff_194                             |     3|
|2080  |          datapath_inst                     |Line_buffer_datapath_187            |    64|
|2081  |            COUNTER_I                       |plus_1_188                          |    21|
|2082  |              PLUS_1_DFF                    |dff__parameterized0_193             |    21|
|2083  |            COUNTER_RD_POINTER              |plus_1_189                          |    16|
|2084  |              PLUS_1_DFF                    |dff__parameterized0_192             |    16|
|2085  |            COUNTER_WR_POINTER              |plus_1_190                          |    14|
|2086  |              PLUS_1_DFF                    |dff__parameterized0_191             |    14|
|2087  |        \gen_line_buffers[4].LINE_BUFFER    |Line_buffer_128                     |    68|
|2088  |          controller_inst                   |Line_buffer_controller_177          |     3|
|2089  |            SHIFT_DONE                      |dff_185                             |     3|
|2090  |          datapath_inst                     |Line_buffer_datapath_178            |    64|
|2091  |            COUNTER_I                       |plus_1_179                          |    21|
|2092  |              PLUS_1_DFF                    |dff__parameterized0_184             |    21|
|2093  |            COUNTER_RD_POINTER              |plus_1_180                          |    16|
|2094  |              PLUS_1_DFF                    |dff__parameterized0_183             |    16|
|2095  |            COUNTER_WR_POINTER              |plus_1_181                          |    14|
|2096  |              PLUS_1_DFF                    |dff__parameterized0_182             |    14|
|2097  |        \gen_line_buffers[5].LINE_BUFFER    |Line_buffer_129                     |    68|
|2098  |          controller_inst                   |Line_buffer_controller_168          |     3|
|2099  |            SHIFT_DONE                      |dff_176                             |     3|
|2100  |          datapath_inst                     |Line_buffer_datapath_169            |    64|
|2101  |            COUNTER_I                       |plus_1_170                          |    21|
|2102  |              PLUS_1_DFF                    |dff__parameterized0_175             |    21|
|2103  |            COUNTER_RD_POINTER              |plus_1_171                          |    16|
|2104  |              PLUS_1_DFF                    |dff__parameterized0_174             |    16|
|2105  |            COUNTER_WR_POINTER              |plus_1_172                          |    14|
|2106  |              PLUS_1_DFF                    |dff__parameterized0_173             |    14|
|2107  |        \gen_line_buffers[6].LINE_BUFFER    |Line_buffer_130                     |    68|
|2108  |          controller_inst                   |Line_buffer_controller_159          |     3|
|2109  |            SHIFT_DONE                      |dff_167                             |     3|
|2110  |          datapath_inst                     |Line_buffer_datapath_160            |    64|
|2111  |            COUNTER_I                       |plus_1_161                          |    21|
|2112  |              PLUS_1_DFF                    |dff__parameterized0_166             |    21|
|2113  |            COUNTER_RD_POINTER              |plus_1_162                          |    16|
|2114  |              PLUS_1_DFF                    |dff__parameterized0_165             |    16|
|2115  |            COUNTER_WR_POINTER              |plus_1_163                          |    14|
|2116  |              PLUS_1_DFF                    |dff__parameterized0_164             |    14|
|2117  |        \gen_line_buffers[7].LINE_BUFFER    |Line_buffer_131                     |    68|
|2118  |          controller_inst                   |Line_buffer_controller_150          |     3|
|2119  |            SHIFT_DONE                      |dff_158                             |     3|
|2120  |          datapath_inst                     |Line_buffer_datapath_151            |    64|
|2121  |            COUNTER_I                       |plus_1_152                          |    21|
|2122  |              PLUS_1_DFF                    |dff__parameterized0_157             |    21|
|2123  |            COUNTER_RD_POINTER              |plus_1_153                          |    16|
|2124  |              PLUS_1_DFF                    |dff__parameterized0_156             |    16|
|2125  |            COUNTER_WR_POINTER              |plus_1_154                          |    14|
|2126  |              PLUS_1_DFF                    |dff__parameterized0_155             |    14|
|2127  |        \gen_line_buffers[8].LINE_BUFFER    |Line_buffer_132                     |    68|
|2128  |          controller_inst                   |Line_buffer_controller_141          |     3|
|2129  |            SHIFT_DONE                      |dff_149                             |     3|
|2130  |          datapath_inst                     |Line_buffer_datapath_142            |    64|
|2131  |            COUNTER_I                       |plus_1_143                          |    21|
|2132  |              PLUS_1_DFF                    |dff__parameterized0_148             |    21|
|2133  |            COUNTER_RD_POINTER              |plus_1_144                          |    16|
|2134  |              PLUS_1_DFF                    |dff__parameterized0_147             |    16|
|2135  |            COUNTER_WR_POINTER              |plus_1_145                          |    14|
|2136  |              PLUS_1_DFF                    |dff__parameterized0_146             |    14|
|2137  |        \gen_line_buffers[9].LINE_BUFFER    |Line_buffer_133                     |    68|
|2138  |          controller_inst                   |Line_buffer_controller              |     3|
|2139  |            SHIFT_DONE                      |dff_140                             |     3|
|2140  |          datapath_inst                     |Line_buffer_datapath                |    64|
|2141  |            COUNTER_I                       |plus_1_134                          |    21|
|2142  |              PLUS_1_DFF                    |dff__parameterized0_139             |    21|
|2143  |            COUNTER_RD_POINTER              |plus_1_135                          |    16|
|2144  |              PLUS_1_DFF                    |dff__parameterized0_138             |    16|
|2145  |            COUNTER_WR_POINTER              |plus_1_136                          |    14|
|2146  |              PLUS_1_DFF                    |dff__parameterized0_137             |    14|
|2147  |      INTERPOLATION_R_5                     |Interpolation_R_x__parameterized3   |   276|
|2148  |        INTER_R2_135                        |Interpolation_calc__parameterized12 |    29|
|2149  |        INTER_R2_225                        |Interpolation_calc__parameterized13 |    29|
|2150  |        INTER_R2_315                        |Interpolation_calc__parameterized14 |    29|
|2151  |        INTER_R2_45                         |Interpolation_calc__parameterized11 |    29|
|2152  |      INTERPOLATION_R_6                     |Interpolation_R_x__parameterized4   |   152|
|2153  |        INTER_R2_135                        |Interpolation_calc__parameterized16 |     5|
|2154  |        INTER_R2_225                        |Interpolation_calc__parameterized17 |     5|
|2155  |        INTER_R2_315                        |Interpolation_calc__parameterized18 |     5|
|2156  |        INTER_R2_45                         |Interpolation_calc__parameterized15 |     5|
|2157  |      NI_CALC_R6                            |NI__parameterized1                  |   192|
|2158  |        NI1                                 |NI_calc__parameterized1             |   150|
|2159  |          DFF_SUM                           |dff__parameterized10                |   144|
|2160  |        NI2                                 |NI_calc__parameterized1_116         |     6|
|2161  |        NI3                                 |NI_calc__parameterized1_117         |     6|
|2162  |        NI4                                 |NI_calc__parameterized1_118         |     6|
|2163  |        NI5                                 |NI_calc__parameterized1_119         |     6|
|2164  |        NI6                                 |NI_calc__parameterized1_120         |     6|
|2165  |        NI7                                 |NI_calc__parameterized1_121         |     6|
|2166  |        NI8                                 |NI_calc__parameterized1_122         |     6|
|2167  |      R6_PATCH_SUM                          |R6_patch_sum                        |   510|
|2168  |        R6_CONTROLLER                       |R6_controller                       |    31|
|2169  |        R6_SUM                              |R6_sum                              |   479|
|2170  |          COUNTER_PLUS                      |plus_1_94                           |    38|
|2171  |            PLUS_1_DFF                      |dff__parameterized0_115             |    38|
|2172  |          I_START_PLUS                      |plus_1__parameterized0              |     6|
|2173  |            PLUS_1_DFF                      |dff__parameterized1_114             |     6|
|2174  |          ROW_PLUS                          |plus_1_95                           |    16|
|2175  |            PLUS_1_DFF                      |dff__parameterized0_113             |    16|
|2176  |          SUM1                              |sum__parameterized2                 |    26|
|2177  |            SUM_DFF                         |dff__parameterized5                 |    12|
|2178  |          SUM1112                           |sum                                 |    20|
|2179  |            SUM_DFF                         |dff__parameterized3_112             |     9|
|2180  |          SUM12                             |sum_96                              |    20|
|2181  |            SUM_DFF                         |dff__parameterized3_111             |     9|
|2182  |          SUM1234                           |sum__parameterized0                 |    22|
|2183  |            SUM_DFF                         |dff__parameterized0_110             |    10|
|2184  |          SUM1_TO_8                         |sum__parameterized1                 |    24|
|2185  |            SUM_DFF                         |dff__parameterized4_109             |    11|
|2186  |          SUM34                             |sum_97                              |    20|
|2187  |            SUM_DFF                         |dff__parameterized3_108             |     9|
|2188  |          SUM56                             |sum_98                              |    20|
|2189  |            SUM_DFF                         |dff__parameterized3_107             |     9|
|2190  |          SUM5678                           |sum__parameterized0_99              |    22|
|2191  |            SUM_DFF                         |dff__parameterized0_106             |    10|
|2192  |          SUM78                             |sum_100                             |    20|
|2193  |            SUM_DFF                         |dff__parameterized3_105             |     9|
|2194  |          SUM910                            |sum_101                             |    20|
|2195  |            SUM_DFF                         |dff__parameterized3                 |     9|
|2196  |          SUM9_TO_12                        |sum__parameterized0_102             |    22|
|2197  |            SUM_DFF                         |dff__parameterized0_104             |    10|
|2198  |          SUM9_TO_13                        |sum__parameterized1_103             |    22|
|2199  |            SUM_DFF                         |dff__parameterized4                 |    11|
|2200  |          SUMO                              |sum_cumulative__parameterized1      |    52|
|2201  |      RD_CALC_R6                            |RD                                  |    51|
|2202  |        RD1                                 |RD_calc                             |    20|
|2203  |          DFF_BIT                           |dff_93                              |     1|
|2204  |        RD2                                 |RD_calc_79                          |     5|
|2205  |          DFF_BIT                           |dff_92                              |     1|
|2206  |        RD3                                 |RD_calc_80                          |     3|
|2207  |          DFF_BIT                           |dff_91                              |     1|
|2208  |        RD4                                 |RD_calc_81                          |     5|
|2209  |          DFF_BIT                           |dff_90                              |     1|
|2210  |        RD5                                 |RD_calc_82                          |     3|
|2211  |          DFF_BIT                           |dff_89                              |     1|
|2212  |        RD6                                 |RD_calc_83                          |     5|
|2213  |          DFF_BIT                           |dff_88                              |     1|
|2214  |        RD7                                 |RD_calc_84                          |     3|
|2215  |          DFF_BIT                           |dff_87                              |     1|
|2216  |        RD8                                 |RD_calc_85                          |     5|
|2217  |          DFF_BIT                           |dff_86                              |     1|
|2218  |      RIU2_NI                               |riu2_mapping                        |    67|
|2219  |        SUM1                                |sum__parameterized3_51              |     2|
|2220  |          SUM_DFF                           |dff__parameterized2_78              |     2|
|2221  |        SUM12                               |sum__parameterized4_52              |     7|
|2222  |          SUM_DFF                           |dff__parameterized1_77              |     7|
|2223  |        SUM12_                              |sum__parameterized4_53              |     7|
|2224  |          SUM_DFF                           |dff__parameterized1_76              |     7|
|2225  |        SUM1_                               |sum__parameterized3_54              |     2|
|2226  |          SUM_DFF                           |dff__parameterized2_75              |     2|
|2227  |        SUM2                                |sum__parameterized3_55              |     2|
|2228  |          SUM_DFF                           |dff__parameterized2_74              |     2|
|2229  |        SUM2_                               |sum__parameterized3_56              |     2|
|2230  |          SUM_DFF                           |dff__parameterized2_73              |     2|
|2231  |        SUM3                                |sum__parameterized3_57              |     2|
|2232  |          SUM_DFF                           |dff__parameterized2_72              |     2|
|2233  |        SUM34                               |sum__parameterized4_58              |    10|
|2234  |          SUM_DFF                           |dff__parameterized1_71              |    10|
|2235  |        SUM34_                              |sum__parameterized4_59              |    10|
|2236  |          SUM_DFF                           |dff__parameterized1_70              |    10|
|2237  |        SUM3_                               |sum__parameterized3_60              |     2|
|2238  |          SUM_DFF                           |dff__parameterized2_69              |     2|
|2239  |        SUM4                                |sum__parameterized3_61              |     2|
|2240  |          SUM_DFF                           |dff__parameterized2_68              |     2|
|2241  |        SUM4_                               |sum__parameterized3_62              |     2|
|2242  |          SUM_DFF                           |dff__parameterized2_67              |     2|
|2243  |        SUMALL                              |sum__parameterized5_63              |    13|
|2244  |          SUM_DFF                           |dff__parameterized7_66              |    13|
|2245  |        SUMALL_                             |sum__parameterized5_64              |     4|
|2246  |          SUM_DFF                           |dff__parameterized7_65              |     4|
|2247  |      RIU2_RD                               |riu2_mapping_3                      |    69|
|2248  |        DFF_DONE2                           |dff_25                              |     3|
|2249  |        DFF_DONE3                           |dff_26                              |     2|
|2250  |        DONE_DFF1                           |dff_27                              |     1|
|2251  |        SHIFT_PROGRESS                      |shift_registers__parameterized1_28  |     3|
|2252  |        SUM1                                |sum__parameterized3                 |     2|
|2253  |          SUM_DFF                           |dff__parameterized2_50              |     2|
|2254  |        SUM12                               |sum__parameterized4                 |     7|
|2255  |          SUM_DFF                           |dff__parameterized1_49              |     7|
|2256  |        SUM12_                              |sum__parameterized4_29              |     7|
|2257  |          SUM_DFF                           |dff__parameterized1_48              |     7|
|2258  |        SUM1_                               |sum__parameterized3_30              |     2|
|2259  |          SUM_DFF                           |dff__parameterized2_47              |     2|
|2260  |        SUM2                                |sum__parameterized3_31              |     2|
|2261  |          SUM_DFF                           |dff__parameterized2_46              |     2|
|2262  |        SUM2_                               |sum__parameterized3_32              |     2|
|2263  |          SUM_DFF                           |dff__parameterized2_45              |     2|
|2264  |        SUM3                                |sum__parameterized3_33              |     2|
|2265  |          SUM_DFF                           |dff__parameterized2_44              |     2|
|2266  |        SUM34                               |sum__parameterized4_34              |     9|
|2267  |          SUM_DFF                           |dff__parameterized1_43              |     9|
|2268  |        SUM34_                              |sum__parameterized4_35              |     9|
|2269  |          SUM_DFF                           |dff__parameterized1                 |     9|
|2270  |        SUM3_                               |sum__parameterized3_36              |     2|
|2271  |          SUM_DFF                           |dff__parameterized2_42              |     2|
|2272  |        SUM4                                |sum__parameterized3_37              |     2|
|2273  |          SUM_DFF                           |dff__parameterized2_41              |     2|
|2274  |        SUM4_                               |sum__parameterized3_38              |     2|
|2275  |          SUM_DFF                           |dff__parameterized2                 |     2|
|2276  |        SUMALL                              |sum__parameterized5                 |     8|
|2277  |          SUM_DFF                           |dff__parameterized7_40              |     8|
|2278  |        SUMALL_                             |sum__parameterized5_39              |     4|
|2279  |          SUM_DFF                           |dff__parameterized7                 |     4|
|2280  |      SHIFT_BIT1                            |dff                                 |     1|
|2281  |      SHIFT_BIT2                            |dff_4                               |     1|
|2282  |      SHIFT_BIT3                            |dff_5                               |     1|
|2283  |      SHIFT_BIT4                            |dff_6                               |     1|
|2284  |      SHIFT_BIT5                            |dff_7                               |     1|
|2285  |      SHIFT_BIT6                            |dff_8                               |     1|
|2286  |      SHIFT_BIT7                            |dff_9                               |     1|
|2287  |      SHIFT_BIT8                            |dff_10                              |     1|
|2288  |      SHIFT_DATA10_5x5                      |shift_registers__parameterized6     |    32|
|2289  |      SHIFT_DATA11_5x5                      |shift_registers__parameterized6_11  |    32|
|2290  |      SHIFT_DATA1_5x5                       |shift_registers__parameterized6_12  |    32|
|2291  |      SHIFT_DATA2_5x5                       |shift_registers__parameterized6_13  |    32|
|2292  |      SHIFT_DATA3_5x5                       |shift_registers__parameterized6_14  |    32|
|2293  |      SHIFT_DATA6_5x5                       |shift_registers__parameterized6_15  |    32|
|2294  |      SHIFT_DATA9_5x5                       |shift_registers__parameterized6_16  |    32|
|2295  |      SHIFT_DONE_5x5_O                      |shift_registers__parameterized5     |     4|
|2296  |      SHIFT_RD_DONE                         |dff_17                              |    17|
|2297  |      SHIFT_RD_PROGRESS_DONE                |dff_18                              |     1|
|2298  |      WINDOW_BUFFER_11x11                   |Window_buffer_11x11                 |   333|
|2299  |        inst_Window_buffer_11x11_controller |Window_buffer_11x11_controller      |    14|
|2300  |        inst_Window_buffer_11x11_datapath   |Window_buffer_11x11_datapath        |   319|
|2301  |          COUNTER_PLUS                      |plus_1_21                           |    39|
|2302  |            PLUS_1_DFF                      |dff__parameterized0_24              |    39|
|2303  |          ROW_PLUS                          |plus_1_22                           |    14|
|2304  |            PLUS_1_DFF                      |dff__parameterized0_23              |    14|
|2305  |      WINDOW_BUFFER_13x13                   |Window_buffer_13x13                 |   372|
|2306  |        inst_Window_buffer_13x13_controller |Window_buffer_13x13_controller      |    20|
|2307  |        inst_Window_buffer_13x13_datapath   |Window_buffer_13x13_datapath        |   352|
|2308  |          COUNTER_PLUS                      |plus_1                              |    40|
|2309  |            PLUS_1_DFF                      |dff__parameterized0_20              |    40|
|2310  |          ROW_PLUS                          |plus_1_19                           |    14|
|2311  |            PLUS_1_DFF                      |dff__parameterized0                 |    14|
|2312  |    SHIFT_CI_R2                             |shift_registers__parameterized1     |     3|
|2313  |    SHIFT_CI_R4                             |shift_registers__parameterized4     |     4|
|2314  |    SHIFT_CI_R6                             |shift_registers__parameterized7     |    43|
+------+--------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:20 ; elapsed = 00:04:08 . Memory (MB): peak = 1203.145 ; gain = 890.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 769 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:56 ; elapsed = 00:03:51 . Memory (MB): peak = 1203.145 ; gain = 372.156
Synthesis Optimization Complete : Time (s): cpu = 00:03:20 ; elapsed = 00:04:09 . Memory (MB): peak = 1203.145 ; gain = 890.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 990 instances were transformed.
  LD => LDCE: 918 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 60 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
889 Infos, 491 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:36 ; elapsed = 00:04:24 . Memory (MB): peak = 1209.129 ; gain = 909.090
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/Zedboard/Zedboard.runs/synth_1/TopModule.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1209.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1209.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 00:03:48 2025...
