
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v
# synth_design -part xc7z020clg484-3 -top LU -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LU -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 94375 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1502.438 ; gain = 85.895 ; free physical = 252749 ; free virtual = 314521
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LU' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:187]
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:3203]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:3869]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:3835]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[7:0]' into 'curReadAddrDelay11_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4143]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[7:0]' into 'curWriteAddr_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4453]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[255:0]' into 'curWriteByteEn_reg[255:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4454]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4143]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4453]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4454]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[7:0]' into 'curReadAddrDelay10_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4142]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[7:0]' into 'curReadAddrDelay9_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4141]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[7:0]' into 'curReadAddrDelay8_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4140]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[7:0]' into 'curReadAddrDelay7_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4139]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[7:0]' into 'curReadAddrDelay6_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4138]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[7:0]' into 'curReadAddrDelay5_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4137]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[7:0]' into 'curReadAddrDelay4_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4136]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[7:0]' into 'curReadAddrDelay3_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4135]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[7:0]' into 'curReadAddrDelay2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4134]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[7:0]' into 'curReadAddrDelay1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4133]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[7:0]' into 'curReadAddrDelay0_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4132]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4132]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4133]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4134]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4135]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4136]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4137]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4138]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4139]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4140]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4141]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4142]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:3203]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2816]
INFO: [Synth 8-6157] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2967]
INFO: [Synth 8-6155] done synthesizing module 'div_24b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2967]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2816]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2774]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4485]
	Parameter DATA_WIDTH bound to: 13'b0100000000000 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4485]
INFO: [Synth 8-6155] done synthesizing module 'ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2774]
INFO: [Synth 8-6157] synthesizing module 'ram1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2732]
INFO: [Synth 8-6155] done synthesizing module 'ram1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2732]
INFO: [Synth 8-6157] synthesizing module 'ram2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2690]
INFO: [Synth 8-6155] done synthesizing module 'ram2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2690]
INFO: [Synth 8-6157] synthesizing module 'ram3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2648]
INFO: [Synth 8-6155] done synthesizing module 'ram3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2648]
INFO: [Synth 8-6157] synthesizing module 'top_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2609]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4485]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4485]
INFO: [Synth 8-6155] done synthesizing module 'top_ram' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2609]
INFO: [Synth 8-6157] synthesizing module 'mult_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1277]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1664]
INFO: [Synth 8-6157] synthesizing module 'preprocess' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2539]
INFO: [Synth 8-6155] done synthesizing module 'preprocess' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2539]
INFO: [Synth 8-6157] synthesizing module 'special' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'special' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2485]
INFO: [Synth 8-6157] synthesizing module 'prenorm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2195]
INFO: [Synth 8-6155] done synthesizing module 'prenorm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2195]
INFO: [Synth 8-6157] synthesizing module 'multiply_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2179]
INFO: [Synth 8-6155] done synthesizing module 'multiply_a' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2179]
INFO: [Synth 8-6157] synthesizing module 'exponent' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2157]
INFO: [Synth 8-6155] done synthesizing module 'exponent' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2157]
INFO: [Synth 8-6157] synthesizing module 'normalize' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2137]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2137]
INFO: [Synth 8-6157] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'shift' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1951]
INFO: [Synth 8-6157] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1845]
INFO: [Synth 8-6155] done synthesizing module 'round' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1845]
INFO: [Synth 8-6157] synthesizing module 'flag' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1825]
INFO: [Synth 8-6155] done synthesizing module 'flag' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1825]
INFO: [Synth 8-6157] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1778]
INFO: [Synth 8-6155] done synthesizing module 'assemble' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1778]
INFO: [Synth 8-6155] done synthesizing module 'fpmul' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1664]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1299]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1299]
INFO: [Synth 8-6155] done synthesizing module 'mult_add' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1277]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:729]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:862]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg0_reg[7:0]' into 'leftReadAddr0Reg0_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:674]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:674]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg1_reg[7:0]' into 'leftReadAddr0Reg1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:682]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:682]
INFO: [Synth 8-6155] done synthesizing module 'LU' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:187]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[13]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[12]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[13]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[12]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[255]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[254]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[253]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[252]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[251]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[250]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[249]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[248]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[247]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[246]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[245]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[244]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[243]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[242]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[241]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[240]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[239]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[238]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[237]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[236]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[235]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[234]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[233]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[232]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[231]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[230]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[229]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[228]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[227]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[226]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[225]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[224]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[223]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[222]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[221]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[220]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[219]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[218]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[217]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[216]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[215]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[214]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[213]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[212]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[211]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[210]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[209]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[208]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[207]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[206]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[205]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[204]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[203]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[202]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[201]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[200]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[199]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[198]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[197]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[196]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[195]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[194]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[193]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[192]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[191]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[190]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[189]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[188]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[187]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[186]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.203 ; gain = 174.660 ; free physical = 253615 ; free virtual = 315389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.203 ; gain = 174.660 ; free physical = 253574 ; free virtual = 315348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.199 ; gain = 182.656 ; free physical = 253575 ; free virtual = 315349
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i1modkByteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:2189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1535]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000001000000 |                             0000
                 iSTATE6 |                  000100000000000 |                             0001
                iSTATE11 |                  000010000000000 |                             0110
                 iSTATE8 |                  010000000000000 |                             0111
                iSTATE10 |                  100000000000000 |                             1000
                 iSTATE9 |                  001000000000000 |                             1001
                 iSTATE5 |                  000001000000000 |                             1010
                 iSTATE3 |                  000000010000000 |                             1011
                 iSTATE4 |                  000000100000000 |                             1100
                 iSTATE2 |                  000000000100000 |                             0010
                  iSTATE |                  000000000000001 |                             0011
                iSTATE12 |                  000000000000010 |                             1110
                 iSTATE0 |                  000000000000100 |                             0100
                 iSTATE1 |                  000000000010000 |                             1101
                iSTATE13 |                  000000000001000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'LUControl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1766.590 ; gain = 350.047 ; free physical = 252798 ; free virtual = 314577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          64|     10604|
|2     |LU__GCB0      |           1|     45138|
|3     |LU__GCB1      |           1|     26911|
|4     |LU__GCB2      |           1|     25202|
|5     |LU__GCB3      |           1|     18625|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData1Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1252]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1228]
INFO: [Synth 8-3538] Detected potentially large (wide) register curReadData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1272]
INFO: [Synth 8-3538] Detected potentially large (wide) register curReadData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1271]
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1223]
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData0Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1247]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftReadData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:700]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:653]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData0Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:675]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:657]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData1Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:680]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftReadData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:699]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 65    
	   2 Input     25 Bit       Adders := 64    
	   2 Input     24 Bit       Adders := 64    
	   3 Input     24 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 256   
	   4 Input     10 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 130   
	   2 Input      8 Bit       Adders := 1576  
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 257   
+---Registers : 
	             2048 Bit    Registers := 20    
	              256 Bit    Registers := 43    
	               32 Bit    Registers := 331   
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 43    
	                8 Bit    Registers := 68    
	                6 Bit    Registers := 38    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---RAMs : 
	              16K Bit         RAMs := 4     
	              448 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 8     
	   2 Input    256 Bit        Muxes := 6     
	  64 Input    256 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 64    
	   2 Input     48 Bit        Muxes := 128   
	   2 Input     47 Bit        Muxes := 23    
	   2 Input     32 Bit        Muxes := 66    
	   4 Input     31 Bit        Muxes := 64    
	   2 Input     31 Bit        Muxes := 128   
	   5 Input     31 Bit        Muxes := 64    
	   2 Input     25 Bit        Muxes := 192   
	   2 Input     24 Bit        Muxes := 512   
	   2 Input     23 Bit        Muxes := 128   
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 192   
	   2 Input      8 Bit        Muxes := 90    
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	  23 Input      5 Bit        Muxes := 128   
	   2 Input      5 Bit        Muxes := 64    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 342   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData1Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1252]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1228]
INFO: [Synth 8-3538] Detected potentially large (wide) register curReadData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1272]
INFO: [Synth 8-3538] Detected potentially large (wide) register curReadData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1271]
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1223]
INFO: [Synth 8-3538] Detected potentially large (wide) register curWriteData0Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1247]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftReadData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:700]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:653]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData0Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:675]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData1Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:657]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftWriteData1Reg1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:680]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register out2_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4525]
INFO: [Synth 8-3538] Detected potentially large (wide) register out1_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:4516]
INFO: [Synth 8-3538] Detected potentially large (wide) register leftReadData0Reg0_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:699]
Hierarchical RTL Component report 
Module LU 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 12    
	              256 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 6     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 8     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 66    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module preprocess 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module special 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prenorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 2     
Module exponent 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
Module normalize 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mult_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 35    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 37    
	                8 Bit    Registers := 52    
	                6 Bit    Registers := 38    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  64 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 2     
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              448 Bit         RAMs := 1     
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
INFO: [Synth 8-3886] merging instance 'ADD/b_reg[30]' (FD) to 'ADD/b_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ADD/\b_reg[31] )
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/ram_reg was removed. 
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[74] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[80] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[81] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[82] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[84] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[87] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[88] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[89] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[90] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[92] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[97] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conBlock/\i1modkByteEn_reg[98] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[196]' (FD) to 'conBlock/i1modkByteEn_reg[197]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[197]' (FD) to 'conBlock/i1modkByteEn_reg[198]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[198]' (FD) to 'conBlock/i1modkByteEn_reg[199]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[200]' (FD) to 'conBlock/i1modkByteEn_reg[201]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[201]' (FD) to 'conBlock/i1modkByteEn_reg[202]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[202]' (FD) to 'conBlock/i1modkByteEn_reg[203]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[204]' (FD) to 'conBlock/i1modkByteEn_reg[205]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[205]' (FD) to 'conBlock/i1modkByteEn_reg[206]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[206]' (FD) to 'conBlock/i1modkByteEn_reg[207]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[208]' (FD) to 'conBlock/i1modkByteEn_reg[209]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[209]' (FD) to 'conBlock/i1modkByteEn_reg[210]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[210]' (FD) to 'conBlock/i1modkByteEn_reg[211]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[212]' (FD) to 'conBlock/i1modkByteEn_reg[213]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[213]' (FD) to 'conBlock/i1modkByteEn_reg[214]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[214]' (FD) to 'conBlock/i1modkByteEn_reg[215]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[216]' (FD) to 'conBlock/i1modkByteEn_reg[217]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[217]' (FD) to 'conBlock/i1modkByteEn_reg[218]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[218]' (FD) to 'conBlock/i1modkByteEn_reg[219]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[220]' (FD) to 'conBlock/i1modkByteEn_reg[221]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[221]' (FD) to 'conBlock/i1modkByteEn_reg[222]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[222]' (FD) to 'conBlock/i1modkByteEn_reg[223]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[224]' (FD) to 'conBlock/i1modkByteEn_reg[225]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[225]' (FD) to 'conBlock/i1modkByteEn_reg[226]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[226]' (FD) to 'conBlock/i1modkByteEn_reg[227]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[228]' (FD) to 'conBlock/i1modkByteEn_reg[229]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[229]' (FD) to 'conBlock/i1modkByteEn_reg[230]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[230]' (FD) to 'conBlock/i1modkByteEn_reg[231]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[232]' (FD) to 'conBlock/i1modkByteEn_reg[233]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[233]' (FD) to 'conBlock/i1modkByteEn_reg[234]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[234]' (FD) to 'conBlock/i1modkByteEn_reg[235]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[236]' (FD) to 'conBlock/i1modkByteEn_reg[237]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[237]' (FD) to 'conBlock/i1modkByteEn_reg[238]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[238]' (FD) to 'conBlock/i1modkByteEn_reg[239]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[240]' (FD) to 'conBlock/i1modkByteEn_reg[241]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[241]' (FD) to 'conBlock/i1modkByteEn_reg[242]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[242]' (FD) to 'conBlock/i1modkByteEn_reg[243]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[244]' (FD) to 'conBlock/i1modkByteEn_reg[245]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[245]' (FD) to 'conBlock/i1modkByteEn_reg[246]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[246]' (FD) to 'conBlock/i1modkByteEn_reg[247]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[248]' (FD) to 'conBlock/i1modkByteEn_reg[249]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[249]' (FD) to 'conBlock/i1modkByteEn_reg[250]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[250]' (FD) to 'conBlock/i1modkByteEn_reg[251]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[252]' (FD) to 'conBlock/i1modkByteEn_reg[253]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[253]' (FD) to 'conBlock/i1modkByteEn_reg[254]'
INFO: [Synth 8-3886] merging instance 'conBlock/i1modkByteEn_reg[254]' (FD) to 'conBlock/i1modkByteEn_reg[255]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[0]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[1]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[2]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[3]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[4]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[5]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[6]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[7]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[8]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[9]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[10]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[11]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[12]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[13]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[14]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[15]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[16]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[17]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[18]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[19]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[20]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[21]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[22]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[23]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[24]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[25]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[26]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[27]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[28]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[29]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[30]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[31]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[32]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[33]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[34]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[35]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[36]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[37]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[38]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[39]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[40]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[41]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[42]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[43]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[44]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[45]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[46]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[47]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[48]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[49]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[50]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[51]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[52]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Synth 8-3886] merging instance 'conBlock/byteEn_reg[53]' (FDS) to 'conBlock/byteEn_reg[195]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg2_reg' and it is trimmed from '14' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1007]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg1_reg' and it is trimmed from '14' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1003]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg0_reg' and it is trimmed from '14' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:999]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg2_reg' and it is trimmed from '14' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1008]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg1_reg' and it is trimmed from '14' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1004]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg0_reg' and it is trimmed from '14' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v:1000]
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/ram_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:04 . Memory (MB): peak = 1824.516 ; gain = 407.973 ; free physical = 247857 ; free virtual = 309738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU__GCB0    | currentBlock0/inst1/ram_reg | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
|LU__GCB0    | currentBlock1/inst1/ram_reg | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
|LU__GCB2    | leftBlock0/inst1/ram_reg    | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
|LU__GCB2    | leftBlock1/inst1/ram_reg    | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU__GCB3    | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_a  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_a  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/leftBlock0/inst1/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          64|      5063|
|2     |LU__GCB0      |           1|     45082|
|3     |LU__GCB1      |           1|     13866|
|4     |LU__GCB2      |           1|     22586|
|5     |LU__GCB3      |           1|     13350|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 1824.516 ; gain = 407.973 ; free physical = 247772 ; free virtual = 309653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU__GCB0    | currentBlock0/inst1/ram_reg | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
|LU__GCB0    | currentBlock1/inst1/ram_reg | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
|LU__GCB2    | leftBlock0/inst1/ram_reg    | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
|LU__GCB2    | leftBlock1/inst1/ram_reg    | 8 x 2048(READ_FIRST)   | W |   | 8 x 2048(WRITE_FIRST)  |   | R | Port A and B     | 1      | 28     | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU__GCB3    | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          64|      5063|
|2     |LU__GCB0      |           1|     45082|
|3     |LU__GCB1      |           1|     10355|
|4     |LU__GCB2      |           1|     22586|
|5     |LU__GCB3      |           1|     13350|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/leftBlock0/inst1/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1900.379 ; gain = 483.836 ; free physical = 247210 ; free virtual = 309150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           1|      1568|
|2     |LU__GCB0      |           1|     20378|
|3     |LU__GCB1      |           1|      4479|
|4     |LU__GCB2      |           1|     12346|
|5     |LU__GCB3      |           1|      7610|
|6     |mult_add__1   |           1|      1568|
|7     |mult_add__2   |           1|      1568|
|8     |mult_add__3   |           1|      1568|
|9     |mult_add__4   |           1|      1568|
|10    |mult_add__5   |           1|      1568|
|11    |mult_add__6   |           1|      1568|
|12    |mult_add__7   |           1|      1568|
|13    |mult_add__8   |           1|      1568|
|14    |mult_add__9   |           1|      1568|
|15    |mult_add__10  |           1|      1568|
|16    |mult_add__11  |           1|      1568|
|17    |mult_add__12  |           1|      1568|
|18    |mult_add__13  |           1|      1568|
|19    |mult_add__14  |           1|      1568|
|20    |mult_add__15  |           1|      1568|
|21    |mult_add__16  |           1|      1568|
|22    |mult_add__17  |           1|      1568|
|23    |mult_add__18  |           1|      1568|
|24    |mult_add__19  |           1|      1568|
|25    |mult_add__20  |           1|      1568|
|26    |mult_add__21  |           1|      1568|
|27    |mult_add__22  |           1|      1568|
|28    |mult_add__23  |           1|      1568|
|29    |mult_add__24  |           1|      1568|
|30    |mult_add__25  |           1|      1568|
|31    |mult_add__26  |           1|      1568|
|32    |mult_add__27  |           1|      1568|
|33    |mult_add__28  |           1|      1568|
|34    |mult_add__29  |           1|      1568|
|35    |mult_add__30  |           1|      1568|
|36    |mult_add__31  |           1|      1568|
|37    |mult_add__32  |           1|      1568|
|38    |mult_add__33  |           1|      1568|
|39    |mult_add__34  |           1|      1568|
|40    |mult_add__35  |           1|      1568|
|41    |mult_add__36  |           1|      1568|
|42    |mult_add__37  |           1|      1568|
|43    |mult_add__38  |           1|      1568|
|44    |mult_add__39  |           1|      1568|
|45    |mult_add__40  |           1|      1568|
|46    |mult_add__41  |           1|      1568|
|47    |mult_add__42  |           1|      1568|
|48    |mult_add__43  |           1|      1568|
|49    |mult_add__44  |           1|      1568|
|50    |mult_add__45  |           1|      1568|
|51    |mult_add__46  |           1|      1568|
|52    |mult_add__47  |           1|      1568|
|53    |mult_add__48  |           1|      1568|
|54    |mult_add__49  |           1|      1568|
|55    |mult_add__50  |           1|      1568|
|56    |mult_add__51  |           1|      1568|
|57    |mult_add__52  |           1|      1568|
|58    |mult_add__53  |           1|      1568|
|59    |mult_add__54  |           1|      1568|
|60    |mult_add__55  |           1|      1568|
|61    |mult_add__56  |           1|      1568|
|62    |mult_add__57  |           1|      1568|
|63    |mult_add__58  |           1|      1568|
|64    |mult_add__59  |           1|      1568|
|65    |mult_add__60  |           1|      1568|
|66    |mult_add__61  |           1|      1568|
|67    |mult_add__62  |           1|      1568|
|68    |mult_add__63  |           1|      1568|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net leftWriteEn1Reg1_reg_rep__0_n_0 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn1Reg1_reg_rep_n_0 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn1 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn0Reg1_reg_rep__0_n_0 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn0Reg1_reg_rep_n_0 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn0 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1_reg_rep__1_n_0 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1_reg_rep__0_n_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1_reg_rep_n_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1_reg_rep__1_n_0 is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1_reg_rep__0_n_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1_reg_rep_n_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:35 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 245822 ; free virtual = 307850
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:36 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 246929 ; free virtual = 308957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 247389 ; free virtual = 309417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:45 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 249411 ; free virtual = 311430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:51 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 248810 ; free virtual = 310830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:51 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 248749 ; free virtual = 310769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LU          | conBlock/start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curReadAddrDelay0_reg[2]   | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay16_reg[2] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay5_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddr_reg[2]        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/topWriteAddrDelay5_reg[3]  | 27     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|LU          | conBlock/topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LU          | conBlock/topWriteSelDelay5_reg[5]   | 27     | 6     | NO           | NO                 | YES               | 0      | 6       | 
|LU          | conBlock/topWriteSel_reg[5]         | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|LU          | conBlock/topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | leftReadAddr0Reg1_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | topWriteDataReg2_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LU          | topReadAddrReg2_reg[3]              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU          | topWriteAddrReg2_reg[3]             | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU          | topWriteEnReg2_reg                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2601|
|2     |DSP48E1  |   128|
|3     |LUT1     |   293|
|4     |LUT2     |  7454|
|5     |LUT3     | 25599|
|6     |LUT4     |  8366|
|7     |LUT5     | 19793|
|8     |LUT6     | 49822|
|9     |MUXF7    |   864|
|10    |MUXF8    |   384|
|11    |RAM32M   |     6|
|12    |RAMB18E1 |     4|
|13    |RAMB36E1 |   112|
|14    |SRL16E   |    73|
|15    |SRLC32E  |    11|
|16    |FDRE     | 24700|
|17    |FDSE     |   516|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+-------+
|      |Instance         |Module                        |Cells  |
+------+-----------------+------------------------------+-------+
|1     |top              |                              | 140726|
|2     |  PE0            |mult_add                      |   1338|
|3     |    ADD          |fpu_add_500                   |    776|
|4     |    MUL          |fpmul_501                     |    306|
|5     |      exponenter |exponent_502                  |      8|
|6     |      multiplier |multiply_a_503                |    154|
|7     |      rounder    |round_504                     |      6|
|8     |      shifter    |shift_505                     |     96|
|9     |      specialer  |special_506                   |      3|
|10    |  PE1            |mult_add_0                    |   1322|
|11    |    ADD          |fpu_add_493                   |    776|
|12    |    MUL          |fpmul_494                     |    290|
|13    |      exponenter |exponent_495                  |      8|
|14    |      multiplier |multiply_a_496                |    140|
|15    |      rounder    |round_497                     |      6|
|16    |      shifter    |shift_498                     |     96|
|17    |      specialer  |special_499                   |      3|
|18    |  PE10           |mult_add_1                    |   1322|
|19    |    ADD          |fpu_add_486                   |    776|
|20    |    MUL          |fpmul_487                     |    290|
|21    |      exponenter |exponent_488                  |      8|
|22    |      multiplier |multiply_a_489                |    140|
|23    |      rounder    |round_490                     |      6|
|24    |      shifter    |shift_491                     |     96|
|25    |      specialer  |special_492                   |      3|
|26    |  PE11           |mult_add_2                    |   1322|
|27    |    ADD          |fpu_add_479                   |    776|
|28    |    MUL          |fpmul_480                     |    290|
|29    |      exponenter |exponent_481                  |      8|
|30    |      multiplier |multiply_a_482                |    140|
|31    |      rounder    |round_483                     |      6|
|32    |      shifter    |shift_484                     |     96|
|33    |      specialer  |special_485                   |      3|
|34    |  PE12           |mult_add_3                    |   1322|
|35    |    ADD          |fpu_add_472                   |    776|
|36    |    MUL          |fpmul_473                     |    290|
|37    |      exponenter |exponent_474                  |      8|
|38    |      multiplier |multiply_a_475                |    140|
|39    |      rounder    |round_476                     |      6|
|40    |      shifter    |shift_477                     |     96|
|41    |      specialer  |special_478                   |      3|
|42    |  PE13           |mult_add_4                    |   1322|
|43    |    ADD          |fpu_add_465                   |    776|
|44    |    MUL          |fpmul_466                     |    290|
|45    |      exponenter |exponent_467                  |      8|
|46    |      multiplier |multiply_a_468                |    140|
|47    |      rounder    |round_469                     |      6|
|48    |      shifter    |shift_470                     |     96|
|49    |      specialer  |special_471                   |      3|
|50    |  PE14           |mult_add_5                    |   1322|
|51    |    ADD          |fpu_add_458                   |    776|
|52    |    MUL          |fpmul_459                     |    290|
|53    |      exponenter |exponent_460                  |      8|
|54    |      multiplier |multiply_a_461                |    140|
|55    |      rounder    |round_462                     |      6|
|56    |      shifter    |shift_463                     |     96|
|57    |      specialer  |special_464                   |      3|
|58    |  PE15           |mult_add_6                    |   1322|
|59    |    ADD          |fpu_add_451                   |    776|
|60    |    MUL          |fpmul_452                     |    290|
|61    |      exponenter |exponent_453                  |      8|
|62    |      multiplier |multiply_a_454                |    140|
|63    |      rounder    |round_455                     |      6|
|64    |      shifter    |shift_456                     |     96|
|65    |      specialer  |special_457                   |      3|
|66    |  PE16           |mult_add_7                    |   1322|
|67    |    ADD          |fpu_add_444                   |    776|
|68    |    MUL          |fpmul_445                     |    290|
|69    |      exponenter |exponent_446                  |      8|
|70    |      multiplier |multiply_a_447                |    140|
|71    |      rounder    |round_448                     |      6|
|72    |      shifter    |shift_449                     |     96|
|73    |      specialer  |special_450                   |      3|
|74    |  PE17           |mult_add_8                    |   1322|
|75    |    ADD          |fpu_add_437                   |    776|
|76    |    MUL          |fpmul_438                     |    290|
|77    |      exponenter |exponent_439                  |      8|
|78    |      multiplier |multiply_a_440                |    140|
|79    |      rounder    |round_441                     |      6|
|80    |      shifter    |shift_442                     |     96|
|81    |      specialer  |special_443                   |      3|
|82    |  PE18           |mult_add_9                    |   1323|
|83    |    ADD          |fpu_add_430                   |    776|
|84    |    MUL          |fpmul_431                     |    291|
|85    |      exponenter |exponent_432                  |      8|
|86    |      multiplier |multiply_a_433                |    141|
|87    |      rounder    |round_434                     |      6|
|88    |      shifter    |shift_435                     |     96|
|89    |      specialer  |special_436                   |      3|
|90    |  PE19           |mult_add_10                   |   1323|
|91    |    ADD          |fpu_add_423                   |    776|
|92    |    MUL          |fpmul_424                     |    291|
|93    |      exponenter |exponent_425                  |      8|
|94    |      multiplier |multiply_a_426                |    141|
|95    |      rounder    |round_427                     |      6|
|96    |      shifter    |shift_428                     |     96|
|97    |      specialer  |special_429                   |      3|
|98    |  PE2            |mult_add_11                   |   1322|
|99    |    ADD          |fpu_add_416                   |    776|
|100   |    MUL          |fpmul_417                     |    290|
|101   |      exponenter |exponent_418                  |      8|
|102   |      multiplier |multiply_a_419                |    140|
|103   |      rounder    |round_420                     |      6|
|104   |      shifter    |shift_421                     |     96|
|105   |      specialer  |special_422                   |      3|
|106   |  PE20           |mult_add_12                   |   1322|
|107   |    ADD          |fpu_add_409                   |    776|
|108   |    MUL          |fpmul_410                     |    290|
|109   |      exponenter |exponent_411                  |      8|
|110   |      multiplier |multiply_a_412                |    140|
|111   |      rounder    |round_413                     |      6|
|112   |      shifter    |shift_414                     |     96|
|113   |      specialer  |special_415                   |      3|
|114   |  PE21           |mult_add_13                   |   1322|
|115   |    ADD          |fpu_add_402                   |    776|
|116   |    MUL          |fpmul_403                     |    290|
|117   |      exponenter |exponent_404                  |      8|
|118   |      multiplier |multiply_a_405                |    140|
|119   |      rounder    |round_406                     |      6|
|120   |      shifter    |shift_407                     |     96|
|121   |      specialer  |special_408                   |      3|
|122   |  PE22           |mult_add_14                   |   1322|
|123   |    ADD          |fpu_add_395                   |    776|
|124   |    MUL          |fpmul_396                     |    290|
|125   |      exponenter |exponent_397                  |      8|
|126   |      multiplier |multiply_a_398                |    140|
|127   |      rounder    |round_399                     |      6|
|128   |      shifter    |shift_400                     |     96|
|129   |      specialer  |special_401                   |      3|
|130   |  PE23           |mult_add_15                   |   1322|
|131   |    ADD          |fpu_add_388                   |    776|
|132   |    MUL          |fpmul_389                     |    290|
|133   |      exponenter |exponent_390                  |      8|
|134   |      multiplier |multiply_a_391                |    140|
|135   |      rounder    |round_392                     |      6|
|136   |      shifter    |shift_393                     |     96|
|137   |      specialer  |special_394                   |      3|
|138   |  PE24           |mult_add_16                   |   1322|
|139   |    ADD          |fpu_add_381                   |    776|
|140   |    MUL          |fpmul_382                     |    290|
|141   |      exponenter |exponent_383                  |      8|
|142   |      multiplier |multiply_a_384                |    140|
|143   |      rounder    |round_385                     |      6|
|144   |      shifter    |shift_386                     |     96|
|145   |      specialer  |special_387                   |      3|
|146   |  PE25           |mult_add_17                   |   1322|
|147   |    ADD          |fpu_add_374                   |    776|
|148   |    MUL          |fpmul_375                     |    290|
|149   |      exponenter |exponent_376                  |      8|
|150   |      multiplier |multiply_a_377                |    140|
|151   |      rounder    |round_378                     |      6|
|152   |      shifter    |shift_379                     |     96|
|153   |      specialer  |special_380                   |      3|
|154   |  PE26           |mult_add_18                   |   1322|
|155   |    ADD          |fpu_add_367                   |    776|
|156   |    MUL          |fpmul_368                     |    290|
|157   |      exponenter |exponent_369                  |      8|
|158   |      multiplier |multiply_a_370                |    140|
|159   |      rounder    |round_371                     |      6|
|160   |      shifter    |shift_372                     |     96|
|161   |      specialer  |special_373                   |      3|
|162   |  PE27           |mult_add_19                   |   1322|
|163   |    ADD          |fpu_add_360                   |    776|
|164   |    MUL          |fpmul_361                     |    290|
|165   |      exponenter |exponent_362                  |      8|
|166   |      multiplier |multiply_a_363                |    140|
|167   |      rounder    |round_364                     |      6|
|168   |      shifter    |shift_365                     |     96|
|169   |      specialer  |special_366                   |      3|
|170   |  PE28           |mult_add_20                   |   1322|
|171   |    ADD          |fpu_add_353                   |    776|
|172   |    MUL          |fpmul_354                     |    290|
|173   |      exponenter |exponent_355                  |      8|
|174   |      multiplier |multiply_a_356                |    140|
|175   |      rounder    |round_357                     |      6|
|176   |      shifter    |shift_358                     |     96|
|177   |      specialer  |special_359                   |      3|
|178   |  PE29           |mult_add_21                   |   1323|
|179   |    ADD          |fpu_add_346                   |    776|
|180   |    MUL          |fpmul_347                     |    291|
|181   |      exponenter |exponent_348                  |      8|
|182   |      multiplier |multiply_a_349                |    141|
|183   |      rounder    |round_350                     |      6|
|184   |      shifter    |shift_351                     |     96|
|185   |      specialer  |special_352                   |      3|
|186   |  PE3            |mult_add_22                   |   1323|
|187   |    ADD          |fpu_add_339                   |    776|
|188   |    MUL          |fpmul_340                     |    291|
|189   |      exponenter |exponent_341                  |      8|
|190   |      multiplier |multiply_a_342                |    141|
|191   |      rounder    |round_343                     |      6|
|192   |      shifter    |shift_344                     |     96|
|193   |      specialer  |special_345                   |      3|
|194   |  PE30           |mult_add_23                   |   1322|
|195   |    ADD          |fpu_add_332                   |    776|
|196   |    MUL          |fpmul_333                     |    290|
|197   |      exponenter |exponent_334                  |      8|
|198   |      multiplier |multiply_a_335                |    140|
|199   |      rounder    |round_336                     |      6|
|200   |      shifter    |shift_337                     |     96|
|201   |      specialer  |special_338                   |      3|
|202   |  PE31           |mult_add_24                   |   1322|
|203   |    ADD          |fpu_add_325                   |    776|
|204   |    MUL          |fpmul_326                     |    290|
|205   |      exponenter |exponent_327                  |      8|
|206   |      multiplier |multiply_a_328                |    140|
|207   |      rounder    |round_329                     |      6|
|208   |      shifter    |shift_330                     |     96|
|209   |      specialer  |special_331                   |      3|
|210   |  PE32           |mult_add_25                   |   1322|
|211   |    ADD          |fpu_add_318                   |    776|
|212   |    MUL          |fpmul_319                     |    290|
|213   |      exponenter |exponent_320                  |      8|
|214   |      multiplier |multiply_a_321                |    140|
|215   |      rounder    |round_322                     |      6|
|216   |      shifter    |shift_323                     |     96|
|217   |      specialer  |special_324                   |      3|
|218   |  PE33           |mult_add_26                   |   1323|
|219   |    ADD          |fpu_add_311                   |    776|
|220   |    MUL          |fpmul_312                     |    291|
|221   |      exponenter |exponent_313                  |      8|
|222   |      multiplier |multiply_a_314                |    141|
|223   |      rounder    |round_315                     |      6|
|224   |      shifter    |shift_316                     |     96|
|225   |      specialer  |special_317                   |      3|
|226   |  PE34           |mult_add_27                   |   1322|
|227   |    ADD          |fpu_add_304                   |    776|
|228   |    MUL          |fpmul_305                     |    290|
|229   |      exponenter |exponent_306                  |      8|
|230   |      multiplier |multiply_a_307                |    140|
|231   |      rounder    |round_308                     |      6|
|232   |      shifter    |shift_309                     |     96|
|233   |      specialer  |special_310                   |      3|
|234   |  PE35           |mult_add_28                   |   1322|
|235   |    ADD          |fpu_add_297                   |    776|
|236   |    MUL          |fpmul_298                     |    290|
|237   |      exponenter |exponent_299                  |      8|
|238   |      multiplier |multiply_a_300                |    140|
|239   |      rounder    |round_301                     |      6|
|240   |      shifter    |shift_302                     |     96|
|241   |      specialer  |special_303                   |      3|
|242   |  PE36           |mult_add_29                   |   1322|
|243   |    ADD          |fpu_add_290                   |    776|
|244   |    MUL          |fpmul_291                     |    290|
|245   |      exponenter |exponent_292                  |      8|
|246   |      multiplier |multiply_a_293                |    140|
|247   |      rounder    |round_294                     |      6|
|248   |      shifter    |shift_295                     |     96|
|249   |      specialer  |special_296                   |      3|
|250   |  PE37           |mult_add_30                   |   1322|
|251   |    ADD          |fpu_add_283                   |    776|
|252   |    MUL          |fpmul_284                     |    290|
|253   |      exponenter |exponent_285                  |      8|
|254   |      multiplier |multiply_a_286                |    140|
|255   |      rounder    |round_287                     |      6|
|256   |      shifter    |shift_288                     |     96|
|257   |      specialer  |special_289                   |      3|
|258   |  PE38           |mult_add_31                   |   1322|
|259   |    ADD          |fpu_add_276                   |    776|
|260   |    MUL          |fpmul_277                     |    290|
|261   |      exponenter |exponent_278                  |      8|
|262   |      multiplier |multiply_a_279                |    140|
|263   |      rounder    |round_280                     |      6|
|264   |      shifter    |shift_281                     |     96|
|265   |      specialer  |special_282                   |      3|
|266   |  PE39           |mult_add_32                   |   1323|
|267   |    ADD          |fpu_add_269                   |    776|
|268   |    MUL          |fpmul_270                     |    291|
|269   |      exponenter |exponent_271                  |      8|
|270   |      multiplier |multiply_a_272                |    141|
|271   |      rounder    |round_273                     |      6|
|272   |      shifter    |shift_274                     |     96|
|273   |      specialer  |special_275                   |      3|
|274   |  PE4            |mult_add_33                   |   1322|
|275   |    ADD          |fpu_add_262                   |    776|
|276   |    MUL          |fpmul_263                     |    290|
|277   |      exponenter |exponent_264                  |      8|
|278   |      multiplier |multiply_a_265                |    140|
|279   |      rounder    |round_266                     |      6|
|280   |      shifter    |shift_267                     |     96|
|281   |      specialer  |special_268                   |      3|
|282   |  PE40           |mult_add_34                   |   1322|
|283   |    ADD          |fpu_add_255                   |    776|
|284   |    MUL          |fpmul_256                     |    290|
|285   |      exponenter |exponent_257                  |      8|
|286   |      multiplier |multiply_a_258                |    140|
|287   |      rounder    |round_259                     |      6|
|288   |      shifter    |shift_260                     |     96|
|289   |      specialer  |special_261                   |      3|
|290   |  PE41           |mult_add_35                   |   1322|
|291   |    ADD          |fpu_add_248                   |    776|
|292   |    MUL          |fpmul_249                     |    290|
|293   |      exponenter |exponent_250                  |      8|
|294   |      multiplier |multiply_a_251                |    140|
|295   |      rounder    |round_252                     |      6|
|296   |      shifter    |shift_253                     |     96|
|297   |      specialer  |special_254                   |      3|
|298   |  PE42           |mult_add_36                   |   1322|
|299   |    ADD          |fpu_add_241                   |    776|
|300   |    MUL          |fpmul_242                     |    290|
|301   |      exponenter |exponent_243                  |      8|
|302   |      multiplier |multiply_a_244                |    140|
|303   |      rounder    |round_245                     |      6|
|304   |      shifter    |shift_246                     |     96|
|305   |      specialer  |special_247                   |      3|
|306   |  PE43           |mult_add_37                   |   1323|
|307   |    ADD          |fpu_add_234                   |    776|
|308   |    MUL          |fpmul_235                     |    291|
|309   |      exponenter |exponent_236                  |      8|
|310   |      multiplier |multiply_a_237                |    141|
|311   |      rounder    |round_238                     |      6|
|312   |      shifter    |shift_239                     |     96|
|313   |      specialer  |special_240                   |      3|
|314   |  PE44           |mult_add_38                   |   1322|
|315   |    ADD          |fpu_add_227                   |    776|
|316   |    MUL          |fpmul_228                     |    290|
|317   |      exponenter |exponent_229                  |      8|
|318   |      multiplier |multiply_a_230                |    140|
|319   |      rounder    |round_231                     |      6|
|320   |      shifter    |shift_232                     |     96|
|321   |      specialer  |special_233                   |      3|
|322   |  PE45           |mult_add_39                   |   1322|
|323   |    ADD          |fpu_add_220                   |    776|
|324   |    MUL          |fpmul_221                     |    290|
|325   |      exponenter |exponent_222                  |      8|
|326   |      multiplier |multiply_a_223                |    140|
|327   |      rounder    |round_224                     |      6|
|328   |      shifter    |shift_225                     |     96|
|329   |      specialer  |special_226                   |      3|
|330   |  PE46           |mult_add_40                   |   1322|
|331   |    ADD          |fpu_add_213                   |    776|
|332   |    MUL          |fpmul_214                     |    290|
|333   |      exponenter |exponent_215                  |      8|
|334   |      multiplier |multiply_a_216                |    140|
|335   |      rounder    |round_217                     |      6|
|336   |      shifter    |shift_218                     |     96|
|337   |      specialer  |special_219                   |      3|
|338   |  PE47           |mult_add_41                   |   1322|
|339   |    ADD          |fpu_add_206                   |    776|
|340   |    MUL          |fpmul_207                     |    290|
|341   |      exponenter |exponent_208                  |      8|
|342   |      multiplier |multiply_a_209                |    140|
|343   |      rounder    |round_210                     |      6|
|344   |      shifter    |shift_211                     |     96|
|345   |      specialer  |special_212                   |      3|
|346   |  PE48           |mult_add_42                   |   1322|
|347   |    ADD          |fpu_add_199                   |    776|
|348   |    MUL          |fpmul_200                     |    290|
|349   |      exponenter |exponent_201                  |      8|
|350   |      multiplier |multiply_a_202                |    140|
|351   |      rounder    |round_203                     |      6|
|352   |      shifter    |shift_204                     |     96|
|353   |      specialer  |special_205                   |      3|
|354   |  PE49           |mult_add_43                   |   1323|
|355   |    ADD          |fpu_add_192                   |    776|
|356   |    MUL          |fpmul_193                     |    291|
|357   |      exponenter |exponent_194                  |      8|
|358   |      multiplier |multiply_a_195                |    141|
|359   |      rounder    |round_196                     |      6|
|360   |      shifter    |shift_197                     |     96|
|361   |      specialer  |special_198                   |      3|
|362   |  PE5            |mult_add_44                   |   1322|
|363   |    ADD          |fpu_add_185                   |    776|
|364   |    MUL          |fpmul_186                     |    290|
|365   |      exponenter |exponent_187                  |      8|
|366   |      multiplier |multiply_a_188                |    140|
|367   |      rounder    |round_189                     |      6|
|368   |      shifter    |shift_190                     |     96|
|369   |      specialer  |special_191                   |      3|
|370   |  PE50           |mult_add_45                   |   1322|
|371   |    ADD          |fpu_add_178                   |    776|
|372   |    MUL          |fpmul_179                     |    290|
|373   |      exponenter |exponent_180                  |      8|
|374   |      multiplier |multiply_a_181                |    140|
|375   |      rounder    |round_182                     |      6|
|376   |      shifter    |shift_183                     |     96|
|377   |      specialer  |special_184                   |      3|
|378   |  PE51           |mult_add_46                   |   1322|
|379   |    ADD          |fpu_add_171                   |    776|
|380   |    MUL          |fpmul_172                     |    290|
|381   |      exponenter |exponent_173                  |      8|
|382   |      multiplier |multiply_a_174                |    140|
|383   |      rounder    |round_175                     |      6|
|384   |      shifter    |shift_176                     |     96|
|385   |      specialer  |special_177                   |      3|
|386   |  PE52           |mult_add_47                   |   1322|
|387   |    ADD          |fpu_add_164                   |    776|
|388   |    MUL          |fpmul_165                     |    290|
|389   |      exponenter |exponent_166                  |      8|
|390   |      multiplier |multiply_a_167                |    140|
|391   |      rounder    |round_168                     |      6|
|392   |      shifter    |shift_169                     |     96|
|393   |      specialer  |special_170                   |      3|
|394   |  PE53           |mult_add_48                   |   1322|
|395   |    ADD          |fpu_add_157                   |    776|
|396   |    MUL          |fpmul_158                     |    290|
|397   |      exponenter |exponent_159                  |      8|
|398   |      multiplier |multiply_a_160                |    140|
|399   |      rounder    |round_161                     |      6|
|400   |      shifter    |shift_162                     |     96|
|401   |      specialer  |special_163                   |      3|
|402   |  PE54           |mult_add_49                   |   1322|
|403   |    ADD          |fpu_add_150                   |    776|
|404   |    MUL          |fpmul_151                     |    290|
|405   |      exponenter |exponent_152                  |      8|
|406   |      multiplier |multiply_a_153                |    140|
|407   |      rounder    |round_154                     |      6|
|408   |      shifter    |shift_155                     |     96|
|409   |      specialer  |special_156                   |      3|
|410   |  PE55           |mult_add_50                   |   1322|
|411   |    ADD          |fpu_add_143                   |    776|
|412   |    MUL          |fpmul_144                     |    290|
|413   |      exponenter |exponent_145                  |      8|
|414   |      multiplier |multiply_a_146                |    140|
|415   |      rounder    |round_147                     |      6|
|416   |      shifter    |shift_148                     |     96|
|417   |      specialer  |special_149                   |      3|
|418   |  PE56           |mult_add_51                   |   1322|
|419   |    ADD          |fpu_add_136                   |    776|
|420   |    MUL          |fpmul_137                     |    290|
|421   |      exponenter |exponent_138                  |      8|
|422   |      multiplier |multiply_a_139                |    140|
|423   |      rounder    |round_140                     |      6|
|424   |      shifter    |shift_141                     |     96|
|425   |      specialer  |special_142                   |      3|
|426   |  PE57           |mult_add_52                   |   1322|
|427   |    ADD          |fpu_add_129                   |    776|
|428   |    MUL          |fpmul_130                     |    290|
|429   |      exponenter |exponent_131                  |      8|
|430   |      multiplier |multiply_a_132                |    140|
|431   |      rounder    |round_133                     |      6|
|432   |      shifter    |shift_134                     |     96|
|433   |      specialer  |special_135                   |      3|
|434   |  PE58           |mult_add_53                   |   1322|
|435   |    ADD          |fpu_add_122                   |    776|
|436   |    MUL          |fpmul_123                     |    290|
|437   |      exponenter |exponent_124                  |      8|
|438   |      multiplier |multiply_a_125                |    140|
|439   |      rounder    |round_126                     |      6|
|440   |      shifter    |shift_127                     |     96|
|441   |      specialer  |special_128                   |      3|
|442   |  PE59           |mult_add_54                   |   1323|
|443   |    ADD          |fpu_add_115                   |    776|
|444   |    MUL          |fpmul_116                     |    291|
|445   |      exponenter |exponent_117                  |      8|
|446   |      multiplier |multiply_a_118                |    141|
|447   |      rounder    |round_119                     |      6|
|448   |      shifter    |shift_120                     |     96|
|449   |      specialer  |special_121                   |      3|
|450   |  PE6            |mult_add_55                   |   1322|
|451   |    ADD          |fpu_add_108                   |    776|
|452   |    MUL          |fpmul_109                     |    290|
|453   |      exponenter |exponent_110                  |      8|
|454   |      multiplier |multiply_a_111                |    140|
|455   |      rounder    |round_112                     |      6|
|456   |      shifter    |shift_113                     |     96|
|457   |      specialer  |special_114                   |      3|
|458   |  PE60           |mult_add_56                   |   1322|
|459   |    ADD          |fpu_add_101                   |    776|
|460   |    MUL          |fpmul_102                     |    290|
|461   |      exponenter |exponent_103                  |      8|
|462   |      multiplier |multiply_a_104                |    140|
|463   |      rounder    |round_105                     |      6|
|464   |      shifter    |shift_106                     |     96|
|465   |      specialer  |special_107                   |      3|
|466   |  PE61           |mult_add_57                   |   1322|
|467   |    ADD          |fpu_add_94                    |    776|
|468   |    MUL          |fpmul_95                      |    290|
|469   |      exponenter |exponent_96                   |      8|
|470   |      multiplier |multiply_a_97                 |    140|
|471   |      rounder    |round_98                      |      6|
|472   |      shifter    |shift_99                      |     96|
|473   |      specialer  |special_100                   |      3|
|474   |  PE62           |mult_add_58                   |   1328|
|475   |    ADD          |fpu_add_87                    |    776|
|476   |    MUL          |fpmul_88                      |    296|
|477   |      exponenter |exponent_89                   |      8|
|478   |      multiplier |multiply_a_90                 |    146|
|479   |      rounder    |round_91                      |      6|
|480   |      shifter    |shift_92                      |     96|
|481   |      specialer  |special_93                    |      3|
|482   |  PE63           |mult_add_59                   |   1329|
|483   |    ADD          |fpu_add_80                    |    776|
|484   |    MUL          |fpmul_81                      |    297|
|485   |      exponenter |exponent_82                   |      8|
|486   |      multiplier |multiply_a_83                 |    147|
|487   |      rounder    |round_84                      |      6|
|488   |      shifter    |shift_85                      |     96|
|489   |      specialer  |special_86                    |      3|
|490   |  PE7            |mult_add_60                   |   1322|
|491   |    ADD          |fpu_add_73                    |    776|
|492   |    MUL          |fpmul_74                      |    290|
|493   |      exponenter |exponent_75                   |      8|
|494   |      multiplier |multiply_a_76                 |    140|
|495   |      rounder    |round_77                      |      6|
|496   |      shifter    |shift_78                      |     96|
|497   |      specialer  |special_79                    |      3|
|498   |  PE8            |mult_add_61                   |   1322|
|499   |    ADD          |fpu_add_66                    |    776|
|500   |    MUL          |fpmul_67                      |    290|
|501   |      exponenter |exponent_68                   |      8|
|502   |      multiplier |multiply_a_69                 |    140|
|503   |      rounder    |round_70                      |      6|
|504   |      shifter    |shift_71                      |     96|
|505   |      specialer  |special_72                    |      3|
|506   |  PE9            |mult_add_62                   |   1322|
|507   |    ADD          |fpu_add                       |    776|
|508   |    MUL          |fpmul                         |    290|
|509   |      exponenter |exponent                      |      8|
|510   |      multiplier |multiply_a                    |    140|
|511   |      rounder    |round                         |      6|
|512   |      shifter    |shift                         |     96|
|513   |      specialer  |special                       |      3|
|514   |  conBlock       |LUControl                     |   1797|
|515   |  currentBlock0  |ram                           |   3965|
|516   |    inst1        |dual_port_ram_65              |   3965|
|517   |  currentBlock1  |ram1                          |   2077|
|518   |    inst1        |dual_port_ram_64              |   2077|
|519   |  leftBlock0     |ram2                          |  28061|
|520   |    inst1        |dual_port_ram_63              |  28061|
|521   |  leftBlock1     |ram3                          |     29|
|522   |    inst1        |dual_port_ram                 |     29|
|523   |  rec            |fpu_div                       |   3354|
|524   |  topBlock       |top_ram                       |     38|
|525   |    inst2        |dual_port_ram__parameterized0 |     38|
+------+-----------------+------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:51 . Memory (MB): peak = 2011.719 ; gain = 595.176 ; free physical = 248745 ; free virtual = 310765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1082 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 2015.625 ; gain = 599.082 ; free physical = 250666 ; free virtual = 312689
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 2015.625 ; gain = 599.082 ; free physical = 250663 ; free virtual = 312680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4099 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2302.406 ; gain = 0.000 ; free physical = 251498 ; free virtual = 313555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
486 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:17 . Memory (MB): peak = 2302.406 ; gain = 897.414 ; free physical = 251510 ; free virtual = 313569
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.000 ; gain = 598.594 ; free physical = 249114 ; free virtual = 311328
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2901.000 ; gain = 0.000 ; free physical = 249072 ; free virtual = 311285
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2951.418 ; gain = 0.000 ; free physical = 248820 ; free virtual = 311137
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 2953.387 ; gain = 52.387 ; free physical = 251724 ; free virtual = 313876
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3088.906 ; gain = 135.520 ; free physical = 250571 ; free virtual = 312660
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3232.457 ; gain = 143.551 ; free physical = 247959 ; free virtual = 310067
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3232.461 ; gain = 0.004 ; free physical = 249134 ; free virtual = 311238

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f5da55d5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 249129 ; free virtual = 311233

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1482fecef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 250240 ; free virtual = 312343
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1482fecef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 249868 ; free virtual = 311972
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d8641e1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 249520 ; free virtual = 311627
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d8641e1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 249445 ; free virtual = 311549
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b043dada

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 251099 ; free virtual = 313202
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b043dada

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 250970 ; free virtual = 313073
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 250892 ; free virtual = 312995
Ending Logic Optimization Task | Checksum: b08723bf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3232.461 ; gain = 0.000 ; free physical = 250844 ; free virtual = 312947

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.826 | TNS=-26114.154 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 116 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 116 newly gated: 116 Total Ports: 232
Ending PowerOpt Patch Enables Task | Checksum: 8ae53351

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3949.797 ; gain = 0.000 ; free physical = 247823 ; free virtual = 310155
Ending Power Optimization Task | Checksum: 8ae53351

Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 3949.797 ; gain = 717.336 ; free physical = 248868 ; free virtual = 311212

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8ae53351

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3949.797 ; gain = 0.000 ; free physical = 248775 ; free virtual = 311145

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3949.797 ; gain = 0.000 ; free physical = 248694 ; free virtual = 311082
Ending Netlist Obfuscation Task | Checksum: 12f41fdeb

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3949.797 ; gain = 0.000 ; free physical = 248682 ; free virtual = 311074
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:48 ; elapsed = 00:01:42 . Memory (MB): peak = 3949.797 ; gain = 717.340 ; free physical = 248668 ; free virtual = 311013
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12f41fdeb
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LU ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.826 | TNS=-26114.154 |
PSMgr Creation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:07 . Memory (MB): peak = 3949.809 ; gain = 0.000 ; free physical = 245559 ; free virtual = 307963
INFO: [Pwropt 34-54] Flop output of conBlock/curTopIdx_reg[4] does not fanout to any other flop but itself
Found 8512 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:41 ; elapsed = 00:00:08 . Memory (MB): peak = 4045.840 ; gain = 96.031 ; free physical = 245456 ; free virtual = 307859
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:02:06 ; elapsed = 00:00:57 . Memory (MB): peak = 4103.906 ; gain = 58.066 ; free physical = 238834 ; free virtual = 301322
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 8076 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 928 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4161.359 ; gain = 57.453 ; free physical = 242578 ; free virtual = 305091
Power optimization passes: Time (s): cpu = 00:03:33 ; elapsed = 00:01:52 . Memory (MB): peak = 4163.820 ; gain = 214.012 ; free physical = 242604 ; free virtual = 305143

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4174.820 ; gain = 0.000 ; free physical = 242869 ; free virtual = 305560


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LU ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 116 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 184 accepted clusters 184
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 37 accepted clusters 37

Number of Slice Registers augmented: 18 newly gated: 10573 Total: 25218
Number of SRLs augmented: 0  newly gated: 0 Total: 84
Number of BRAM Ports augmented: 184 newly gated: 0 Total Ports: 232
Number of Flops added for Enable Generation: 0

Flops dropped: 0/10600 RAMS dropped: 0/184 Clusters dropped: 0/221 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b7768623

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 4206.836 ; gain = 32.016 ; free physical = 242253 ; free virtual = 304942
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b7768623
Power optimization: Time (s): cpu = 00:04:35 ; elapsed = 00:02:24 . Memory (MB): peak = 4206.836 ; gain = 257.039 ; free physical = 242540 ; free virtual = 305218
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 89064216 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2c968d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 243453 ; free virtual = 306071
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e2c968d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 243471 ; free virtual = 306089
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 13acb23f1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 244052 ; free virtual = 306813
INFO: [Opt 31-389] Phase Remap created 72 cells and removed 144 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 13403ce59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 244010 ; free virtual = 306772
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              72  |             144  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14faee5ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 243970 ; free virtual = 306731

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 243972 ; free virtual = 306734
Ending Netlist Obfuscation Task | Checksum: 14faee5ad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4206.836 ; gain = 0.000 ; free physical = 243973 ; free virtual = 306735
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:05:15 ; elapsed = 00:02:52 . Memory (MB): peak = 4206.836 ; gain = 257.039 ; free physical = 243973 ; free virtual = 306735
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4206.840 ; gain = 0.000 ; free physical = 243902 ; free virtual = 306664
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4e73e9d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4206.840 ; gain = 0.000 ; free physical = 243896 ; free virtual = 306658
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4206.840 ; gain = 0.000 ; free physical = 243799 ; free virtual = 306590

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 868e690e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 4206.840 ; gain = 0.000 ; free physical = 244987 ; free virtual = 307805
Phase 1 Placer Initialization | Checksum: 868e690e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 4206.840 ; gain = 0.000 ; free physical = 244987 ; free virtual = 307799
Ending Placer Task | Checksum: 868e690e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 4206.840 ; gain = 0.000 ; free physical = 244994 ; free virtual = 307796
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:34:16 2022...
