Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Nov 29 15:02:13 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_151_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 DUT/ModCount131_instance/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No197_instance/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.228ns (6.181%)  route 3.461ns (93.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 7.303 - 4.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.011ns (routing 1.832ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.564ns (routing 1.663ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=112369, routed)      3.011     4.042    DUT/ModCount131_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X121Y66        FDCE                                         r  DUT/ModCount131_instance/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y66        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.118 r  DUT/ModCount131_instance/count_reg[3]/Q
                         net (fo=6098, routed)        3.403     7.521    DUT/MUX_Add131_0_impl_1_instance/Counter_out[3]
    SLICE_X99Y131        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     7.673 r  DUT/MUX_Add131_0_impl_1_instance/Y[2]_i_1/O
                         net (fo=1, routed)           0.058     7.731    DUT/Delay1No197_instance/Y_reg[33]_1[2]
    SLICE_X99Y131        FDCE                                         r  DUT/Delay1No197_instance/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=112369, routed)      2.564     7.303    DUT/Delay1No197_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X99Y131        FDCE                                         r  DUT/Delay1No197_instance/Y_reg[2]/C
                         clock pessimism              0.461     7.764    
                         clock uncertainty           -0.035     7.729    
    SLICE_X99Y131        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.754    DUT/Delay1No197_instance/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  0.023    




