Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "J:/EE 220 retake/Lab 05 Arithmetic Logic Unit/alu_4_isim_beh.exe" -prj "J:/EE 220 retake/Lab 05 Arithmetic Logic Unit/alu_4_beh.prj" "work.alu_4" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/EE 220 retake/Lab 05 Arithmetic Logic Unit/full_adder.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 05 Arithmetic Logic Unit/alu.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 05 Arithmetic Logic Unit/alu_4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_adder
Compiling module mux_2
Compiling module mux_4
Compiling module alu
Compiling module alu_4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable J:/EE 220 retake/Lab 05 Arithmetic Logic Unit/alu_4_isim_beh.exe
Fuse Memory Usage: 27980 KB
Fuse CPU Usage: 607 ms
