// Seed: 1449126839
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    output logic id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri id_12,
    output wire id_13
);
  assign id_3 = id_11;
  always @(id_0) id_3 <= id_9;
  wire id_15;
  logic [1 'b0 : 1 'd0] id_16, id_17, id_18, id_19, id_20, id_21;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_15
  );
endmodule
