
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 408.824 ; gain = 96.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'dp_cont' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:1]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:101]
INFO: [Synth 8-226] default block is never used [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'dp_cont' (1#1) [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/imports/Task3/clkdiv.sv:1]
	Parameter DIVISOR bound to: 28'b0000000011110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (2#1) [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/imports/Task3/clkdiv.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:99]
INFO: [Synth 8-226] default block is never used [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:123]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 463.273 ; gain = 150.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.273 ; gain = 150.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.273 ; gain = 150.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/constrs_1/new/Lab2.xdc]
Finished Parsing XDC File [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/constrs_1/new/Lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/constrs_1/new/Lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 832.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'dp_cont'
INFO: [Synth 8-5544] ROM "mux0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swap" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                        000000001 |                             0000
                      s1 |                        000000010 |                             0001
                      s2 |                        000000100 |                             0010
                      s4 |                        000001000 |                             0100
                      s6 |                        000010000 |                             0110
                      s8 |                        000100000 |                             1000
                      s7 |                        001000000 |                             0111
                      s5 |                        010000000 |                             0101
                      s3 |                        100000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'dp_cont'
WARNING: [Synth 8-327] inferring latch for variable 'rst_d_reg' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:191]
WARNING: [Synth 8-327] inferring latch for variable 'mux3_reg' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:76]
WARNING: [Synth 8-327] inferring latch for variable 'mux2_reg' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:75]
WARNING: [Synth 8-327] inferring latch for variable 'mux1_reg' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'rst_c_reg' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:190]
WARNING: [Synth 8-327] inferring latch for variable 'mux0_reg' [C:/Users/ff/Desktop/CA_LAB/Lab2/dp_cont.sv:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module dp_cont 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port ano[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port ano[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port ano[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port ano[0] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (ano_reg[3]) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[3] with 1st driver pin 'ano_reg[3]/Q' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[3] with 2nd driver pin 'VCC' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ano[3] is connected to constant driver, other driver is ignored [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-3332] Sequential element (ano_reg[2]) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[2] with 1st driver pin 'ano_reg[2]/Q' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[2] with 2nd driver pin 'VCC' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ano[2] is connected to constant driver, other driver is ignored [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-3332] Sequential element (ano_reg[1]) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[1] with 1st driver pin 'ano_reg[1]/Q' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[1] with 2nd driver pin 'VCC' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ano[1] is connected to constant driver, other driver is ignored [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-3332] Sequential element (ano_reg[0]) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[0] with 1st driver pin 'ano_reg[0]/Q' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ano[0] with 2nd driver pin 'VCC' [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ano[0] is connected to constant driver, other driver is ignored [C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.srcs/sources_1/new/top.v:70]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 832.645 ; gain = 520.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     9|
|5     |LUT3   |    27|
|6     |LUT4   |     9|
|7     |LUT5   |    14|
|8     |LUT6   |    36|
|9     |FDRE   |    74|
|10    |FDSE   |     4|
|11    |LD     |     4|
|12    |LDC    |     3|
|13    |LDCP   |     1|
|14    |IBUF   |    11|
|15    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   217|
|2     |  a2     |dp_cont |   111|
|3     |  a3     |clkdiv  |    49|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 854.320 ; gain = 172.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 854.320 ; gain = 541.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 854.320 ; gain = 554.926
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ff/Desktop/CA_LAB/simulation/simulation/simulation.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 854.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 23 09:52:11 2021...
