Generate the report at 2024-07-13T10:15:50, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+---------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint      | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+---------------+-------------+------------+------------+---------------+-------+-------+-----------+
| u_lfsr/_87_:D | core_clock  | max        | 0.251f     | 9.961         | 0.000 | 9.710 | 3451.942  |
| u_lfsr/_87_:D | core_clock  | max        | 0.249r     | 9.969         | 0.000 | 9.720 | 3567.364  |
| u_lfsr/_82_:D | core_clock  | max        | 0.196f     | 9.961         | 0.000 | 9.764 | 4246.032  |
| u_lfsr/_86_:D | core_clock  | min        | 0.160r     | 0.005         | 0.000 | 0.155 | NA        |
| u_lfsr/_84_:D | core_clock  | min        | 0.160r     | 0.005         | 0.000 | 0.155 | NA        |
| u_lfsr/_80_:D | core_clock  | min        | 0.160r     | 0.005         | 0.000 | 0.155 | NA        |
+---------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_84_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_84_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_lfsr/_84_:Q (DFF_X1)        |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| bcd[4] (net)                  | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_66_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| u_lfsr/_66_:Z (BUF_X1)        |        | 0.005       | 0.000      | 0.017      |             | 0.033  | 0.119r          |
| u_lfsr/_28_ (net)             | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_51_:A (XOR2_X2)       |        | 0.004       | 0.000      | 0.017      |             | 0.000  | 0.119r          |
| u_lfsr/_51_:Z (XOR2_X2)       |        | 0.002       | 0.000      | 0.021      |             | 0.049  | 0.168r          |
| u_lfsr/_32_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_53_:A (XNOR2_X1)      |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.168r          |
| u_lfsr/_53_:ZN (XNOR2_X1)     |        | 0.001       | 0.000      | 0.011      |             | 0.018  | 0.185f          |
| u_lfsr/_34_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_54_:B (MUX2_X2)       |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.185f          |
| u_lfsr/_54_:Z (MUX2_X2)       |        | 0.001       | 0.000      | 0.008      |             | 0.038  | 0.224f          |
| u_lfsr/_15_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_79_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.224f          |
| u_lfsr/_79_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.027  | 0.251f          |
| u_lfsr/_07_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_87_:D (DFF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.251f          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_87_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 10.000          |
| u_lfsr/_87_:CK (DFF_X1)       |        |             |            |            |             |        | 10.000r         |
| library setup time            |        |             |            |            |             | -0.039 | 9.961           |
| clock reconvergence pessimism |        |             |            |            |             | 0.000  | 9.961           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.251(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 9.961           |
| data arrival time             |        |             |            |            |             |        | 0.251           |
| slack (MET)                   |        |             |            |            |             |        | 9.710           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_80_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_80_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_lfsr/_80_:Q (DFF_X1)        |        | 0.002       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| bcd[0] (net)                  | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_77_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
| u_lfsr/_77_:Z (BUF_X1)        |        | 0.005       | 0.000      | 0.009      |             | 0.031  | 0.111f          |
| u_lfsr/_24_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_51_:B (XOR2_X2)       |        | 0.005       | 0.000      | 0.009      |             | 0.000  | 0.111f          |
| u_lfsr/_51_:Z (XOR2_X2)       |        | 0.002       | 0.000      | 0.011      |             | 0.056  | 0.167f          |
| u_lfsr/_32_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_53_:A (XNOR2_X1)      |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.167f          |
| u_lfsr/_53_:ZN (XNOR2_X1)     |        | 0.002       | 0.000      | 0.020      |             | 0.029  | 0.196r          |
| u_lfsr/_34_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_54_:B (MUX2_X2)       |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.196r          |
| u_lfsr/_54_:Z (MUX2_X2)       |        | 0.001       | 0.000      | 0.007      |             | 0.031  | 0.227r          |
| u_lfsr/_15_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_79_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.227r          |
| u_lfsr/_79_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.249r          |
| u_lfsr/_07_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_87_:D (DFF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.249r          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_87_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 10.000          |
| u_lfsr/_87_:CK (DFF_X1)       |        |             |            |            |             |        | 10.000r         |
| library setup time            |        |             |            |            |             | -0.031 | 9.969           |
| clock reconvergence pessimism |        |             |            |            |             | 0.000  | 9.969           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.249(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 9.969           |
| data arrival time             |        |             |            |            |             |        | 0.249           |
| slack (MET)                   |        |             |            |            |             |        | 9.720           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_83_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_83_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_lfsr/_83_:Q (DFF_X1)        |        | 0.002       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| bcd[3] (net)                  | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_63_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
| u_lfsr/_63_:Z (BUF_X1)        |        | 0.005       | 0.000      | 0.010      |             | 0.033  | 0.112f          |
| u_lfsr/_27_ (net)             | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_46_:B (MUX2_X1)       |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.112f          |
| u_lfsr/_46_:Z (MUX2_X1)       |        | 0.001       | 0.000      | 0.009      |             | 0.056  | 0.169f          |
| u_lfsr/_10_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_64_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.169f          |
| u_lfsr/_64_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.028  | 0.196f          |
| u_lfsr/_02_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_82_:D (DFF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.196f          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_82_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 10     | 10              |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 10.000          |
| u_lfsr/_82_:CK (DFF_X1)       |        |             |            |            |             |        | 10.000r         |
| library setup time            |        |             |            |            |             | -0.039 | 9.961           |
| clock reconvergence pessimism |        |             |            |            |             | 0.000  | 9.961           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.196(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 9.961           |
| data arrival time             |        |             |            |            |             |        | 0.196           |
| slack (MET)                   |        |             |            |            |             |        | 9.764           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_87_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_87_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_lfsr/_87_:Q (DFF_X1)        |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| bcd[7] (net)                  | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_75_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| u_lfsr/_75_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.020  | 0.106r          |
| u_lfsr/_31_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_50_:B (MUX2_X1)       |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.106r          |
| u_lfsr/_50_:Z (MUX2_X1)       |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.138r          |
| u_lfsr/_14_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_76_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.138r          |
| u_lfsr/_76_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.160r          |
| u_lfsr/_06_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_86_:D (DFF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.160r          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_86_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_86_:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.005  | 0.005           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.005           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.160(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.005           |
| data arrival time             |        |             |            |            |             |        | 0.160           |
| slack (MET)                   |        |             |            |            |             |        | 0.155           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_85_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_85_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_lfsr/_85_:Q (DFF_X1)        |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| bcd[5] (net)                  | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_69_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| u_lfsr/_69_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.020  | 0.106r          |
| u_lfsr/_29_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_48_:B (MUX2_X1)       |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.106r          |
| u_lfsr/_48_:Z (MUX2_X1)       |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.138r          |
| u_lfsr/_12_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_70_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.138r          |
| u_lfsr/_70_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.160r          |
| u_lfsr/_04_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_84_:D (DFF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.160r          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_84_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_84_:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.005  | 0.005           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.005           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.160(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.005           |
| data arrival time             |        |             |            |            |             |        | 0.160           |
| slack (MET)                   |        |             |            |            |             |        | 0.155           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_81_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_81_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| u_lfsr/_81_:Q (DFF_X1)        |        | 0.002       | 0.000      | 0.009      |             | 0.086  | 0.086r          |
| bcd[1] (net)                  | 2      |             |            |            | 0.000       |        |                 |
| u_lfsr/_56_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.086r          |
| u_lfsr/_56_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.006      |             | 0.020  | 0.106r          |
| u_lfsr/_25_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_44_:B (MUX2_X1)       |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.106r          |
| u_lfsr/_44_:Z (MUX2_X1)       |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.138r          |
| u_lfsr/_08_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_58_:A (BUF_X1)        |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.138r          |
| u_lfsr/_58_:Z (BUF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.022  | 0.160r          |
| u_lfsr/_00_ (net)             | 1      |             |            |            | 0.000       |        |                 |
| u_lfsr/_80_:D (DFF_X1)        |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.160r          |
|                               |        |             |            |            |             |        |                 |
| clk (port)                    |        | 0.008       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)               | 8      |             |            |            | NA          |        |                 |
| u_lfsr/_80_:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)   |        |             |            |            |             | 0.000  | 0.000           |
| u_lfsr/_80_:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time             |        |             |            |            |             | 0.005  | 0.005           |
| clock reconvergence pessimism |        |             |            |            |             | -0.000 | 0.005           |
|                               |        |             |            |            |             |        |                 |
| path cell delay               |        |             |            |            |             |        | 0.160(100.000%) |
| path net delay                |        |             |            |            |             |        | 0.000(0.000%)   |
|                               |        |             |            |            |             |        |                 |
| data require time             |        |             |            |            |             |        | 0.005           |
| data arrival time             |        |             |            |            |             |        | 0.160           |
| slack (MET)                   |        |             |            |            |             |        | 0.155           |
+-------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
