
---------- Begin Simulation Statistics ----------
final_tick                               1485863085500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141539                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408340                       # Number of bytes of host memory used
host_op_rate                                   267510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10597.76                       # Real time elapsed on the host
host_tick_rate                               32912302                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2835000827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.348797                       # Number of seconds simulated
sim_ticks                                348796597000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       855077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1710229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    130474325                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      9088114                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    139122618                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     54550795                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    130474325                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     75923530                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       151005331                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         4957857                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      7276251                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         618478704                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        323926382                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      9092577                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          110170214                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      44894049                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    205636900                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      935034654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    638267301                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.464958                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.385368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    377481755     59.14%     59.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     70632032     11.07%     70.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     40466690      6.34%     76.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52603364      8.24%     84.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20059896      3.14%     87.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14687716      2.30%     90.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9264000      1.45%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8177799      1.28%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44894049      7.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    638267301                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           47547044                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4129074                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         902889400                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110887945                       # Number of loads committed
system.switch_cpus.commit.membars                 142                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3546385      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    723387125     77.36%     77.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       747480      0.08%     77.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      6986611      0.75%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      7857201      0.84%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1775042      0.19%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       408994      0.04%     79.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       410220      0.04%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      6968419      0.75%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       890671      0.10%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      6385557      0.68%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99727595     10.67%     91.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57199797      6.12%     98.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     11160350      1.19%     99.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      7583206      0.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    935034653                       # Class of committed instruction
system.switch_cpus.commit.refs              175670948                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             935034653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.395186                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.395186                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     153370239                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1232618470                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        310504025                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         186682498                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        9169903                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       9733009                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           129508158                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                482758                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            73184028                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10808                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           151005331                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         104197727                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             336295524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4743583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         3574                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              672134972                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        53230                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        79872                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        18339806                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                397                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.216466                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    323857179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     59508652                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.963506                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    669459679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.894647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.128608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        461560574     68.95%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12213961      1.82%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14815626      2.21%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16559395      2.47%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         11934464      1.78%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         19830325      2.96%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         10806833      1.61%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8772049      1.31%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        112966452     16.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    669459679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          65531373                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         41658410                       # number of floating regfile writes
system.switch_cpus.idleCycles                28133515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     11531498                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        120601796                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.522554                       # Inst execution rate
system.switch_cpus.iew.exec_refs            203032878                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           73184007                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        26331970                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     137058426                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       119405                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       286236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     79114950                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1141953389                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     129848871                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18906910                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1062123235                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         147862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8969311                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        9169903                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9172326                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        71235                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      9899977                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        74546                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12930                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        29617                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     26170453                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     14331943                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        12930                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     10231033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1300465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1164011958                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1052710481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630316                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         733695679                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.509061                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1057005146                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1535892860                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       831684255                       # number of integer regfile writes
system.switch_cpus.ipc                       0.716750                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.716750                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      6292873      0.58%      0.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     832461311     77.01%     77.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1004578      0.09%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       7615379      0.70%     78.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8249129      0.76%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1951983      0.18%     79.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       409187      0.04%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       419492      0.04%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      7050174      0.65%     80.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       896574      0.08%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      6429019      0.59%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    119531959     11.06%     91.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     65586948      6.07%     97.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     13816730      1.28%     99.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9314817      0.86%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1081030153                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        54767790                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    107625345                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     51484192                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     59373782                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            18045972                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016693                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        14735368     81.65%     81.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1969      0.01%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         204293      1.13%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              7      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             1      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       211469      1.17%     83.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         2063      0.01%     83.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       429952      2.38%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         996149      5.52%     91.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        506299      2.81%     94.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       839983      4.65%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       118419      0.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1038015462                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2743663437                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1001226289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1289510427                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1141640102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1081030153                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       313287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    206918629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1722833                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       312620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    294634300                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    669459679                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.614780                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.264928                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    370769081     55.38%     55.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     58697023      8.77%     64.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     51820048      7.74%     71.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     44606950      6.66%     78.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     39157718      5.85%     84.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     40114997      5.99%     90.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     34254257      5.12%     95.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     18176055      2.72%     98.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11863550      1.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    669459679                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.549657                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           104252254                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 54593                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      4043668                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1622072                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    137058426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     79114950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       449453768                       # number of misc regfile reads
system.switch_cpus.numCycles                697593194                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        38237346                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1067129663                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        4816137                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        315924517                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2620391                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         75856                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3117240960                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1205121370                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1380505988                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         190192096                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      107473713                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        9169903                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     115816038                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        313376199                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     67998870                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   1799231242                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       119775                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        33715                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          26687053                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        33743                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1733176666                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2312812221                       # The number of ROB writes
system.switch_cpus.timesIdled                 6169422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          369                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          133                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13779045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36889                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27558111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          37022                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             161878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       724697                       # Transaction distribution
system.membus.trans_dist::CleanEvict           130375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            693275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           693275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        161878                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2565382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2565382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2565382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    101110400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    101110400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101110400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            855157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  855157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              855157                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4793266000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4516838750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1485863085500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13028728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1607992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12101267                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          953366                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           750327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          750327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12101277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       927452                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     36303811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5033355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41337166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1548962176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    163908672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1712870848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          883590                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46381248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14662646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002559                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050703                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14625255     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  37258      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    133      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14662646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26763617500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2517594651                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       18151982865                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     12078153                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       845740                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12923893                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     12078153                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       845740                       # number of overall hits
system.l2.overall_hits::total                12923893                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        23114                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       832039                       # number of demand (read+write) misses
system.l2.demand_misses::total                 855153                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        23114                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       832039                       # number of overall misses
system.l2.overall_misses::total                855153                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   2058787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  66026606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68085393500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   2058787000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  66026606500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68085393500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     12101267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1677779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13779046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     12101267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1677779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13779046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.495917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.495917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062062                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89070.995933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79355.182269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79617.791787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89070.995933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79355.182269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79617.791787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              724697                       # number of writebacks
system.l2.writebacks::total                    724697                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        23114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       832039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            855153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        23114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       832039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           855153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1827647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  57706216500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59533863500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1827647000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  57706216500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59533863500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.495917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.495917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062062                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79070.995933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69355.182269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69617.791787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79070.995933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69355.182269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69617.791787                       # average overall mshr miss latency
system.l2.replacements                         883580                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       883295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           883295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       883295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       883295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12101177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12101177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12101177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12101177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        57052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       693275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              693275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  54684149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54684149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       750327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            750327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.923964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.923964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78878.005121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78878.005121                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       693275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         693275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  47751399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47751399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.923964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.923964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68878.005121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68878.005121                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     12078153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12078153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        23114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   2058787000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2058787000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     12101267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12101267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89070.995933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89070.995933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        23114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1827647000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1827647000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79070.995933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79070.995933                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       788688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            788688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       138764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          138764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11342457500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11342457500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       927452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        927452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.149619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.149619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81739.193883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81739.193883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       138764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       138764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9954817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9954817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.149619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.149619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71739.193883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71739.193883                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    27578755                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    883580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.212516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.500847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.559629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.050766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   131.690681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   752.198078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.132325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.128604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.734568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 221347636                       # Number of tag accesses
system.l2.tags.data_accesses                221347636                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      1479296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     53250496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54729792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1479296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1479296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46380608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46380608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        23114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       832039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              855153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       724697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             724697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4241142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    152669196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156910338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4241142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4241142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      132973224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132973224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      132973224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4241142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    152669196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            289883562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    724494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     23114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    824351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001491826500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44623                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44623                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2454920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             680811                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      855153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     724697                       # Number of write requests accepted
system.mem_ctrls.readBursts                    855153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   724697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7688                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             53274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             44946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             44965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45131                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8637222000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4237325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24527190750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10191.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28941.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   714754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  659805                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                855153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               724697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  792244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       197368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    509.720725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.771215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   425.360181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66824     33.86%     33.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18279      9.26%     43.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9853      4.99%     48.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10318      5.23%     53.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8947      4.53%     57.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5584      2.83%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4746      2.40%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4501      2.28%     65.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68316     34.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       197368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.991148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.803743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.317275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              41      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1515      3.40%      3.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37416     83.85%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2033      4.56%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1560      3.50%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           837      1.88%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           540      1.21%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           318      0.71%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           184      0.41%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            69      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            45      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            23      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           13      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44623                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39822     89.24%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              404      0.91%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3361      7.53%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              824      1.85%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              174      0.39%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44623                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54237760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  492032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                46365952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54729792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46380608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    132.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  348796406000                       # Total gap between requests
system.mem_ctrls.avgGap                     220778.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1479296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     52758464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     46365952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4241142.295318895951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 151258539.944986909628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132931205.174573421478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        23114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       832039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       724697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    873069000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  23654121750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8271258082000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37772.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28429.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11413401.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            599452980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            318613020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2898604380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1822818780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27533413440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61179361410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      82418418240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       176770682250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.801625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 213397394000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11646960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 123752243000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            809797380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            430398540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3152295720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1958904180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27533413440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      79651375920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      66863044320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       180399229500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.204672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 172778227500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11646960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164371409500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1137066488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   348796597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1366379560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     91154101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1457533661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1366379560                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     91154101                       # number of overall hits
system.cpu.icache.overall_hits::total      1457533661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      7787285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     13043599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       20830884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      7787285                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     13043599                       # number of overall misses
system.cpu.icache.overall_misses::total      20830884                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 165715833974                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 165715833974                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 165715833974                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 165715833974                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1374166845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    104197700                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1478364545                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1374166845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    104197700                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1478364545                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.125181                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.125181                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12704.763001                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7955.295319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12704.763001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7955.295319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        21324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               566                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.674912                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     19888296                       # number of writebacks
system.cpu.icache.writebacks::total          19888296                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       942322                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       942322                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       942322                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       942322                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     12101277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12101277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     12101277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12101277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 147662368479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 147662368479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 147662368479                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 147662368479                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.116138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.116138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12202.213740                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12202.213740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12202.213740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12202.213740                       # average overall mshr miss latency
system.cpu.icache.replacements               19888296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1366379560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     91154101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1457533661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      7787285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     13043599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      20830884                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 165715833974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 165715833974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1374166845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    104197700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1478364545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.125181                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12704.763001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7955.295319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       942322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       942322                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     12101277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12101277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 147662368479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 147662368479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.116138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12202.213740                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12202.213740                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1475549000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          19888306                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             74.191789                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.853004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    52.145855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.203695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2976617652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2976617652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    370493329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    179682177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        550175506                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    370493550                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    180031658                       # number of overall hits
system.cpu.dcache.overall_hits::total       550525208                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       460211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3794098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4254309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       460420                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3844398                       # number of overall misses
system.cpu.dcache.overall_misses::total       4304818                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 124987957439                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 124987957439                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 124987957439                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 124987957439                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370953540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    183476275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    554429815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370953970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    183876056                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    554830026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007759                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32942.733013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29379.144166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32511.711181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29034.434775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       994397                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             75804                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.118002                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1093520                       # number of writebacks
system.cpu.dcache.writebacks::total           1093520                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2133036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2133036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2133036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2133036                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1661062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1661062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1677790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1677790                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  76311252446                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76311252446                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  77600192946                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77600192946                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 45941.242678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45941.242678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46251.433699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46251.433699                       # average overall mshr miss latency
system.cpu.dcache.replacements                2137942                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226389997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    115655615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       342045612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       274513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3037638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3312151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  67394673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  67394673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    226664510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    118693253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    345357763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.025592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22186.538686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20347.705464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2125188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2125188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       912450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       912450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20010801000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20010801000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21930.846622                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21930.846622                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144103332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64026562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      208129894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       185698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       756460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       942158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  57593284439                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57593284439                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144289030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64783022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    209072052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76135.267481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61129.114691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7848                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7848                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       748612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       748612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  56300451446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56300451446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75206.450666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75206.450666                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          221                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       349481                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        349702                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          209                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        50300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        50509                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       399781                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       400211                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.486047                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.125819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.126206                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        16728                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16728                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1288940500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1288940500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.041843                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041798                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 77052.875418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77052.875418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1485863085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.997648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           552651219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2137942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            258.496825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   196.070435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    59.927213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.765900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.234091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1111798250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1111798250                       # Number of data accesses

---------- End Simulation Statistics   ----------
