
xiaochuangzuoye.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082a4  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08008494  08008494  00009494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008620  08008620  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008620  08008620  0000a010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008620  08008620  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008620  08008620  00009620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08008628  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005d74  20000010  08008638  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005d84  08008638  0000ad84  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001656b  00000000  00000000  0000a039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ffa  00000000  00000000  000205a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  000245a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb1  00000000  00000000  00025a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000048a8  00000000  00000000  000269e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019086  00000000  00000000  0002b289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a68e0  00000000  00000000  0004430f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eabef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000535c  00000000  00000000  000eac34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000eff90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000010 	.word	0x20000010
 800020c:	00000000 	.word	0x00000000
 8000210:	0800847c 	.word	0x0800847c

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000014 	.word	0x20000014
 800022c:	0800847c 	.word	0x0800847c

08000230 <__aeabi_frsub>:
 8000230:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__addsf3>
 8000236:	bf00      	nop

08000238 <__aeabi_fsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800023c <__addsf3>:
 800023c:	0042      	lsls	r2, r0, #1
 800023e:	bf1f      	itttt	ne
 8000240:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000244:	ea92 0f03 	teqne	r2, r3
 8000248:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800024c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000250:	d06a      	beq.n	8000328 <__addsf3+0xec>
 8000252:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000256:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800025a:	bfc1      	itttt	gt
 800025c:	18d2      	addgt	r2, r2, r3
 800025e:	4041      	eorgt	r1, r0
 8000260:	4048      	eorgt	r0, r1
 8000262:	4041      	eorgt	r1, r0
 8000264:	bfb8      	it	lt
 8000266:	425b      	neglt	r3, r3
 8000268:	2b19      	cmp	r3, #25
 800026a:	bf88      	it	hi
 800026c:	4770      	bxhi	lr
 800026e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000272:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000276:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800027a:	bf18      	it	ne
 800027c:	4240      	negne	r0, r0
 800027e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000282:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000286:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800028a:	bf18      	it	ne
 800028c:	4249      	negne	r1, r1
 800028e:	ea92 0f03 	teq	r2, r3
 8000292:	d03f      	beq.n	8000314 <__addsf3+0xd8>
 8000294:	f1a2 0201 	sub.w	r2, r2, #1
 8000298:	fa41 fc03 	asr.w	ip, r1, r3
 800029c:	eb10 000c 	adds.w	r0, r0, ip
 80002a0:	f1c3 0320 	rsb	r3, r3, #32
 80002a4:	fa01 f103 	lsl.w	r1, r1, r3
 80002a8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002ac:	d502      	bpl.n	80002b4 <__addsf3+0x78>
 80002ae:	4249      	negs	r1, r1
 80002b0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002b4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002b8:	d313      	bcc.n	80002e2 <__addsf3+0xa6>
 80002ba:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002be:	d306      	bcc.n	80002ce <__addsf3+0x92>
 80002c0:	0840      	lsrs	r0, r0, #1
 80002c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80002c6:	f102 0201 	add.w	r2, r2, #1
 80002ca:	2afe      	cmp	r2, #254	@ 0xfe
 80002cc:	d251      	bcs.n	8000372 <__addsf3+0x136>
 80002ce:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002d6:	bf08      	it	eq
 80002d8:	f020 0001 	biceq.w	r0, r0, #1
 80002dc:	ea40 0003 	orr.w	r0, r0, r3
 80002e0:	4770      	bx	lr
 80002e2:	0049      	lsls	r1, r1, #1
 80002e4:	eb40 0000 	adc.w	r0, r0, r0
 80002e8:	3a01      	subs	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002f0:	d2ed      	bcs.n	80002ce <__addsf3+0x92>
 80002f2:	fab0 fc80 	clz	ip, r0
 80002f6:	f1ac 0c08 	sub.w	ip, ip, #8
 80002fa:	ebb2 020c 	subs.w	r2, r2, ip
 80002fe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000302:	bfaa      	itet	ge
 8000304:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000308:	4252      	neglt	r2, r2
 800030a:	4318      	orrge	r0, r3
 800030c:	bfbc      	itt	lt
 800030e:	40d0      	lsrlt	r0, r2
 8000310:	4318      	orrlt	r0, r3
 8000312:	4770      	bx	lr
 8000314:	f092 0f00 	teq	r2, #0
 8000318:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800031c:	bf06      	itte	eq
 800031e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000322:	3201      	addeq	r2, #1
 8000324:	3b01      	subne	r3, #1
 8000326:	e7b5      	b.n	8000294 <__addsf3+0x58>
 8000328:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800032c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000330:	bf18      	it	ne
 8000332:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000336:	d021      	beq.n	800037c <__addsf3+0x140>
 8000338:	ea92 0f03 	teq	r2, r3
 800033c:	d004      	beq.n	8000348 <__addsf3+0x10c>
 800033e:	f092 0f00 	teq	r2, #0
 8000342:	bf08      	it	eq
 8000344:	4608      	moveq	r0, r1
 8000346:	4770      	bx	lr
 8000348:	ea90 0f01 	teq	r0, r1
 800034c:	bf1c      	itt	ne
 800034e:	2000      	movne	r0, #0
 8000350:	4770      	bxne	lr
 8000352:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000356:	d104      	bne.n	8000362 <__addsf3+0x126>
 8000358:	0040      	lsls	r0, r0, #1
 800035a:	bf28      	it	cs
 800035c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000360:	4770      	bx	lr
 8000362:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000366:	bf3c      	itt	cc
 8000368:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800036c:	4770      	bxcc	lr
 800036e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000372:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000376:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800037a:	4770      	bx	lr
 800037c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000380:	bf16      	itet	ne
 8000382:	4608      	movne	r0, r1
 8000384:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000388:	4601      	movne	r1, r0
 800038a:	0242      	lsls	r2, r0, #9
 800038c:	bf06      	itte	eq
 800038e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000392:	ea90 0f01 	teqeq	r0, r1
 8000396:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800039a:	4770      	bx	lr

0800039c <__aeabi_ui2f>:
 800039c:	f04f 0300 	mov.w	r3, #0
 80003a0:	e004      	b.n	80003ac <__aeabi_i2f+0x8>
 80003a2:	bf00      	nop

080003a4 <__aeabi_i2f>:
 80003a4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80003a8:	bf48      	it	mi
 80003aa:	4240      	negmi	r0, r0
 80003ac:	ea5f 0c00 	movs.w	ip, r0
 80003b0:	bf08      	it	eq
 80003b2:	4770      	bxeq	lr
 80003b4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003b8:	4601      	mov	r1, r0
 80003ba:	f04f 0000 	mov.w	r0, #0
 80003be:	e01c      	b.n	80003fa <__aeabi_l2f+0x2a>

080003c0 <__aeabi_ul2f>:
 80003c0:	ea50 0201 	orrs.w	r2, r0, r1
 80003c4:	bf08      	it	eq
 80003c6:	4770      	bxeq	lr
 80003c8:	f04f 0300 	mov.w	r3, #0
 80003cc:	e00a      	b.n	80003e4 <__aeabi_l2f+0x14>
 80003ce:	bf00      	nop

080003d0 <__aeabi_l2f>:
 80003d0:	ea50 0201 	orrs.w	r2, r0, r1
 80003d4:	bf08      	it	eq
 80003d6:	4770      	bxeq	lr
 80003d8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003dc:	d502      	bpl.n	80003e4 <__aeabi_l2f+0x14>
 80003de:	4240      	negs	r0, r0
 80003e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003e4:	ea5f 0c01 	movs.w	ip, r1
 80003e8:	bf02      	ittt	eq
 80003ea:	4684      	moveq	ip, r0
 80003ec:	4601      	moveq	r1, r0
 80003ee:	2000      	moveq	r0, #0
 80003f0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003f4:	bf08      	it	eq
 80003f6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003fa:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003fe:	fabc f28c 	clz	r2, ip
 8000402:	3a08      	subs	r2, #8
 8000404:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000408:	db10      	blt.n	800042c <__aeabi_l2f+0x5c>
 800040a:	fa01 fc02 	lsl.w	ip, r1, r2
 800040e:	4463      	add	r3, ip
 8000410:	fa00 fc02 	lsl.w	ip, r0, r2
 8000414:	f1c2 0220 	rsb	r2, r2, #32
 8000418:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800041c:	fa20 f202 	lsr.w	r2, r0, r2
 8000420:	eb43 0002 	adc.w	r0, r3, r2
 8000424:	bf08      	it	eq
 8000426:	f020 0001 	biceq.w	r0, r0, #1
 800042a:	4770      	bx	lr
 800042c:	f102 0220 	add.w	r2, r2, #32
 8000430:	fa01 fc02 	lsl.w	ip, r1, r2
 8000434:	f1c2 0220 	rsb	r2, r2, #32
 8000438:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800043c:	fa21 f202 	lsr.w	r2, r1, r2
 8000440:	eb43 0002 	adc.w	r0, r3, r2
 8000444:	bf08      	it	eq
 8000446:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800044a:	4770      	bx	lr

0800044c <__aeabi_fmul>:
 800044c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000450:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000454:	bf1e      	ittt	ne
 8000456:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800045a:	ea92 0f0c 	teqne	r2, ip
 800045e:	ea93 0f0c 	teqne	r3, ip
 8000462:	d06f      	beq.n	8000544 <__aeabi_fmul+0xf8>
 8000464:	441a      	add	r2, r3
 8000466:	ea80 0c01 	eor.w	ip, r0, r1
 800046a:	0240      	lsls	r0, r0, #9
 800046c:	bf18      	it	ne
 800046e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000472:	d01e      	beq.n	80004b2 <__aeabi_fmul+0x66>
 8000474:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000478:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800047c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000480:	fba0 3101 	umull	r3, r1, r0, r1
 8000484:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000488:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800048c:	bf3e      	ittt	cc
 800048e:	0049      	lslcc	r1, r1, #1
 8000490:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000494:	005b      	lslcc	r3, r3, #1
 8000496:	ea40 0001 	orr.w	r0, r0, r1
 800049a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800049e:	2afd      	cmp	r2, #253	@ 0xfd
 80004a0:	d81d      	bhi.n	80004de <__aeabi_fmul+0x92>
 80004a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80004a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004aa:	bf08      	it	eq
 80004ac:	f020 0001 	biceq.w	r0, r0, #1
 80004b0:	4770      	bx	lr
 80004b2:	f090 0f00 	teq	r0, #0
 80004b6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ba:	bf08      	it	eq
 80004bc:	0249      	lsleq	r1, r1, #9
 80004be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004c6:	3a7f      	subs	r2, #127	@ 0x7f
 80004c8:	bfc2      	ittt	gt
 80004ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004d2:	4770      	bxgt	lr
 80004d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004d8:	f04f 0300 	mov.w	r3, #0
 80004dc:	3a01      	subs	r2, #1
 80004de:	dc5d      	bgt.n	800059c <__aeabi_fmul+0x150>
 80004e0:	f112 0f19 	cmn.w	r2, #25
 80004e4:	bfdc      	itt	le
 80004e6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004ea:	4770      	bxle	lr
 80004ec:	f1c2 0200 	rsb	r2, r2, #0
 80004f0:	0041      	lsls	r1, r0, #1
 80004f2:	fa21 f102 	lsr.w	r1, r1, r2
 80004f6:	f1c2 0220 	rsb	r2, r2, #32
 80004fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80004fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000502:	f140 0000 	adc.w	r0, r0, #0
 8000506:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800050a:	bf08      	it	eq
 800050c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000510:	4770      	bx	lr
 8000512:	f092 0f00 	teq	r2, #0
 8000516:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800051a:	bf02      	ittt	eq
 800051c:	0040      	lsleq	r0, r0, #1
 800051e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000522:	3a01      	subeq	r2, #1
 8000524:	d0f9      	beq.n	800051a <__aeabi_fmul+0xce>
 8000526:	ea40 000c 	orr.w	r0, r0, ip
 800052a:	f093 0f00 	teq	r3, #0
 800052e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000532:	bf02      	ittt	eq
 8000534:	0049      	lsleq	r1, r1, #1
 8000536:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800053a:	3b01      	subeq	r3, #1
 800053c:	d0f9      	beq.n	8000532 <__aeabi_fmul+0xe6>
 800053e:	ea41 010c 	orr.w	r1, r1, ip
 8000542:	e78f      	b.n	8000464 <__aeabi_fmul+0x18>
 8000544:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000548:	ea92 0f0c 	teq	r2, ip
 800054c:	bf18      	it	ne
 800054e:	ea93 0f0c 	teqne	r3, ip
 8000552:	d00a      	beq.n	800056a <__aeabi_fmul+0x11e>
 8000554:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000558:	bf18      	it	ne
 800055a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800055e:	d1d8      	bne.n	8000512 <__aeabi_fmul+0xc6>
 8000560:	ea80 0001 	eor.w	r0, r0, r1
 8000564:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000568:	4770      	bx	lr
 800056a:	f090 0f00 	teq	r0, #0
 800056e:	bf17      	itett	ne
 8000570:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000574:	4608      	moveq	r0, r1
 8000576:	f091 0f00 	teqne	r1, #0
 800057a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800057e:	d014      	beq.n	80005aa <__aeabi_fmul+0x15e>
 8000580:	ea92 0f0c 	teq	r2, ip
 8000584:	d101      	bne.n	800058a <__aeabi_fmul+0x13e>
 8000586:	0242      	lsls	r2, r0, #9
 8000588:	d10f      	bne.n	80005aa <__aeabi_fmul+0x15e>
 800058a:	ea93 0f0c 	teq	r3, ip
 800058e:	d103      	bne.n	8000598 <__aeabi_fmul+0x14c>
 8000590:	024b      	lsls	r3, r1, #9
 8000592:	bf18      	it	ne
 8000594:	4608      	movne	r0, r1
 8000596:	d108      	bne.n	80005aa <__aeabi_fmul+0x15e>
 8000598:	ea80 0001 	eor.w	r0, r0, r1
 800059c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80005a0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a8:	4770      	bx	lr
 80005aa:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005ae:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005b2:	4770      	bx	lr

080005b4 <__aeabi_fdiv>:
 80005b4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005bc:	bf1e      	ittt	ne
 80005be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005c2:	ea92 0f0c 	teqne	r2, ip
 80005c6:	ea93 0f0c 	teqne	r3, ip
 80005ca:	d069      	beq.n	80006a0 <__aeabi_fdiv+0xec>
 80005cc:	eba2 0203 	sub.w	r2, r2, r3
 80005d0:	ea80 0c01 	eor.w	ip, r0, r1
 80005d4:	0249      	lsls	r1, r1, #9
 80005d6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005da:	d037      	beq.n	800064c <__aeabi_fdiv+0x98>
 80005dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005e0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005e4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005e8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005ec:	428b      	cmp	r3, r1
 80005ee:	bf38      	it	cc
 80005f0:	005b      	lslcc	r3, r3, #1
 80005f2:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005f6:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005fa:	428b      	cmp	r3, r1
 80005fc:	bf24      	itt	cs
 80005fe:	1a5b      	subcs	r3, r3, r1
 8000600:	ea40 000c 	orrcs.w	r0, r0, ip
 8000604:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000608:	bf24      	itt	cs
 800060a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800060e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000612:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000616:	bf24      	itt	cs
 8000618:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800061c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000620:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000624:	bf24      	itt	cs
 8000626:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800062a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800062e:	011b      	lsls	r3, r3, #4
 8000630:	bf18      	it	ne
 8000632:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000636:	d1e0      	bne.n	80005fa <__aeabi_fdiv+0x46>
 8000638:	2afd      	cmp	r2, #253	@ 0xfd
 800063a:	f63f af50 	bhi.w	80004de <__aeabi_fmul+0x92>
 800063e:	428b      	cmp	r3, r1
 8000640:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000644:	bf08      	it	eq
 8000646:	f020 0001 	biceq.w	r0, r0, #1
 800064a:	4770      	bx	lr
 800064c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000650:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000654:	327f      	adds	r2, #127	@ 0x7f
 8000656:	bfc2      	ittt	gt
 8000658:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800065c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000660:	4770      	bxgt	lr
 8000662:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000666:	f04f 0300 	mov.w	r3, #0
 800066a:	3a01      	subs	r2, #1
 800066c:	e737      	b.n	80004de <__aeabi_fmul+0x92>
 800066e:	f092 0f00 	teq	r2, #0
 8000672:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000676:	bf02      	ittt	eq
 8000678:	0040      	lsleq	r0, r0, #1
 800067a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800067e:	3a01      	subeq	r2, #1
 8000680:	d0f9      	beq.n	8000676 <__aeabi_fdiv+0xc2>
 8000682:	ea40 000c 	orr.w	r0, r0, ip
 8000686:	f093 0f00 	teq	r3, #0
 800068a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800068e:	bf02      	ittt	eq
 8000690:	0049      	lsleq	r1, r1, #1
 8000692:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000696:	3b01      	subeq	r3, #1
 8000698:	d0f9      	beq.n	800068e <__aeabi_fdiv+0xda>
 800069a:	ea41 010c 	orr.w	r1, r1, ip
 800069e:	e795      	b.n	80005cc <__aeabi_fdiv+0x18>
 80006a0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006a4:	ea92 0f0c 	teq	r2, ip
 80006a8:	d108      	bne.n	80006bc <__aeabi_fdiv+0x108>
 80006aa:	0242      	lsls	r2, r0, #9
 80006ac:	f47f af7d 	bne.w	80005aa <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	f47f af70 	bne.w	8000598 <__aeabi_fmul+0x14c>
 80006b8:	4608      	mov	r0, r1
 80006ba:	e776      	b.n	80005aa <__aeabi_fmul+0x15e>
 80006bc:	ea93 0f0c 	teq	r3, ip
 80006c0:	d104      	bne.n	80006cc <__aeabi_fdiv+0x118>
 80006c2:	024b      	lsls	r3, r1, #9
 80006c4:	f43f af4c 	beq.w	8000560 <__aeabi_fmul+0x114>
 80006c8:	4608      	mov	r0, r1
 80006ca:	e76e      	b.n	80005aa <__aeabi_fmul+0x15e>
 80006cc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006d0:	bf18      	it	ne
 80006d2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006d6:	d1ca      	bne.n	800066e <__aeabi_fdiv+0xba>
 80006d8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006dc:	f47f af5c 	bne.w	8000598 <__aeabi_fmul+0x14c>
 80006e0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006e4:	f47f af3c 	bne.w	8000560 <__aeabi_fmul+0x114>
 80006e8:	e75f      	b.n	80005aa <__aeabi_fmul+0x15e>
 80006ea:	bf00      	nop

080006ec <__aeabi_f2uiz>:
 80006ec:	0042      	lsls	r2, r0, #1
 80006ee:	d20e      	bcs.n	800070e <__aeabi_f2uiz+0x22>
 80006f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80006f4:	d30b      	bcc.n	800070e <__aeabi_f2uiz+0x22>
 80006f6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80006fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80006fe:	d409      	bmi.n	8000714 <__aeabi_f2uiz+0x28>
 8000700:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000704:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000708:	fa23 f002 	lsr.w	r0, r3, r2
 800070c:	4770      	bx	lr
 800070e:	f04f 0000 	mov.w	r0, #0
 8000712:	4770      	bx	lr
 8000714:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000718:	d101      	bne.n	800071e <__aeabi_f2uiz+0x32>
 800071a:	0242      	lsls	r2, r0, #9
 800071c:	d102      	bne.n	8000724 <__aeabi_f2uiz+0x38>
 800071e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000722:	4770      	bx	lr
 8000724:	f04f 0000 	mov.w	r0, #0
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop

0800072c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800073c:	4b21      	ldr	r3, [pc, #132]	@ (80007c4 <MX_ADC1_Init+0x98>)
 800073e:	4a22      	ldr	r2, [pc, #136]	@ (80007c8 <MX_ADC1_Init+0x9c>)
 8000740:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_ADC1_Init+0x98>)
 8000744:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000748:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800074a:	4b1e      	ldr	r3, [pc, #120]	@ (80007c4 <MX_ADC1_Init+0x98>)
 800074c:	2201      	movs	r2, #1
 800074e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000750:	4b1c      	ldr	r3, [pc, #112]	@ (80007c4 <MX_ADC1_Init+0x98>)
 8000752:	2200      	movs	r2, #0
 8000754:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000756:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <MX_ADC1_Init+0x98>)
 8000758:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800075c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800075e:	4b19      	ldr	r3, [pc, #100]	@ (80007c4 <MX_ADC1_Init+0x98>)
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000764:	4b17      	ldr	r3, [pc, #92]	@ (80007c4 <MX_ADC1_Init+0x98>)
 8000766:	2202      	movs	r2, #2
 8000768:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800076a:	4816      	ldr	r0, [pc, #88]	@ (80007c4 <MX_ADC1_Init+0x98>)
 800076c:	f001 f972 	bl	8001a54 <HAL_ADC_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000776:	f000 fe19 	bl	80013ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800077a:	2309      	movs	r3, #9
 800077c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800077e:	2301      	movs	r3, #1
 8000780:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000782:	2305      	movs	r3, #5
 8000784:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	4619      	mov	r1, r3
 800078a:	480e      	ldr	r0, [pc, #56]	@ (80007c4 <MX_ADC1_Init+0x98>)
 800078c:	f001 fb46 	bl	8001e1c <HAL_ADC_ConfigChannel>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000796:	f000 fe09 	bl	80013ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800079a:	2310      	movs	r3, #16
 800079c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800079e:	2302      	movs	r3, #2
 80007a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80007a2:	2307      	movs	r3, #7
 80007a4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	4619      	mov	r1, r3
 80007aa:	4806      	ldr	r0, [pc, #24]	@ (80007c4 <MX_ADC1_Init+0x98>)
 80007ac:	f001 fb36 	bl	8001e1c <HAL_ADC_ConfigChannel>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80007b6:	f000 fdf9 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	2000002c 	.word	0x2000002c
 80007c8:	40012400 	.word	0x40012400

080007cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a28      	ldr	r2, [pc, #160]	@ (8000888 <HAL_ADC_MspInit+0xbc>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d149      	bne.n	8000880 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007ec:	4b27      	ldr	r3, [pc, #156]	@ (800088c <HAL_ADC_MspInit+0xc0>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	4a26      	ldr	r2, [pc, #152]	@ (800088c <HAL_ADC_MspInit+0xc0>)
 80007f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b24      	ldr	r3, [pc, #144]	@ (800088c <HAL_ADC_MspInit+0xc0>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000804:	4b21      	ldr	r3, [pc, #132]	@ (800088c <HAL_ADC_MspInit+0xc0>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4a20      	ldr	r2, [pc, #128]	@ (800088c <HAL_ADC_MspInit+0xc0>)
 800080a:	f043 0308 	orr.w	r3, r3, #8
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b1e      	ldr	r3, [pc, #120]	@ (800088c <HAL_ADC_MspInit+0xc0>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f003 0308 	and.w	r3, r3, #8
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800081c:	2302      	movs	r3, #2
 800081e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000820:	2303      	movs	r3, #3
 8000822:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000824:	f107 0310 	add.w	r3, r7, #16
 8000828:	4619      	mov	r1, r3
 800082a:	4819      	ldr	r0, [pc, #100]	@ (8000890 <HAL_ADC_MspInit+0xc4>)
 800082c:	f002 f92a 	bl	8002a84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000830:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000832:	4a19      	ldr	r2, [pc, #100]	@ (8000898 <HAL_ADC_MspInit+0xcc>)
 8000834:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000838:	2200      	movs	r2, #0
 800083a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800083c:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000842:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000844:	2280      	movs	r2, #128	@ 0x80
 8000846:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000848:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 800084a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800084e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000850:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000852:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000856:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000858:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 800085a:	2220      	movs	r2, #32
 800085c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800085e:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000860:	2200      	movs	r2, #0
 8000862:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000864:	480b      	ldr	r0, [pc, #44]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000866:	f001 fdcd 	bl	8002404 <HAL_DMA_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000870:	f000 fd9c 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4a07      	ldr	r2, [pc, #28]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 8000878:	621a      	str	r2, [r3, #32]
 800087a:	4a06      	ldr	r2, [pc, #24]	@ (8000894 <HAL_ADC_MspInit+0xc8>)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000880:	bf00      	nop
 8000882:	3720      	adds	r7, #32
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40012400 	.word	0x40012400
 800088c:	40021000 	.word	0x40021000
 8000890:	40010c00 	.word	0x40010c00
 8000894:	2000005c 	.word	0x2000005c
 8000898:	40020008 	.word	0x40020008

0800089c <HC138_Select>:
#include"hc595.h"

const uint8_t SEG_TAB[] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F,0x00};

void HC138_Select(uint8_t pos)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOC , GPIO_PIN_10 , (pos & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	f003 0301 	and.w	r3, r3, #1
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	461a      	mov	r2, r3
 80008b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008b4:	480f      	ldr	r0, [pc, #60]	@ (80008f4 <HC138_Select+0x58>)
 80008b6:	f002 fa79 	bl	8002dac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC , GPIO_PIN_11 , (pos & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	105b      	asrs	r3, r3, #1
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	461a      	mov	r2, r3
 80008c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008cc:	4809      	ldr	r0, [pc, #36]	@ (80008f4 <HC138_Select+0x58>)
 80008ce:	f002 fa6d 	bl	8002dac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC , GPIO_PIN_12 , (pos & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	109b      	asrs	r3, r3, #2
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	461a      	mov	r2, r3
 80008e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008e4:	4803      	ldr	r0, [pc, #12]	@ (80008f4 <HC138_Select+0x58>)
 80008e6:	f002 fa61 	bl	8002dac <HAL_GPIO_WritePin>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40011000 	.word	0x40011000

080008f8 <Display_Scan>:


void Display_Scan(uint8_t *buffer)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
    static uint8_t pos = 0;
    uint8_t seg_code = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	73fb      	strb	r3, [r7, #15]

    HC595_WriteByte(0x00);
 8000904:	2000      	movs	r0, #0
 8000906:	f000 fbf3 	bl	80010f0 <HC595_WriteByte>
    HC595_Latch();
 800090a:	f000 fc23 	bl	8001154 <HC595_Latch>

    seg_code = SEG_TAB[buffer[pos]];
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <Display_Scan+0x7c>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	461a      	mov	r2, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4413      	add	r3, r2
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	461a      	mov	r2, r3
 800091c:	4b16      	ldr	r3, [pc, #88]	@ (8000978 <Display_Scan+0x80>)
 800091e:	5c9b      	ldrb	r3, [r3, r2]
 8000920:	73fb      	strb	r3, [r7, #15]
    if(pos == 1 || pos == 4)
 8000922:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <Display_Scan+0x7c>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d003      	beq.n	8000932 <Display_Scan+0x3a>
 800092a:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <Display_Scan+0x7c>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b04      	cmp	r3, #4
 8000930:	d103      	bne.n	800093a <Display_Scan+0x42>
    {
          seg_code |= 0x80;
 8000932:	7bfb      	ldrb	r3, [r7, #15]
 8000934:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000938:	73fb      	strb	r3, [r7, #15]
    }
    HC595_WriteByte(seg_code);
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	4618      	mov	r0, r3
 800093e:	f000 fbd7 	bl	80010f0 <HC595_WriteByte>
    HC595_Latch();
 8000942:	f000 fc07 	bl	8001154 <HC595_Latch>
    HC138_Select(pos);
 8000946:	4b0b      	ldr	r3, [pc, #44]	@ (8000974 <Display_Scan+0x7c>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff ffa6 	bl	800089c <HC138_Select>

    pos ++;
 8000950:	4b08      	ldr	r3, [pc, #32]	@ (8000974 <Display_Scan+0x7c>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	3301      	adds	r3, #1
 8000956:	b2da      	uxtb	r2, r3
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <Display_Scan+0x7c>)
 800095a:	701a      	strb	r2, [r3, #0]
    if(pos >= 8) pos = 0;
 800095c:	4b05      	ldr	r3, [pc, #20]	@ (8000974 <Display_Scan+0x7c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b07      	cmp	r3, #7
 8000962:	d902      	bls.n	800096a <Display_Scan+0x72>
 8000964:	4b03      	ldr	r3, [pc, #12]	@ (8000974 <Display_Scan+0x7c>)
 8000966:	2200      	movs	r2, #0
 8000968:	701a      	strb	r2, [r3, #0]
}
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	200000a0 	.word	0x200000a0
 8000978:	08008504 	.word	0x08008504

0800097c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000982:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_DMA_Init+0x38>)
 8000984:	695b      	ldr	r3, [r3, #20]
 8000986:	4a0b      	ldr	r2, [pc, #44]	@ (80009b4 <MX_DMA_Init+0x38>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6153      	str	r3, [r2, #20]
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_DMA_Init+0x38>)
 8000990:	695b      	ldr	r3, [r3, #20]
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800099a:	2200      	movs	r2, #0
 800099c:	2105      	movs	r1, #5
 800099e:	200b      	movs	r0, #11
 80009a0:	f001 fd01 	bl	80023a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009a4:	200b      	movs	r0, #11
 80009a6:	f001 fd1a 	bl	80023de <HAL_NVIC_EnableIRQ>

}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40021000 	.word	0x40021000

080009b8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of sensordataMutex */
  sensordataMutexHandle = osMutexNew(&sensordataMutex_attributes);
 80009bc:	481f      	ldr	r0, [pc, #124]	@ (8000a3c <MX_FREERTOS_Init+0x84>)
 80009be:	f004 f9b3 	bl	8004d28 <osMutexNew>
 80009c2:	4603      	mov	r3, r0
 80009c4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a40 <MX_FREERTOS_Init+0x88>)
 80009c6:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SemRestart */
  SemRestartHandle = osSemaphoreNew(1, 1, &SemRestart_attributes);
 80009c8:	4a1e      	ldr	r2, [pc, #120]	@ (8000a44 <MX_FREERTOS_Init+0x8c>)
 80009ca:	2101      	movs	r1, #1
 80009cc:	2001      	movs	r0, #1
 80009ce:	f004 fab9 	bl	8004f44 <osSemaphoreNew>
 80009d2:	4603      	mov	r3, r0
 80009d4:	4a1c      	ldr	r2, [pc, #112]	@ (8000a48 <MX_FREERTOS_Init+0x90>)
 80009d6:	6013      	str	r3, [r2, #0]

  /* creation of SemStop */
  SemStopHandle = osSemaphoreNew(1, 0, &SemStop_attributes);
 80009d8:	4a1c      	ldr	r2, [pc, #112]	@ (8000a4c <MX_FREERTOS_Init+0x94>)
 80009da:	2100      	movs	r1, #0
 80009dc:	2001      	movs	r0, #1
 80009de:	f004 fab1 	bl	8004f44 <osSemaphoreNew>
 80009e2:	4603      	mov	r3, r0
 80009e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000a50 <MX_FREERTOS_Init+0x98>)
 80009e6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskSensor */
  TaskSensorHandle = osThreadNew(StartTaskSensor, NULL, &TaskSensor_attributes);
 80009e8:	4a1a      	ldr	r2, [pc, #104]	@ (8000a54 <MX_FREERTOS_Init+0x9c>)
 80009ea:	2100      	movs	r1, #0
 80009ec:	481a      	ldr	r0, [pc, #104]	@ (8000a58 <MX_FREERTOS_Init+0xa0>)
 80009ee:	f004 f8cd 	bl	8004b8c <osThreadNew>
 80009f2:	4603      	mov	r3, r0
 80009f4:	4a19      	ldr	r2, [pc, #100]	@ (8000a5c <MX_FREERTOS_Init+0xa4>)
 80009f6:	6013      	str	r3, [r2, #0]

  /* creation of TaskSystem */
  TaskSystemHandle = osThreadNew(StartTaskSystem, NULL, &TaskSystem_attributes);
 80009f8:	4a19      	ldr	r2, [pc, #100]	@ (8000a60 <MX_FREERTOS_Init+0xa8>)
 80009fa:	2100      	movs	r1, #0
 80009fc:	4819      	ldr	r0, [pc, #100]	@ (8000a64 <MX_FREERTOS_Init+0xac>)
 80009fe:	f004 f8c5 	bl	8004b8c <osThreadNew>
 8000a02:	4603      	mov	r3, r0
 8000a04:	4a18      	ldr	r2, [pc, #96]	@ (8000a68 <MX_FREERTOS_Init+0xb0>)
 8000a06:	6013      	str	r3, [r2, #0]

  /* creation of TaskDisplay */
  TaskDisplayHandle = osThreadNew(StartTaskDisplay, NULL, &TaskDisplay_attributes);
 8000a08:	4a18      	ldr	r2, [pc, #96]	@ (8000a6c <MX_FREERTOS_Init+0xb4>)
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4818      	ldr	r0, [pc, #96]	@ (8000a70 <MX_FREERTOS_Init+0xb8>)
 8000a0e:	f004 f8bd 	bl	8004b8c <osThreadNew>
 8000a12:	4603      	mov	r3, r0
 8000a14:	4a17      	ldr	r2, [pc, #92]	@ (8000a74 <MX_FREERTOS_Init+0xbc>)
 8000a16:	6013      	str	r3, [r2, #0]

  /* creation of TaskLed */
  TaskLedHandle = osThreadNew(StartTaskLed, NULL, &TaskLed_attributes);
 8000a18:	4a17      	ldr	r2, [pc, #92]	@ (8000a78 <MX_FREERTOS_Init+0xc0>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4817      	ldr	r0, [pc, #92]	@ (8000a7c <MX_FREERTOS_Init+0xc4>)
 8000a1e:	f004 f8b5 	bl	8004b8c <osThreadNew>
 8000a22:	4603      	mov	r3, r0
 8000a24:	4a16      	ldr	r2, [pc, #88]	@ (8000a80 <MX_FREERTOS_Init+0xc8>)
 8000a26:	6013      	str	r3, [r2, #0]

  /* creation of TaskDog */
  TaskDogHandle = osThreadNew(StartTaskDog, NULL, &TaskDog_attributes);
 8000a28:	4a16      	ldr	r2, [pc, #88]	@ (8000a84 <MX_FREERTOS_Init+0xcc>)
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4816      	ldr	r0, [pc, #88]	@ (8000a88 <MX_FREERTOS_Init+0xd0>)
 8000a2e:	f004 f8ad 	bl	8004b8c <osThreadNew>
 8000a32:	4603      	mov	r3, r0
 8000a34:	4a15      	ldr	r2, [pc, #84]	@ (8000a8c <MX_FREERTOS_Init+0xd4>)
 8000a36:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	080085c4 	.word	0x080085c4
 8000a40:	200000c0 	.word	0x200000c0
 8000a44:	080085d4 	.word	0x080085d4
 8000a48:	200000c4 	.word	0x200000c4
 8000a4c:	080085e4 	.word	0x080085e4
 8000a50:	200000c8 	.word	0x200000c8
 8000a54:	08008510 	.word	0x08008510
 8000a58:	08000a91 	.word	0x08000a91
 8000a5c:	200000ac 	.word	0x200000ac
 8000a60:	08008534 	.word	0x08008534
 8000a64:	08000bb1 	.word	0x08000bb1
 8000a68:	200000b0 	.word	0x200000b0
 8000a6c:	08008558 	.word	0x08008558
 8000a70:	08000c55 	.word	0x08000c55
 8000a74:	200000b4 	.word	0x200000b4
 8000a78:	0800857c 	.word	0x0800857c
 8000a7c:	08000db5 	.word	0x08000db5
 8000a80:	200000b8 	.word	0x200000b8
 8000a84:	080085a0 	.word	0x080085a0
 8000a88:	08000f25 	.word	0x08000f25
 8000a8c:	200000bc 	.word	0x200000bc

08000a90 <StartTaskSensor>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskSensor */
void StartTaskSensor(void *argument)
{
 8000a90:	b5b0      	push	{r4, r5, r7, lr}
 8000a92:	b08e      	sub	sp, #56	@ 0x38
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSensor */
  /* Infinite loop */
	uint16_t temp_buf[MAX_LEN];
	uint16_t temp_vol = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint32_t sum_tem;
	uint32_t sum_vol;
	uint32_t temp_tem;
	int i = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for(;;)
  {
	  sum_vol = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	633b      	str	r3, [r7, #48]	@ 0x30
	  sum_tem = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	637b      	str	r3, [r7, #52]	@ 0x34
	  memcpy(temp_buf , (void *)adc_buf , sizeof(temp_buf));
 8000aa8:	4b39      	ldr	r3, [pc, #228]	@ (8000b90 <StartTaskSensor+0x100>)
 8000aaa:	f107 0408 	add.w	r4, r7, #8
 8000aae:	461d      	mov	r5, r3
 8000ab0:	6828      	ldr	r0, [r5, #0]
 8000ab2:	6869      	ldr	r1, [r5, #4]
 8000ab4:	68aa      	ldr	r2, [r5, #8]
 8000ab6:	68eb      	ldr	r3, [r5, #12]
 8000ab8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aba:	6928      	ldr	r0, [r5, #16]
 8000abc:	6020      	str	r0, [r4, #0]
	  for(i = 0 ; i < MAX_LEN ; i++)
 8000abe:	2300      	movs	r3, #0
 8000ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ac2:	e01c      	b.n	8000afe <StartTaskSensor+0x6e>
	  {

		  if(i % 2 == 0)
 8000ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d10a      	bne.n	8000ae4 <StartTaskSensor+0x54>
		  {
			  sum_vol += temp_buf[i];
 8000ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	3338      	adds	r3, #56	@ 0x38
 8000ad4:	443b      	add	r3, r7
 8000ad6:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8000ada:	461a      	mov	r2, r3
 8000adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ade:	4413      	add	r3, r2
 8000ae0:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ae2:	e009      	b.n	8000af8 <StartTaskSensor+0x68>
		  }
		  else
		  {
			  sum_tem += temp_buf[i];
 8000ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	3338      	adds	r3, #56	@ 0x38
 8000aea:	443b      	add	r3, r7
 8000aec:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8000af0:	461a      	mov	r2, r3
 8000af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000af4:	4413      	add	r3, r2
 8000af6:	637b      	str	r3, [r7, #52]	@ 0x34
	  for(i = 0 ; i < MAX_LEN ; i++)
 8000af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000afa:	3301      	adds	r3, #1
 8000afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b00:	2b09      	cmp	r3, #9
 8000b02:	dddf      	ble.n	8000ac4 <StartTaskSensor+0x34>
		  }
	  }
	  temp_vol = sum_vol / (MAX_LEN / 2);
 8000b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b06:	4a23      	ldr	r2, [pc, #140]	@ (8000b94 <StartTaskSensor+0x104>)
 8000b08:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0c:	089b      	lsrs	r3, r3, #2
 8000b0e:	857b      	strh	r3, [r7, #42]	@ 0x2a
	  temp_tem = sum_tem / (MAX_LEN / 2);
 8000b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b12:	4a20      	ldr	r2, [pc, #128]	@ (8000b94 <StartTaskSensor+0x104>)
 8000b14:	fba2 2303 	umull	r2, r3, r2, r3
 8000b18:	089b      	lsrs	r3, r3, #2
 8000b1a:	627b      	str	r3, [r7, #36]	@ 0x24
	  float voltage = (float)temp_tem * 3.3f / 4096.0f;
 8000b1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000b1e:	f7ff fc3d 	bl	800039c <__aeabi_ui2f>
 8000b22:	4603      	mov	r3, r0
 8000b24:	491c      	ldr	r1, [pc, #112]	@ (8000b98 <StartTaskSensor+0x108>)
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fc90 	bl	800044c <__aeabi_fmul>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fd3e 	bl	80005b4 <__aeabi_fdiv>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	623b      	str	r3, [r7, #32]
	  float cpu_temp_calc = (1.43f - voltage) / 0.0043f + 25.0f;
 8000b3c:	6a39      	ldr	r1, [r7, #32]
 8000b3e:	4817      	ldr	r0, [pc, #92]	@ (8000b9c <StartTaskSensor+0x10c>)
 8000b40:	f7ff fb7a 	bl	8000238 <__aeabi_fsub>
 8000b44:	4603      	mov	r3, r0
 8000b46:	4916      	ldr	r1, [pc, #88]	@ (8000ba0 <StartTaskSensor+0x110>)
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff fd33 	bl	80005b4 <__aeabi_fdiv>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	4914      	ldr	r1, [pc, #80]	@ (8000ba4 <StartTaskSensor+0x114>)
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff fb72 	bl	800023c <__addsf3>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	61fb      	str	r3, [r7, #28]

	  if(osMutexAcquire(sensordataMutexHandle , osWaitForever) == osOK)
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <StartTaskSensor+0x118>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b64:	4618      	mov	r0, r3
 8000b66:	f004 f965 	bl	8004e34 <osMutexAcquire>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d10a      	bne.n	8000b86 <StartTaskSensor+0xf6>
	  {
		  sen1.vol = temp_vol;
 8000b70:	4a0e      	ldr	r2, [pc, #56]	@ (8000bac <StartTaskSensor+0x11c>)
 8000b72:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000b74:	8093      	strh	r3, [r2, #4]
		  sen1.tem = cpu_temp_calc;
 8000b76:	4a0d      	ldr	r2, [pc, #52]	@ (8000bac <StartTaskSensor+0x11c>)
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	6013      	str	r3, [r2, #0]
		  osMutexRelease(sensordataMutexHandle);
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <StartTaskSensor+0x118>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4618      	mov	r0, r3
 8000b82:	f004 f9a2 	bl	8004eca <osMutexRelease>
	  }

    osDelay(100);
 8000b86:	2064      	movs	r0, #100	@ 0x64
 8000b88:	f004 f8b3 	bl	8004cf2 <osDelay>
  {
 8000b8c:	e788      	b.n	8000aa0 <StartTaskSensor+0x10>
 8000b8e:	bf00      	nop
 8000b90:	200000dc 	.word	0x200000dc
 8000b94:	cccccccd 	.word	0xcccccccd
 8000b98:	40533333 	.word	0x40533333
 8000b9c:	3fb70a3d 	.word	0x3fb70a3d
 8000ba0:	3b8ce704 	.word	0x3b8ce704
 8000ba4:	41c80000 	.word	0x41c80000
 8000ba8:	200000c0 	.word	0x200000c0
 8000bac:	200000a4 	.word	0x200000a4

08000bb0 <StartTaskSystem>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSystem */
void StartTaskSystem(void *argument)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSystem */
	osSemaphoreAcquire(SemStopHandle, 0);
 8000bb8:	4b20      	ldr	r3, [pc, #128]	@ (8000c3c <StartTaskSystem+0x8c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f004 fa4a 	bl	8005058 <osSemaphoreAcquire>
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreAcquire(SemStopHandle , osWaitForever) == osOK)
 8000bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c3c <StartTaskSystem+0x8c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f004 fa43 	bl	8005058 <osSemaphoreAcquire>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d12c      	bne.n	8000c32 <StartTaskSystem+0x82>
	  {
		  HAL_GPIO_WritePin(GPIOB , GPIO_PIN_8 , GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bde:	4818      	ldr	r0, [pc, #96]	@ (8000c40 <StartTaskSystem+0x90>)
 8000be0:	f002 f8e4 	bl	8002dac <HAL_GPIO_WritePin>
		  osThreadSuspend(TaskLedHandle);
 8000be4:	4b17      	ldr	r3, [pc, #92]	@ (8000c44 <StartTaskSystem+0x94>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f004 f861 	bl	8004cb0 <osThreadSuspend>
		  osSemaphoreAcquire(SemRestartHandle, 0);
 8000bee:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <StartTaskSystem+0x98>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f004 fa2f 	bl	8005058 <osSemaphoreAcquire>
		  while(1)
		  {
			  if(osSemaphoreAcquire(SemRestartHandle , 0) == osOK)
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <StartTaskSystem+0x98>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f004 fa29 	bl	8005058 <osSemaphoreAcquire>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d107      	bne.n	8000c1c <StartTaskSystem+0x6c>
			  {
			  	  HAL_GPIO_WritePin(GPIOB , GPIO_PIN_8 , GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c12:	480b      	ldr	r0, [pc, #44]	@ (8000c40 <StartTaskSystem+0x90>)
 8000c14:	f002 f8ca 	bl	8002dac <HAL_GPIO_WritePin>
			  	  HAL_NVIC_SystemReset();
 8000c18:	f001 fbef 	bl	80023fa <HAL_NVIC_SystemReset>
			  }
			  HAL_GPIO_TogglePin(GPIOC , LED5_Pin);
 8000c1c:	2120      	movs	r1, #32
 8000c1e:	480b      	ldr	r0, [pc, #44]	@ (8000c4c <StartTaskSystem+0x9c>)
 8000c20:	f002 f8dc 	bl	8002ddc <HAL_GPIO_TogglePin>
			  HAL_IWDG_Refresh(&hiwdg);
 8000c24:	480a      	ldr	r0, [pc, #40]	@ (8000c50 <StartTaskSystem+0xa0>)
 8000c26:	f002 f94f 	bl	8002ec8 <HAL_IWDG_Refresh>
			  osDelay(200);
 8000c2a:	20c8      	movs	r0, #200	@ 0xc8
 8000c2c:	f004 f861 	bl	8004cf2 <osDelay>
			  if(osSemaphoreAcquire(SemRestartHandle , 0) == osOK)
 8000c30:	e7e3      	b.n	8000bfa <StartTaskSystem+0x4a>
		  }
	  }
    osDelay(10);
 8000c32:	200a      	movs	r0, #10
 8000c34:	f004 f85d 	bl	8004cf2 <osDelay>
	  if(osSemaphoreAcquire(SemStopHandle , osWaitForever) == osOK)
 8000c38:	e7c4      	b.n	8000bc4 <StartTaskSystem+0x14>
 8000c3a:	bf00      	nop
 8000c3c:	200000c8 	.word	0x200000c8
 8000c40:	40010c00 	.word	0x40010c00
 8000c44:	200000b8 	.word	0x200000b8
 8000c48:	200000c4 	.word	0x200000c4
 8000c4c:	40011000 	.word	0x40011000
 8000c50:	200000d0 	.word	0x200000d0

08000c54 <StartTaskDisplay>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskDisplay */
void StartTaskDisplay(void *argument)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskDisplay */
  /* Infinite loop */
	uint8_t DataBuffer[8] = {0};
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
	float temp_val = 0.0f;
 8000c66:	f04f 0300 	mov.w	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]
	uint16_t vol_val = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	837b      	strh	r3, [r7, #26]
  for(;;)
  {
	   if(osMutexAcquire(sensordataMutexHandle , 10) == osOK)
 8000c70:	4b4b      	ldr	r3, [pc, #300]	@ (8000da0 <StartTaskDisplay+0x14c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	210a      	movs	r1, #10
 8000c76:	4618      	mov	r0, r3
 8000c78:	f004 f8dc 	bl	8004e34 <osMutexAcquire>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d10a      	bne.n	8000c98 <StartTaskDisplay+0x44>
	   {
	        vol_val = sen1.vol;
 8000c82:	4b48      	ldr	r3, [pc, #288]	@ (8000da4 <StartTaskDisplay+0x150>)
 8000c84:	889b      	ldrh	r3, [r3, #4]
 8000c86:	837b      	strh	r3, [r7, #26]
	        temp_val = sen1.tem;
 8000c88:	4b46      	ldr	r3, [pc, #280]	@ (8000da4 <StartTaskDisplay+0x150>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	61fb      	str	r3, [r7, #28]
	        osMutexRelease(sensordataMutexHandle);
 8000c8e:	4b44      	ldr	r3, [pc, #272]	@ (8000da0 <StartTaskDisplay+0x14c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4618      	mov	r0, r3
 8000c94:	f004 f919 	bl	8004eca <osMutexRelease>
	   }

	   uint16_t temp_int = (uint16_t)(temp_val * 10);
 8000c98:	4943      	ldr	r1, [pc, #268]	@ (8000da8 <StartTaskDisplay+0x154>)
 8000c9a:	69f8      	ldr	r0, [r7, #28]
 8000c9c:	f7ff fbd6 	bl	800044c <__aeabi_fmul>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff fd22 	bl	80006ec <__aeabi_f2uiz>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	833b      	strh	r3, [r7, #24]
       DataBuffer[0] = (temp_int / 100) % 10;
 8000cac:	8b3b      	ldrh	r3, [r7, #24]
 8000cae:	4a3f      	ldr	r2, [pc, #252]	@ (8000dac <StartTaskDisplay+0x158>)
 8000cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb4:	095b      	lsrs	r3, r3, #5
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000cba:	fba3 1302 	umull	r1, r3, r3, r2
 8000cbe:	08d9      	lsrs	r1, r3, #3
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	733b      	strb	r3, [r7, #12]
       DataBuffer[1] = (temp_int / 10) % 10;
 8000cd0:	8b3b      	ldrh	r3, [r7, #24]
 8000cd2:	4a37      	ldr	r2, [pc, #220]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd8:	08db      	lsrs	r3, r3, #3
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	4b34      	ldr	r3, [pc, #208]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000cde:	fba3 1302 	umull	r1, r3, r3, r2
 8000ce2:	08d9      	lsrs	r1, r3, #3
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	440b      	add	r3, r1
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	737b      	strb	r3, [r7, #13]
       DataBuffer[2] = temp_int % 10;
 8000cf4:	8b3a      	ldrh	r2, [r7, #24]
 8000cf6:	4b2e      	ldr	r3, [pc, #184]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8000cfc:	08d9      	lsrs	r1, r3, #3
 8000cfe:	460b      	mov	r3, r1
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	440b      	add	r3, r1
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	73bb      	strb	r3, [r7, #14]
       DataBuffer[3] = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	73fb      	strb	r3, [r7, #15]

       uint16_t voltage_disp = (vol_val * 330) / 4096;
 8000d12:	8b7b      	ldrh	r3, [r7, #26]
 8000d14:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8000d18:	fb02 f303 	mul.w	r3, r2, r3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	da01      	bge.n	8000d24 <StartTaskDisplay+0xd0>
 8000d20:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000d24:	131b      	asrs	r3, r3, #12
 8000d26:	82fb      	strh	r3, [r7, #22]

	   DataBuffer[4] = (voltage_disp / 100) % 10;
 8000d28:	8afb      	ldrh	r3, [r7, #22]
 8000d2a:	4a20      	ldr	r2, [pc, #128]	@ (8000dac <StartTaskDisplay+0x158>)
 8000d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d30:	095b      	lsrs	r3, r3, #5
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000d36:	fba3 1302 	umull	r1, r3, r3, r2
 8000d3a:	08d9      	lsrs	r1, r3, #3
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	440b      	add	r3, r1
 8000d42:	005b      	lsls	r3, r3, #1
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	743b      	strb	r3, [r7, #16]
	   DataBuffer[5] = (voltage_disp / 10) % 10;
 8000d4c:	8afb      	ldrh	r3, [r7, #22]
 8000d4e:	4a18      	ldr	r2, [pc, #96]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000d50:	fba2 2303 	umull	r2, r3, r2, r3
 8000d54:	08db      	lsrs	r3, r3, #3
 8000d56:	b29a      	uxth	r2, r3
 8000d58:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000d5a:	fba3 1302 	umull	r1, r3, r3, r2
 8000d5e:	08d9      	lsrs	r1, r3, #3
 8000d60:	460b      	mov	r3, r1
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	440b      	add	r3, r1
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	747b      	strb	r3, [r7, #17]
	   DataBuffer[6] = voltage_disp % 10;
 8000d70:	8afa      	ldrh	r2, [r7, #22]
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <StartTaskDisplay+0x15c>)
 8000d74:	fba3 1302 	umull	r1, r3, r3, r2
 8000d78:	08d9      	lsrs	r1, r3, #3
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	440b      	add	r3, r1
 8000d80:	005b      	lsls	r3, r3, #1
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	74bb      	strb	r3, [r7, #18]
	   DataBuffer[7] = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	74fb      	strb	r3, [r7, #19]

	  Display_Scan(DataBuffer);
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fdb0 	bl	80008f8 <Display_Scan>

    osDelay(1);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f003 ffaa 	bl	8004cf2 <osDelay>
  {
 8000d9e:	e767      	b.n	8000c70 <StartTaskDisplay+0x1c>
 8000da0:	200000c0 	.word	0x200000c0
 8000da4:	200000a4 	.word	0x200000a4
 8000da8:	41200000 	.word	0x41200000
 8000dac:	51eb851f 	.word	0x51eb851f
 8000db0:	cccccccd 	.word	0xcccccccd

08000db4 <StartTaskLed>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLed */
void StartTaskLed(void *argument)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLed */
  /* Infinite loop */
	uint32_t pwm_adc_vol = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
	uint32_t pwm_vol = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	61bb      	str	r3, [r7, #24]
	int flag = 0; // 0up 1down
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
	static uint8_t flow_cnt = 0;
    static uint8_t flow_step = 0;
	static uint8_t alarm_cnt = 0;
	const uint16_t ALARM_THRESHOLD = 3475;
 8000dc8:	f640 5393 	movw	r3, #3475	@ 0xd93
 8000dcc:	81fb      	strh	r3, [r7, #14]
  for(;;)
  {
	  if(osMutexAcquire(sensordataMutexHandle , osWaitForever) == osOK)
 8000dce:	4b4d      	ldr	r3, [pc, #308]	@ (8000f04 <StartTaskLed+0x150>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f004 f82c 	bl	8004e34 <osMutexAcquire>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d107      	bne.n	8000df2 <StartTaskLed+0x3e>
	  {
		  pwm_adc_vol = sen1.vol;
 8000de2:	4b49      	ldr	r3, [pc, #292]	@ (8000f08 <StartTaskLed+0x154>)
 8000de4:	889b      	ldrh	r3, [r3, #4]
 8000de6:	61fb      	str	r3, [r7, #28]
		  osMutexRelease(sensordataMutexHandle);
 8000de8:	4b46      	ldr	r3, [pc, #280]	@ (8000f04 <StartTaskLed+0x150>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f004 f86c 	bl	8004eca <osMutexRelease>
	  }

	  if (pwm_adc_vol > ALARM_THRESHOLD)
 8000df2:	89fb      	ldrh	r3, [r7, #14]
 8000df4:	69fa      	ldr	r2, [r7, #28]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d913      	bls.n	8000e22 <StartTaskLed+0x6e>
	  {
		  alarm_cnt ++;
 8000dfa:	4b44      	ldr	r3, [pc, #272]	@ (8000f0c <StartTaskLed+0x158>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	4b42      	ldr	r3, [pc, #264]	@ (8000f0c <StartTaskLed+0x158>)
 8000e04:	701a      	strb	r2, [r3, #0]
		  if(alarm_cnt >= 10)
 8000e06:	4b41      	ldr	r3, [pc, #260]	@ (8000f0c <StartTaskLed+0x158>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b09      	cmp	r3, #9
 8000e0c:	d90f      	bls.n	8000e2e <StartTaskLed+0x7a>
		  {
			  alarm_cnt = 0;
 8000e0e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f0c <StartTaskLed+0x158>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
			  GPIOC->ODR ^= GPIO_PIN_0;
 8000e14:	4b3e      	ldr	r3, [pc, #248]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	4a3d      	ldr	r2, [pc, #244]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e1a:	f083 0301 	eor.w	r3, r3, #1
 8000e1e:	60d3      	str	r3, [r2, #12]
 8000e20:	e005      	b.n	8000e2e <StartTaskLed+0x7a>
		  }
	  }
	  else
	  {
		  GPIOC->BSRR = GPIO_PIN_0;
 8000e22:	4b3b      	ldr	r3, [pc, #236]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	611a      	str	r2, [r3, #16]
		  alarm_cnt = 0;
 8000e28:	4b38      	ldr	r3, [pc, #224]	@ (8000f0c <StartTaskLed+0x158>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
	  }

	  flow_cnt ++;
 8000e2e:	4b39      	ldr	r3, [pc, #228]	@ (8000f14 <StartTaskLed+0x160>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	3301      	adds	r3, #1
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b37      	ldr	r3, [pc, #220]	@ (8000f14 <StartTaskLed+0x160>)
 8000e38:	701a      	strb	r2, [r3, #0]
	  if(flow_cnt >= 20)
 8000e3a:	4b36      	ldr	r3, [pc, #216]	@ (8000f14 <StartTaskLed+0x160>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b13      	cmp	r3, #19
 8000e40:	d929      	bls.n	8000e96 <StartTaskLed+0xe2>
	  {
		  flow_cnt = 0;
 8000e42:	4b34      	ldr	r3, [pc, #208]	@ (8000f14 <StartTaskLed+0x160>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]

		  GPIOC->BSRR = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4);
 8000e48:	4b31      	ldr	r3, [pc, #196]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e4a:	221c      	movs	r2, #28
 8000e4c:	611a      	str	r2, [r3, #16]
		  switch(flow_step)
 8000e4e:	4b32      	ldr	r3, [pc, #200]	@ (8000f18 <StartTaskLed+0x164>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d00e      	beq.n	8000e74 <StartTaskLed+0xc0>
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	dc10      	bgt.n	8000e7c <StartTaskLed+0xc8>
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d002      	beq.n	8000e64 <StartTaskLed+0xb0>
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d004      	beq.n	8000e6c <StartTaskLed+0xb8>
 8000e62:	e00b      	b.n	8000e7c <StartTaskLed+0xc8>
		  {
			  case 0: GPIOC->BRR = GPIO_PIN_2; break;
 8000e64:	4b2a      	ldr	r3, [pc, #168]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e66:	2204      	movs	r2, #4
 8000e68:	615a      	str	r2, [r3, #20]
 8000e6a:	e007      	b.n	8000e7c <StartTaskLed+0xc8>
			  case 1: GPIOC->BRR = GPIO_PIN_3; break;
 8000e6c:	4b28      	ldr	r3, [pc, #160]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e6e:	2208      	movs	r2, #8
 8000e70:	615a      	str	r2, [r3, #20]
 8000e72:	e003      	b.n	8000e7c <StartTaskLed+0xc8>
			  case 2: GPIOC->BRR = GPIO_PIN_4; break;
 8000e74:	4b26      	ldr	r3, [pc, #152]	@ (8000f10 <StartTaskLed+0x15c>)
 8000e76:	2210      	movs	r2, #16
 8000e78:	615a      	str	r2, [r3, #20]
 8000e7a:	bf00      	nop
		  }

		  flow_step ++;
 8000e7c:	4b26      	ldr	r3, [pc, #152]	@ (8000f18 <StartTaskLed+0x164>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	3301      	adds	r3, #1
 8000e82:	b2da      	uxtb	r2, r3
 8000e84:	4b24      	ldr	r3, [pc, #144]	@ (8000f18 <StartTaskLed+0x164>)
 8000e86:	701a      	strb	r2, [r3, #0]
		  if(flow_step > 2) flow_step = 0;
 8000e88:	4b23      	ldr	r3, [pc, #140]	@ (8000f18 <StartTaskLed+0x164>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d902      	bls.n	8000e96 <StartTaskLed+0xe2>
 8000e90:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <StartTaskLed+0x164>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	701a      	strb	r2, [r3, #0]
	  }


	  if (pwm_adc_vol < 50) {
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	2b31      	cmp	r3, #49	@ 0x31
 8000e9a:	d801      	bhi.n	8000ea0 <StartTaskLed+0xec>
	      pwm_adc_vol = 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61fb      	str	r3, [r7, #28]
	  }
	  if(pwm_vol >= 999)
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d902      	bls.n	8000eb0 <StartTaskLed+0xfc>
	  {
		  flag = 1;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	617b      	str	r3, [r7, #20]
 8000eae:	e004      	b.n	8000eba <StartTaskLed+0x106>
	  }
	  else if(pwm_vol <= 0)
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <StartTaskLed+0x106>
	  {
		  flag = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
	  }
	  if(flag == 0)
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d103      	bne.n	8000ec8 <StartTaskLed+0x114>
	  {
		  pwm_vol += 20;
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	3314      	adds	r3, #20
 8000ec4:	61bb      	str	r3, [r7, #24]
 8000ec6:	e005      	b.n	8000ed4 <StartTaskLed+0x120>
	  }
	  else if(flag == 1)
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d102      	bne.n	8000ed4 <StartTaskLed+0x120>
	  {
		  pwm_vol -= 20;
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	3b14      	subs	r3, #20
 8000ed2:	61bb      	str	r3, [r7, #24]
	  }
	  uint32_t mapped_adc = (pwm_adc_vol * 1000) / 4096;
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000eda:	fb02 f303 	mul.w	r3, r2, r3
 8000ede:	0b1b      	lsrs	r3, r3, #12
 8000ee0:	613b      	str	r3, [r7, #16]
	  if(mapped_adc <= 200)
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ee6:	d801      	bhi.n	8000eec <StartTaskLed+0x138>
	  {
		  mapped_adc = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	613b      	str	r3, [r7, #16]
	  }
	  __HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_2 , mapped_adc);
 8000eec:	4b0b      	ldr	r3, [pc, #44]	@ (8000f1c <StartTaskLed+0x168>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim8 , TIM_CHANNEL_1 , pwm_vol);
 8000ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f20 <StartTaskLed+0x16c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	635a      	str	r2, [r3, #52]	@ 0x34




    osDelay(10);
 8000efc:	200a      	movs	r0, #10
 8000efe:	f003 fef8 	bl	8004cf2 <osDelay>
  {
 8000f02:	e764      	b.n	8000dce <StartTaskLed+0x1a>
 8000f04:	200000c0 	.word	0x200000c0
 8000f08:	200000a4 	.word	0x200000a4
 8000f0c:	200000cc 	.word	0x200000cc
 8000f10:	40011000 	.word	0x40011000
 8000f14:	200000cd 	.word	0x200000cd
 8000f18:	200000ce 	.word	0x200000ce
 8000f1c:	20000138 	.word	0x20000138
 8000f20:	200001c8 	.word	0x200001c8

08000f24 <StartTaskDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskDog */
void StartTaskDog(void *argument)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskDog */
  /* Infinite loop */
  for(;;)
  {
	  HAL_IWDG_Refresh(&hiwdg);
 8000f2c:	4804      	ldr	r0, [pc, #16]	@ (8000f40 <StartTaskDog+0x1c>)
 8000f2e:	f001 ffcb 	bl	8002ec8 <HAL_IWDG_Refresh>
    osDelay(2000);
 8000f32:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f36:	f003 fedc 	bl	8004cf2 <osDelay>
	  HAL_IWDG_Refresh(&hiwdg);
 8000f3a:	bf00      	nop
 8000f3c:	e7f6      	b.n	8000f2c <StartTaskDog+0x8>
 8000f3e:	bf00      	nop
 8000f40:	200000d0 	.word	0x200000d0

08000f44 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB1   ------> ADCx_IN9
*/
void MX_GPIO_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f58:	4b60      	ldr	r3, [pc, #384]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	4a5f      	ldr	r2, [pc, #380]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f5e:	f043 0320 	orr.w	r3, r3, #32
 8000f62:	6193      	str	r3, [r2, #24]
 8000f64:	4b5d      	ldr	r3, [pc, #372]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	f003 0320 	and.w	r3, r3, #32
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f70:	4b5a      	ldr	r3, [pc, #360]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	4a59      	ldr	r2, [pc, #356]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f76:	f043 0310 	orr.w	r3, r3, #16
 8000f7a:	6193      	str	r3, [r2, #24]
 8000f7c:	4b57      	ldr	r3, [pc, #348]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	f003 0310 	and.w	r3, r3, #16
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f88:	4b54      	ldr	r3, [pc, #336]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a53      	ldr	r2, [pc, #332]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f8e:	f043 0308 	orr.w	r3, r3, #8
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b51      	ldr	r3, [pc, #324]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0308 	and.w	r3, r3, #8
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa0:	4b4e      	ldr	r3, [pc, #312]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4a4d      	ldr	r2, [pc, #308]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000fa6:	f043 0304 	orr.w	r3, r3, #4
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b4b      	ldr	r3, [pc, #300]	@ (80010dc <MX_GPIO_Init+0x198>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0304 	and.w	r3, r3, #4
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f641 413f 	movw	r1, #7231	@ 0x1c3f
 8000fbe:	4848      	ldr	r0, [pc, #288]	@ (80010e0 <MX_GPIO_Init+0x19c>)
 8000fc0:	f001 fef4 	bl	8002dac <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|BEEP_Pin, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 719c 	mov.w	r1, #312	@ 0x138
 8000fca:	4846      	ldr	r0, [pc, #280]	@ (80010e4 <MX_GPIO_Init+0x1a0>)
 8000fcc:	f001 feee 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd6:	4843      	ldr	r0, [pc, #268]	@ (80010e4 <MX_GPIO_Init+0x1a0>)
 8000fd8:	f001 fee8 	bl	8002dac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000fdc:	233f      	movs	r3, #63	@ 0x3f
 8000fde:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fec:	f107 0310 	add.w	r3, r7, #16
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	483b      	ldr	r0, [pc, #236]	@ (80010e0 <MX_GPIO_Init+0x19c>)
 8000ff4:	f001 fd46 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	4619      	mov	r1, r3
 8001006:	4837      	ldr	r0, [pc, #220]	@ (80010e4 <MX_GPIO_Init+0x1a0>)
 8001008:	f001 fd3c 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800100c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001010:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001012:	4b35      	ldr	r3, [pc, #212]	@ (80010e8 <MX_GPIO_Init+0x1a4>)
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	4619      	mov	r1, r3
 8001020:	482f      	ldr	r0, [pc, #188]	@ (80010e0 <MX_GPIO_Init+0x19c>)
 8001022:	f001 fd2f 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001026:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800102a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001034:	2303      	movs	r3, #3
 8001036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001038:	f107 0310 	add.w	r3, r7, #16
 800103c:	4619      	mov	r1, r3
 800103e:	4828      	ldr	r0, [pc, #160]	@ (80010e0 <MX_GPIO_Init+0x19c>)
 8001040:	f001 fd20 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY2_Pin */
  GPIO_InitStruct.Pin = KEY2_Pin;
 8001044:	2304      	movs	r3, #4
 8001046:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001048:	4b27      	ldr	r3, [pc, #156]	@ (80010e8 <MX_GPIO_Init+0x1a4>)
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 0310 	add.w	r3, r7, #16
 8001054:	4619      	mov	r1, r3
 8001056:	4825      	ldr	r0, [pc, #148]	@ (80010ec <MX_GPIO_Init+0x1a8>)
 8001058:	f001 fd14 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800105c:	2338      	movs	r3, #56	@ 0x38
 800105e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001068:	2303      	movs	r3, #3
 800106a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	f107 0310 	add.w	r3, r7, #16
 8001070:	4619      	mov	r1, r3
 8001072:	481c      	ldr	r0, [pc, #112]	@ (80010e4 <MX_GPIO_Init+0x1a0>)
 8001074:	f001 fd06 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : BEEP_Pin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8001078:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800107c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107e:	2301      	movs	r3, #1
 8001080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001086:	2302      	movs	r3, #2
 8001088:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 800108a:	f107 0310 	add.w	r3, r7, #16
 800108e:	4619      	mov	r1, r3
 8001090:	4814      	ldr	r0, [pc, #80]	@ (80010e4 <MX_GPIO_Init+0x1a0>)
 8001092:	f001 fcf7 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800109a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800109c:	2311      	movs	r3, #17
 800109e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010a4:	2303      	movs	r3, #3
 80010a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	480d      	ldr	r0, [pc, #52]	@ (80010e4 <MX_GPIO_Init+0x1a0>)
 80010b0:	f001 fce8 	bl	8002a84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 6, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2106      	movs	r1, #6
 80010b8:	2008      	movs	r0, #8
 80010ba:	f001 f974 	bl	80023a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80010be:	2008      	movs	r0, #8
 80010c0:	f001 f98d 	bl	80023de <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 80010c4:	2200      	movs	r2, #0
 80010c6:	2106      	movs	r1, #6
 80010c8:	2017      	movs	r0, #23
 80010ca:	f001 f96c 	bl	80023a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010ce:	2017      	movs	r0, #23
 80010d0:	f001 f985 	bl	80023de <HAL_NVIC_EnableIRQ>

}
 80010d4:	bf00      	nop
 80010d6:	3720      	adds	r7, #32
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40011000 	.word	0x40011000
 80010e4:	40010c00 	.word	0x40010c00
 80010e8:	10110000 	.word	0x10110000
 80010ec:	40011400 	.word	0x40011400

080010f0 <HC595_WriteByte>:

#define HC595_LCLK_H()  HAL_GPIO_WritePin(GPIOB , GPIO_PIN_4 , GPIO_PIN_SET)
#define HC595_LCLK_L()  HAL_GPIO_WritePin(GPIOB , GPIO_PIN_4 , GPIO_PIN_RESET)

void HC595_WriteByte(uint8_t byte)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for(i = 0 ; i < 8 ; i ++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
 80010fe:	e01e      	b.n	800113e <HC595_WriteByte+0x4e>
    {

        if(byte & 0x80)
 8001100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001104:	2b00      	cmp	r3, #0
 8001106:	da05      	bge.n	8001114 <HC595_WriteByte+0x24>
            HC595_DATA_H();
 8001108:	2201      	movs	r2, #1
 800110a:	2108      	movs	r1, #8
 800110c:	4810      	ldr	r0, [pc, #64]	@ (8001150 <HC595_WriteByte+0x60>)
 800110e:	f001 fe4d 	bl	8002dac <HAL_GPIO_WritePin>
 8001112:	e004      	b.n	800111e <HC595_WriteByte+0x2e>
        else
            HC595_DATA_L();
 8001114:	2200      	movs	r2, #0
 8001116:	2108      	movs	r1, #8
 8001118:	480d      	ldr	r0, [pc, #52]	@ (8001150 <HC595_WriteByte+0x60>)
 800111a:	f001 fe47 	bl	8002dac <HAL_GPIO_WritePin>

        HC595_SCK_L();
 800111e:	2200      	movs	r2, #0
 8001120:	2120      	movs	r1, #32
 8001122:	480b      	ldr	r0, [pc, #44]	@ (8001150 <HC595_WriteByte+0x60>)
 8001124:	f001 fe42 	bl	8002dac <HAL_GPIO_WritePin>
        HC595_SCK_H();
 8001128:	2201      	movs	r2, #1
 800112a:	2120      	movs	r1, #32
 800112c:	4808      	ldr	r0, [pc, #32]	@ (8001150 <HC595_WriteByte+0x60>)
 800112e:	f001 fe3d 	bl	8002dac <HAL_GPIO_WritePin>

        byte <<= 1;
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	71fb      	strb	r3, [r7, #7]
    for(i = 0 ; i < 8 ; i ++)
 8001138:	7bfb      	ldrb	r3, [r7, #15]
 800113a:	3301      	adds	r3, #1
 800113c:	73fb      	strb	r3, [r7, #15]
 800113e:	7bfb      	ldrb	r3, [r7, #15]
 8001140:	2b07      	cmp	r3, #7
 8001142:	d9dd      	bls.n	8001100 <HC595_WriteByte+0x10>
    }
}
 8001144:	bf00      	nop
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40010c00 	.word	0x40010c00

08001154 <HC595_Latch>:

void HC595_Latch(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
    HC595_LCLK_L();
 8001158:	2200      	movs	r2, #0
 800115a:	2110      	movs	r1, #16
 800115c:	4804      	ldr	r0, [pc, #16]	@ (8001170 <HC595_Latch+0x1c>)
 800115e:	f001 fe25 	bl	8002dac <HAL_GPIO_WritePin>
    HC595_LCLK_H();
 8001162:	2201      	movs	r2, #1
 8001164:	2110      	movs	r1, #16
 8001166:	4802      	ldr	r0, [pc, #8]	@ (8001170 <HC595_Latch+0x1c>)
 8001168:	f001 fe20 	bl	8002dac <HAL_GPIO_WritePin>
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40010c00 	.word	0x40010c00

08001174 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001178:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <MX_IWDG_Init+0x2c>)
 800117a:	4a0a      	ldr	r2, [pc, #40]	@ (80011a4 <MX_IWDG_Init+0x30>)
 800117c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <MX_IWDG_Init+0x2c>)
 8001180:	2204      	movs	r2, #4
 8001182:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2500;
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <MX_IWDG_Init+0x2c>)
 8001186:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800118a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800118c:	4804      	ldr	r0, [pc, #16]	@ (80011a0 <MX_IWDG_Init+0x2c>)
 800118e:	f001 fe57 	bl	8002e40 <HAL_IWDG_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001198:	f000 f908 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200000d0 	.word	0x200000d0
 80011a4:	40003000 	.word	0x40003000

080011a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ac:	f000 fc20 	bl	80019f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b0:	f000 f84a 	bl	8001248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011b4:	f7ff fec6 	bl	8000f44 <MX_GPIO_Init>
  MX_DMA_Init();
 80011b8:	f7ff fbe0 	bl	800097c <MX_DMA_Init>
  MX_ADC1_Init();
 80011bc:	f7ff fab6 	bl	800072c <MX_ADC1_Init>
  MX_IWDG_Init();
 80011c0:	f7ff ffd8 	bl	8001174 <MX_IWDG_Init>
  MX_TIM3_Init();
 80011c4:	f000 f9f2 	bl	80015ac <MX_TIM3_Init>
  MX_TIM6_Init();
 80011c8:	f000 fa68 	bl	800169c <MX_TIM6_Init>
  MX_TIM8_Init();
 80011cc:	f000 fa9c 	bl	8001708 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3 , TIM_CHANNEL_2);
 80011d0:	2104      	movs	r1, #4
 80011d2:	4817      	ldr	r0, [pc, #92]	@ (8001230 <main+0x88>)
 80011d4:	f002 fcca 	bl	8003b6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8 , TIM_CHANNEL_1);
 80011d8:	2100      	movs	r1, #0
 80011da:	4816      	ldr	r0, [pc, #88]	@ (8001234 <main+0x8c>)
 80011dc:	f002 fcc6 	bl	8003b6c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim6);
 80011e0:	4815      	ldr	r0, [pc, #84]	@ (8001238 <main+0x90>)
 80011e2:	f002 fbb3 	bl	800394c <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1 , (uint32_t*)adc_buf , MAX_LEN);
 80011e6:	220a      	movs	r2, #10
 80011e8:	4914      	ldr	r1, [pc, #80]	@ (800123c <main+0x94>)
 80011ea:	4815      	ldr	r0, [pc, #84]	@ (8001240 <main+0x98>)
 80011ec:	f000 fd1c 	bl	8001c28 <HAL_ADC_Start_DMA>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f6:	4813      	ldr	r0, [pc, #76]	@ (8001244 <main+0x9c>)
 80011f8:	f001 fdd8 	bl	8002dac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001202:	4810      	ldr	r0, [pc, #64]	@ (8001244 <main+0x9c>)
 8001204:	f001 fdd2 	bl	8002dac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8001208:	2200      	movs	r2, #0
 800120a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800120e:	480d      	ldr	r0, [pc, #52]	@ (8001244 <main+0x9c>)
 8001210:	f001 fdcc 	bl	8002dac <HAL_GPIO_WritePin>

  HC595_WriteByte(0x7F);
 8001214:	207f      	movs	r0, #127	@ 0x7f
 8001216:	f7ff ff6b 	bl	80010f0 <HC595_WriteByte>
  HC595_Latch();
 800121a:	f7ff ff9b 	bl	8001154 <HC595_Latch>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800121e:	f003 fc6d 	bl	8004afc <osKernelInitialize>
  MX_FREERTOS_Init();
 8001222:	f7ff fbc9 	bl	80009b8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001226:	f003 fc8b 	bl	8004b40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800122a:	bf00      	nop
 800122c:	e7fd      	b.n	800122a <main+0x82>
 800122e:	bf00      	nop
 8001230:	20000138 	.word	0x20000138
 8001234:	200001c8 	.word	0x200001c8
 8001238:	20000180 	.word	0x20000180
 800123c:	200000dc 	.word	0x200000dc
 8001240:	2000002c 	.word	0x2000002c
 8001244:	40011000 	.word	0x40011000

08001248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b096      	sub	sp, #88	@ 0x58
 800124c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001252:	2228      	movs	r2, #40	@ 0x28
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f007 f8d6 	bl	8008408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125c:	f107 031c 	add.w	r3, r7, #28
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
 800127a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800127c:	2309      	movs	r3, #9
 800127e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001280:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001284:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001286:	2300      	movs	r3, #0
 8001288:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800128a:	2301      	movs	r3, #1
 800128c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800128e:	2301      	movs	r3, #1
 8001290:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001292:	2302      	movs	r3, #2
 8001294:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001296:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800129a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800129c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80012a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012a6:	4618      	mov	r0, r3
 80012a8:	f001 fe1e 	bl	8002ee8 <HAL_RCC_OscConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012b2:	f000 f87b 	bl	80013ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b6:	230f      	movs	r3, #15
 80012b8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ba:	2302      	movs	r3, #2
 80012bc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012cc:	f107 031c 	add.w	r3, r7, #28
 80012d0:	2102      	movs	r1, #2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f002 f88a 	bl	80033ec <HAL_RCC_ClockConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012de:	f000 f865 	bl	80013ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012e2:	2302      	movs	r3, #2
 80012e4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80012e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012ea:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4618      	mov	r0, r3
 80012f0:	f002 fa26 	bl	8003740 <HAL_RCCEx_PeriphCLKConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80012fa:	f000 f857 	bl	80013ac <Error_Handler>
  }
}
 80012fe:	bf00      	nop
 8001300:	3758      	adds	r7, #88	@ 0x58
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
	if(GPIO_Pin == KEY1_Pin)
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800131c:	d110      	bne.n	8001340 <HAL_GPIO_EXTI_Callback+0x38>
	{
		HAL_TIM_PWM_Stop(&htim3 , TIM_CHANNEL_2);
 800131e:	2104      	movs	r1, #4
 8001320:	4814      	ldr	r0, [pc, #80]	@ (8001374 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001322:	f002 fcdd 	bl	8003ce0 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim8 , TIM_CHANNEL_1);
 8001326:	2100      	movs	r1, #0
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <HAL_GPIO_EXTI_Callback+0x70>)
 800132a:	f002 fcd9 	bl	8003ce0 <HAL_TIM_PWM_Stop>
		xSemaphoreGiveFromISR((SemaphoreHandle_t)SemStopHandle , &xHigherPriorityTaskWoken);
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <HAL_GPIO_EXTI_Callback+0x74>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f107 020c 	add.w	r2, r7, #12
 8001336:	4611      	mov	r1, r2
 8001338:	4618      	mov	r0, r3
 800133a:	f004 fbcd 	bl	8005ad8 <xQueueGiveFromISR>
 800133e:	e00a      	b.n	8001356 <HAL_GPIO_EXTI_Callback+0x4e>
	}

	else if(GPIO_Pin == KEY2_Pin)
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	2b04      	cmp	r3, #4
 8001344:	d107      	bne.n	8001356 <HAL_GPIO_EXTI_Callback+0x4e>
	{
		xSemaphoreGiveFromISR((SemaphoreHandle_t)SemRestartHandle , &xHigherPriorityTaskWoken);
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <HAL_GPIO_EXTI_Callback+0x78>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f107 020c 	add.w	r2, r7, #12
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f004 fbc1 	bl	8005ad8 <xQueueGiveFromISR>
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d007      	beq.n	800136c <HAL_GPIO_EXTI_Callback+0x64>
 800135c:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_GPIO_EXTI_Callback+0x7c>)
 800135e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	f3bf 8f4f 	dsb	sy
 8001368:	f3bf 8f6f 	isb	sy

}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000138 	.word	0x20000138
 8001378:	200001c8 	.word	0x200001c8
 800137c:	200000c8 	.word	0x200000c8
 8001380:	200000c4 	.word	0x200000c4
 8001384:	e000ed04 	.word	0xe000ed04

08001388 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d101      	bne.n	800139e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800139a:	f000 fb3f 	bl	8001a1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40001400 	.word	0x40001400

080013ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b0:	b672      	cpsid	i
}
 80013b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <Error_Handler+0x8>

080013b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013be:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <HAL_MspInit+0x68>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	4a17      	ldr	r2, [pc, #92]	@ (8001420 <HAL_MspInit+0x68>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6193      	str	r3, [r2, #24]
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <HAL_MspInit+0x68>)
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <HAL_MspInit+0x68>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <HAL_MspInit+0x68>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e0:	61d3      	str	r3, [r2, #28]
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <HAL_MspInit+0x68>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	210f      	movs	r1, #15
 80013f2:	f06f 0001 	mvn.w	r0, #1
 80013f6:	f000 ffd6 	bl	80023a6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <HAL_MspInit+0x6c>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <HAL_MspInit+0x6c>)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	40010000 	.word	0x40010000

08001428 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08e      	sub	sp, #56	@ 0x38
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001430:	2300      	movs	r3, #0
 8001432:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001434:	2300      	movs	r3, #0
 8001436:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800143e:	4b34      	ldr	r3, [pc, #208]	@ (8001510 <HAL_InitTick+0xe8>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	4a33      	ldr	r2, [pc, #204]	@ (8001510 <HAL_InitTick+0xe8>)
 8001444:	f043 0320 	orr.w	r3, r3, #32
 8001448:	61d3      	str	r3, [r2, #28]
 800144a:	4b31      	ldr	r3, [pc, #196]	@ (8001510 <HAL_InitTick+0xe8>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	f003 0320 	and.w	r3, r3, #32
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001456:	f107 0210 	add.w	r2, r7, #16
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f002 f91f 	bl	80036a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001466:	6a3b      	ldr	r3, [r7, #32]
 8001468:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800146a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800146c:	2b00      	cmp	r3, #0
 800146e:	d103      	bne.n	8001478 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001470:	f002 f904 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 8001474:	6378      	str	r0, [r7, #52]	@ 0x34
 8001476:	e004      	b.n	8001482 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001478:	f002 f900 	bl	800367c <HAL_RCC_GetPCLK1Freq>
 800147c:	4603      	mov	r3, r0
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001484:	4a23      	ldr	r2, [pc, #140]	@ (8001514 <HAL_InitTick+0xec>)
 8001486:	fba2 2303 	umull	r2, r3, r2, r3
 800148a:	0c9b      	lsrs	r3, r3, #18
 800148c:	3b01      	subs	r3, #1
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001490:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <HAL_InitTick+0xf0>)
 8001492:	4a22      	ldr	r2, [pc, #136]	@ (800151c <HAL_InitTick+0xf4>)
 8001494:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <HAL_InitTick+0xf0>)
 8001498:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800149c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800149e:	4a1e      	ldr	r2, [pc, #120]	@ (8001518 <HAL_InitTick+0xf0>)
 80014a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a2:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80014a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <HAL_InitTick+0xf0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <HAL_InitTick+0xf0>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014b0:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <HAL_InitTick+0xf0>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80014b6:	4818      	ldr	r0, [pc, #96]	@ (8001518 <HAL_InitTick+0xf0>)
 80014b8:	f002 f9f8 	bl	80038ac <HAL_TIM_Base_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80014c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d11b      	bne.n	8001502 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80014ca:	4813      	ldr	r0, [pc, #76]	@ (8001518 <HAL_InitTick+0xf0>)
 80014cc:	f002 fa96 	bl	80039fc <HAL_TIM_Base_Start_IT>
 80014d0:	4603      	mov	r3, r0
 80014d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80014d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d111      	bne.n	8001502 <HAL_InitTick+0xda>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80014de:	2037      	movs	r0, #55	@ 0x37
 80014e0:	f000 ff7d 	bl	80023de <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b0f      	cmp	r3, #15
 80014e8:	d808      	bhi.n	80014fc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80014ea:	2200      	movs	r2, #0
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	2037      	movs	r0, #55	@ 0x37
 80014f0:	f000 ff59 	bl	80023a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001520 <HAL_InitTick+0xf8>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	e002      	b.n	8001502 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001502:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001506:	4618      	mov	r0, r3
 8001508:	3738      	adds	r7, #56	@ 0x38
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	431bde83 	.word	0x431bde83
 8001518:	200000f0 	.word	0x200000f0
 800151c:	40001400 	.word	0x40001400
 8001520:	20000004 	.word	0x20000004

08001524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <NMI_Handler+0x4>

0800152c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <HardFault_Handler+0x4>

08001534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <MemManage_Handler+0x4>

0800153c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <BusFault_Handler+0x4>

08001544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001548:	bf00      	nop
 800154a:	e7fd      	b.n	8001548 <UsageFault_Handler+0x4>

0800154c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr

08001558 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 800155c:	2004      	movs	r0, #4
 800155e:	f001 fc57 	bl	8002e10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <DMA1_Channel1_IRQHandler+0x10>)
 800156e:	f001 f81f 	bl	80025b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	2000005c 	.word	0x2000005c

0800157c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8001580:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001584:	f001 fc44 	bl	8002e10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}

0800158c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001590:	4802      	ldr	r0, [pc, #8]	@ (800159c <TIM7_IRQHandler+0x10>)
 8001592:	f002 fc15 	bl	8003dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	200000f0 	.word	0x200000f0

080015a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08e      	sub	sp, #56	@ 0x38
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	f107 0320 	add.w	r3, r7, #32
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
 80015d8:	615a      	str	r2, [r3, #20]
 80015da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001694 <MX_TIM3_Init+0xe8>)
 80015de:	4a2e      	ldr	r2, [pc, #184]	@ (8001698 <MX_TIM3_Init+0xec>)
 80015e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80015e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001694 <MX_TIM3_Init+0xe8>)
 80015e4:	2247      	movs	r2, #71	@ 0x47
 80015e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001694 <MX_TIM3_Init+0xe8>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80015ee:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <MX_TIM3_Init+0xe8>)
 80015f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f6:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <MX_TIM3_Init+0xe8>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fc:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <MX_TIM3_Init+0xe8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001602:	4824      	ldr	r0, [pc, #144]	@ (8001694 <MX_TIM3_Init+0xe8>)
 8001604:	f002 f952 	bl	80038ac <HAL_TIM_Base_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800160e:	f7ff fecd 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001612:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001616:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001618:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800161c:	4619      	mov	r1, r3
 800161e:	481d      	ldr	r0, [pc, #116]	@ (8001694 <MX_TIM3_Init+0xe8>)
 8001620:	f002 fd80 	bl	8004124 <HAL_TIM_ConfigClockSource>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800162a:	f7ff febf 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800162e:	4819      	ldr	r0, [pc, #100]	@ (8001694 <MX_TIM3_Init+0xe8>)
 8001630:	f002 fa44 	bl	8003abc <HAL_TIM_PWM_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800163a:	f7ff feb7 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001646:	f107 0320 	add.w	r3, r7, #32
 800164a:	4619      	mov	r1, r3
 800164c:	4811      	ldr	r0, [pc, #68]	@ (8001694 <MX_TIM3_Init+0xe8>)
 800164e:	f003 f941 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001658:	f7ff fea8 	bl	80013ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800165c:	2360      	movs	r3, #96	@ 0x60
 800165e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 499;
 8001660:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8001664:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2204      	movs	r2, #4
 8001672:	4619      	mov	r1, r3
 8001674:	4807      	ldr	r0, [pc, #28]	@ (8001694 <MX_TIM3_Init+0xe8>)
 8001676:	f002 fc93 	bl	8003fa0 <HAL_TIM_PWM_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001680:	f7ff fe94 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001684:	4803      	ldr	r0, [pc, #12]	@ (8001694 <MX_TIM3_Init+0xe8>)
 8001686:	f000 f927 	bl	80018d8 <HAL_TIM_MspPostInit>

}
 800168a:	bf00      	nop
 800168c:	3738      	adds	r7, #56	@ 0x38
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000138 	.word	0x20000138
 8001698:	40000400 	.word	0x40000400

0800169c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a2:	463b      	mov	r3, r7
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016ac:	4a15      	ldr	r2, [pc, #84]	@ (8001704 <MX_TIM6_Init+0x68>)
 80016ae:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7199;
 80016b0:	4b13      	ldr	r3, [pc, #76]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016b2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80016b6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80016be:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016c4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016cc:	480c      	ldr	r0, [pc, #48]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016ce:	f002 f8ed 	bl	80038ac <HAL_TIM_Base_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80016d8:	f7ff fe68 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016dc:	2300      	movs	r3, #0
 80016de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016e4:	463b      	mov	r3, r7
 80016e6:	4619      	mov	r1, r3
 80016e8:	4805      	ldr	r0, [pc, #20]	@ (8001700 <MX_TIM6_Init+0x64>)
 80016ea:	f003 f8f3 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80016f4:	f7ff fe5a 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80016f8:	bf00      	nop
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000180 	.word	0x20000180
 8001704:	40001000 	.word	0x40001000

08001708 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b096      	sub	sp, #88	@ 0x58
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]
 8001734:	611a      	str	r2, [r3, #16]
 8001736:	615a      	str	r2, [r3, #20]
 8001738:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800173a:	1d3b      	adds	r3, r7, #4
 800173c:	2220      	movs	r2, #32
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f006 fe61 	bl	8008408 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001746:	4b3f      	ldr	r3, [pc, #252]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001748:	4a3f      	ldr	r2, [pc, #252]	@ (8001848 <MX_TIM8_Init+0x140>)
 800174a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 800174c:	4b3d      	ldr	r3, [pc, #244]	@ (8001844 <MX_TIM8_Init+0x13c>)
 800174e:	2247      	movs	r2, #71	@ 0x47
 8001750:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001752:	4b3c      	ldr	r3, [pc, #240]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001758:	4b3a      	ldr	r3, [pc, #232]	@ (8001844 <MX_TIM8_Init+0x13c>)
 800175a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800175e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001760:	4b38      	ldr	r3, [pc, #224]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001766:	4b37      	ldr	r3, [pc, #220]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001768:	2200      	movs	r2, #0
 800176a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176c:	4b35      	ldr	r3, [pc, #212]	@ (8001844 <MX_TIM8_Init+0x13c>)
 800176e:	2200      	movs	r2, #0
 8001770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001772:	4834      	ldr	r0, [pc, #208]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001774:	f002 f89a 	bl	80038ac <HAL_TIM_Base_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800177e:	f7ff fe15 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001786:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001788:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800178c:	4619      	mov	r1, r3
 800178e:	482d      	ldr	r0, [pc, #180]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001790:	f002 fcc8 	bl	8004124 <HAL_TIM_ConfigClockSource>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800179a:	f7ff fe07 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800179e:	4829      	ldr	r0, [pc, #164]	@ (8001844 <MX_TIM8_Init+0x13c>)
 80017a0:	f002 f98c 	bl	8003abc <HAL_TIM_PWM_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80017aa:	f7ff fdff 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ae:	2300      	movs	r3, #0
 80017b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80017b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017ba:	4619      	mov	r1, r3
 80017bc:	4821      	ldr	r0, [pc, #132]	@ (8001844 <MX_TIM8_Init+0x13c>)
 80017be:	f003 f889 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80017c8:	f7ff fdf0 	bl	80013ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017cc:	2360      	movs	r3, #96	@ 0x60
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 499;
 80017d0:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80017d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017da:	2300      	movs	r3, #0
 80017dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017de:	2300      	movs	r3, #0
 80017e0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017e2:	2300      	movs	r3, #0
 80017e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017e6:	2300      	movs	r3, #0
 80017e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ee:	2200      	movs	r2, #0
 80017f0:	4619      	mov	r1, r3
 80017f2:	4814      	ldr	r0, [pc, #80]	@ (8001844 <MX_TIM8_Init+0x13c>)
 80017f4:	f002 fbd4 	bl	8003fa0 <HAL_TIM_PWM_ConfigChannel>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80017fe:	f7ff fdd5 	bl	80013ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001802:	2300      	movs	r3, #0
 8001804:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001806:	2300      	movs	r3, #0
 8001808:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001816:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800181a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	4619      	mov	r1, r3
 8001824:	4807      	ldr	r0, [pc, #28]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001826:	f003 f8c1 	bl	80049ac <HAL_TIMEx_ConfigBreakDeadTime>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 8001830:	f7ff fdbc 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001834:	4803      	ldr	r0, [pc, #12]	@ (8001844 <MX_TIM8_Init+0x13c>)
 8001836:	f000 f84f 	bl	80018d8 <HAL_TIM_MspPostInit>

}
 800183a:	bf00      	nop
 800183c:	3758      	adds	r7, #88	@ 0x58
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200001c8 	.word	0x200001c8
 8001848:	40013400 	.word	0x40013400

0800184c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800184c:	b480      	push	{r7}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a1b      	ldr	r2, [pc, #108]	@ (80018c8 <HAL_TIM_Base_MspInit+0x7c>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d10c      	bne.n	8001878 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800185e:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	4a1a      	ldr	r2, [pc, #104]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	61d3      	str	r3, [r2, #28]
 800186a:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001876:	e022      	b.n	80018be <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM6)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a14      	ldr	r2, [pc, #80]	@ (80018d0 <HAL_TIM_Base_MspInit+0x84>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d10c      	bne.n	800189c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001882:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	4a11      	ldr	r2, [pc, #68]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 8001888:	f043 0310 	orr.w	r3, r3, #16
 800188c:	61d3      	str	r3, [r2, #28]
 800188e:	4b0f      	ldr	r3, [pc, #60]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	f003 0310 	and.w	r3, r3, #16
 8001896:	613b      	str	r3, [r7, #16]
 8001898:	693b      	ldr	r3, [r7, #16]
}
 800189a:	e010      	b.n	80018be <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM8)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a0c      	ldr	r2, [pc, #48]	@ (80018d4 <HAL_TIM_Base_MspInit+0x88>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d10b      	bne.n	80018be <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80018a6:	4b09      	ldr	r3, [pc, #36]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	4a08      	ldr	r2, [pc, #32]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 80018ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018b0:	6193      	str	r3, [r2, #24]
 80018b2:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <HAL_TIM_Base_MspInit+0x80>)
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
}
 80018be:	bf00      	nop
 80018c0:	371c      	adds	r7, #28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	40000400 	.word	0x40000400
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40001000 	.word	0x40001000
 80018d4:	40013400 	.word	0x40013400

080018d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	@ 0x28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a27      	ldr	r2, [pc, #156]	@ (8001990 <HAL_TIM_MspPostInit+0xb8>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d12a      	bne.n	800194e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f8:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <HAL_TIM_MspPostInit+0xbc>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	4a25      	ldr	r2, [pc, #148]	@ (8001994 <HAL_TIM_MspPostInit+0xbc>)
 80018fe:	f043 0310 	orr.w	r3, r3, #16
 8001902:	6193      	str	r3, [r2, #24]
 8001904:	4b23      	ldr	r3, [pc, #140]	@ (8001994 <HAL_TIM_MspPostInit+0xbc>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f003 0310 	and.w	r3, r3, #16
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001910:	2380      	movs	r3, #128	@ 0x80
 8001912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001914:	2302      	movs	r3, #2
 8001916:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2302      	movs	r3, #2
 800191a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	481d      	ldr	r0, [pc, #116]	@ (8001998 <HAL_TIM_MspPostInit+0xc0>)
 8001924:	f001 f8ae 	bl	8002a84 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8001928:	4b1c      	ldr	r3, [pc, #112]	@ (800199c <HAL_TIM_MspPostInit+0xc4>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
 800192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001930:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800193c:	627b      	str	r3, [r7, #36]	@ 0x24
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
 8001946:	4a15      	ldr	r2, [pc, #84]	@ (800199c <HAL_TIM_MspPostInit+0xc4>)
 8001948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800194c:	e01c      	b.n	8001988 <HAL_TIM_MspPostInit+0xb0>
  else if(timHandle->Instance==TIM8)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a13      	ldr	r2, [pc, #76]	@ (80019a0 <HAL_TIM_MspPostInit+0xc8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d117      	bne.n	8001988 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001958:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <HAL_TIM_MspPostInit+0xbc>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	4a0d      	ldr	r2, [pc, #52]	@ (8001994 <HAL_TIM_MspPostInit+0xbc>)
 800195e:	f043 0310 	orr.w	r3, r3, #16
 8001962:	6193      	str	r3, [r2, #24]
 8001964:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <HAL_TIM_MspPostInit+0xbc>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0310 	and.w	r3, r3, #16
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001970:	2340      	movs	r3, #64	@ 0x40
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001974:	2302      	movs	r3, #2
 8001976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	4805      	ldr	r0, [pc, #20]	@ (8001998 <HAL_TIM_MspPostInit+0xc0>)
 8001984:	f001 f87e 	bl	8002a84 <HAL_GPIO_Init>
}
 8001988:	bf00      	nop
 800198a:	3728      	adds	r7, #40	@ 0x28
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40000400 	.word	0x40000400
 8001994:	40021000 	.word	0x40021000
 8001998:	40011000 	.word	0x40011000
 800199c:	40010000 	.word	0x40010000
 80019a0:	40013400 	.word	0x40013400

080019a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019a4:	f7ff fdfc 	bl	80015a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019a8:	480b      	ldr	r0, [pc, #44]	@ (80019d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019aa:	490c      	ldr	r1, [pc, #48]	@ (80019dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019ac:	4a0c      	ldr	r2, [pc, #48]	@ (80019e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b0:	e002      	b.n	80019b8 <LoopCopyDataInit>

080019b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019b6:	3304      	adds	r3, #4

080019b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019bc:	d3f9      	bcc.n	80019b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019be:	4a09      	ldr	r2, [pc, #36]	@ (80019e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019c0:	4c09      	ldr	r4, [pc, #36]	@ (80019e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c4:	e001      	b.n	80019ca <LoopFillZerobss>

080019c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c8:	3204      	adds	r2, #4

080019ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019cc:	d3fb      	bcc.n	80019c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ce:	f006 fd23 	bl	8008418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019d2:	f7ff fbe9 	bl	80011a8 <main>
  bx lr
 80019d6:	4770      	bx	lr
  ldr r0, =_sdata
 80019d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019dc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80019e0:	08008628 	.word	0x08008628
  ldr r2, =_sbss
 80019e4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80019e8:	20005d84 	.word	0x20005d84

080019ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019ec:	e7fe      	b.n	80019ec <ADC1_2_IRQHandler>
	...

080019f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f4:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <HAL_Init+0x28>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a07      	ldr	r2, [pc, #28]	@ (8001a18 <HAL_Init+0x28>)
 80019fa:	f043 0310 	orr.w	r3, r3, #16
 80019fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a00:	2003      	movs	r0, #3
 8001a02:	f000 fcc5 	bl	8002390 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a06:	200f      	movs	r0, #15
 8001a08:	f7ff fd0e 	bl	8001428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a0c:	f7ff fcd4 	bl	80013b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40022000 	.word	0x40022000

08001a1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a20:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <HAL_IncTick+0x1c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b05      	ldr	r3, [pc, #20]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4a03      	ldr	r2, [pc, #12]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	20000008 	.word	0x20000008
 8001a3c:	20000210 	.word	0x20000210

08001a40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return uwTick;
 8001a44:	4b02      	ldr	r3, [pc, #8]	@ (8001a50 <HAL_GetTick+0x10>)
 8001a46:	681b      	ldr	r3, [r3, #0]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr
 8001a50:	20000210 	.word	0x20000210

08001a54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e0ce      	b.n	8001c14 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d109      	bne.n	8001a98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7fe fe9a 	bl	80007cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 fb11 	bl	80020c0 <ADC_ConversionStop_Disable>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa6:	f003 0310 	and.w	r3, r3, #16
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f040 80a9 	bne.w	8001c02 <HAL_ADC_Init+0x1ae>
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f040 80a5 	bne.w	8001c02 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ac0:	f023 0302 	bic.w	r3, r3, #2
 8001ac4:	f043 0202 	orr.w	r2, r3, #2
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4951      	ldr	r1, [pc, #324]	@ (8001c1c <HAL_ADC_Init+0x1c8>)
 8001ad6:	428b      	cmp	r3, r1
 8001ad8:	d10a      	bne.n	8001af0 <HAL_ADC_Init+0x9c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001ae2:	d002      	beq.n	8001aea <HAL_ADC_Init+0x96>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	69db      	ldr	r3, [r3, #28]
 8001ae8:	e004      	b.n	8001af4 <HAL_ADC_Init+0xa0>
 8001aea:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001aee:	e001      	b.n	8001af4 <HAL_ADC_Init+0xa0>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001af4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	7b1b      	ldrb	r3, [r3, #12]
 8001afa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001afc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b0c:	d003      	beq.n	8001b16 <HAL_ADC_Init+0xc2>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d102      	bne.n	8001b1c <HAL_ADC_Init+0xc8>
 8001b16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b1a:	e000      	b.n	8001b1e <HAL_ADC_Init+0xca>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7d1b      	ldrb	r3, [r3, #20]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d119      	bne.n	8001b60 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	7b1b      	ldrb	r3, [r3, #12]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d109      	bne.n	8001b48 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	035a      	lsls	r2, r3, #13
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	e00b      	b.n	8001b60 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4c:	f043 0220 	orr.w	r2, r3, #32
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b58:	f043 0201 	orr.w	r2, r3, #1
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	430a      	orrs	r2, r1
 8001b72:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	689a      	ldr	r2, [r3, #8]
 8001b7a:	4b29      	ldr	r3, [pc, #164]	@ (8001c20 <HAL_ADC_Init+0x1cc>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6812      	ldr	r2, [r2, #0]
 8001b82:	68b9      	ldr	r1, [r7, #8]
 8001b84:	430b      	orrs	r3, r1
 8001b86:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b90:	d003      	beq.n	8001b9a <HAL_ADC_Init+0x146>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d104      	bne.n	8001ba4 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	051b      	lsls	r3, r3, #20
 8001ba2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001baa:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	4b19      	ldr	r3, [pc, #100]	@ (8001c24 <HAL_ADC_Init+0x1d0>)
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d10b      	bne.n	8001be0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	f023 0303 	bic.w	r3, r3, #3
 8001bd6:	f043 0201 	orr.w	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bde:	e018      	b.n	8001c12 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be4:	f023 0312 	bic.w	r3, r3, #18
 8001be8:	f043 0210 	orr.w	r2, r3, #16
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf4:	f043 0201 	orr.w	r2, r3, #1
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c00:	e007      	b.n	8001c12 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c06:	f043 0210 	orr.w	r2, r3, #16
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40013c00 	.word	0x40013c00
 8001c20:	ffe1f7fd 	.word	0xffe1f7fd
 8001c24:	ff1f0efe 	.word	0xff1f0efe

08001c28 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a64      	ldr	r2, [pc, #400]	@ (8001dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d004      	beq.n	8001c4c <HAL_ADC_Start_DMA+0x24>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a63      	ldr	r2, [pc, #396]	@ (8001dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d106      	bne.n	8001c5a <HAL_ADC_Start_DMA+0x32>
 8001c4c:	4b60      	ldr	r3, [pc, #384]	@ (8001dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f040 80b3 	bne.w	8001dc0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d101      	bne.n	8001c68 <HAL_ADC_Start_DMA+0x40>
 8001c64:	2302      	movs	r3, #2
 8001c66:	e0ae      	b.n	8001dc6 <HAL_ADC_Start_DMA+0x19e>
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f000 f9cb 	bl	800200c <ADC_Enable>
 8001c76:	4603      	mov	r3, r0
 8001c78:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c7a:	7dfb      	ldrb	r3, [r7, #23]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f040 809a 	bne.w	8001db6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c8a:	f023 0301 	bic.w	r3, r3, #1
 8001c8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a4e      	ldr	r2, [pc, #312]	@ (8001dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d105      	bne.n	8001cac <HAL_ADC_Start_DMA+0x84>
 8001ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d115      	bne.n	8001cd8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d026      	beq.n	8001d14 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cd6:	e01d      	b.n	8001d14 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cdc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a39      	ldr	r2, [pc, #228]	@ (8001dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d004      	beq.n	8001cf8 <HAL_ADC_Start_DMA+0xd0>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a38      	ldr	r2, [pc, #224]	@ (8001dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d10d      	bne.n	8001d14 <HAL_ADC_Start_DMA+0xec>
 8001cf8:	4b35      	ldr	r3, [pc, #212]	@ (8001dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d007      	beq.n	8001d14 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d08:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d0c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d006      	beq.n	8001d2e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d24:	f023 0206 	bic.w	r2, r3, #6
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d2c:	e002      	b.n	8001d34 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2200      	movs	r2, #0
 8001d32:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4a25      	ldr	r2, [pc, #148]	@ (8001dd8 <HAL_ADC_Start_DMA+0x1b0>)
 8001d42:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	4a24      	ldr	r2, [pc, #144]	@ (8001ddc <HAL_ADC_Start_DMA+0x1b4>)
 8001d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	4a23      	ldr	r2, [pc, #140]	@ (8001de0 <HAL_ADC_Start_DMA+0x1b8>)
 8001d52:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f06f 0202 	mvn.w	r2, #2
 8001d5c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d6c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6a18      	ldr	r0, [r3, #32]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	334c      	adds	r3, #76	@ 0x4c
 8001d78:	4619      	mov	r1, r3
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f000 fbb7 	bl	80024f0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d8c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d90:	d108      	bne.n	8001da4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001da0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001da2:	e00f      	b.n	8001dc4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001db2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001db4:	e006      	b.n	8001dc4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001dbe:	e001      	b.n	8001dc4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40012400 	.word	0x40012400
 8001dd4:	40012800 	.word	0x40012800
 8001dd8:	08002143 	.word	0x08002143
 8001ddc:	080021bf 	.word	0x080021bf
 8001de0:	080021db 	.word	0x080021db

08001de4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr

08001df6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001df6:	b480      	push	{r7}
 8001df8:	b083      	sub	sp, #12
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
	...

08001e1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x20>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e0dc      	b.n	8001ff6 <HAL_ADC_ConfigChannel+0x1da>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b06      	cmp	r3, #6
 8001e4a:	d81c      	bhi.n	8001e86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	4613      	mov	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3b05      	subs	r3, #5
 8001e5e:	221f      	movs	r2, #31
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	4019      	ands	r1, r3
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	4613      	mov	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	3b05      	subs	r3, #5
 8001e78:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e84:	e03c      	b.n	8001f00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b0c      	cmp	r3, #12
 8001e8c:	d81c      	bhi.n	8001ec8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685a      	ldr	r2, [r3, #4]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	4413      	add	r3, r2
 8001e9e:	3b23      	subs	r3, #35	@ 0x23
 8001ea0:	221f      	movs	r2, #31
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	4019      	ands	r1, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	6818      	ldr	r0, [r3, #0]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	3b23      	subs	r3, #35	@ 0x23
 8001eba:	fa00 f203 	lsl.w	r2, r0, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ec6:	e01b      	b.n	8001f00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3b41      	subs	r3, #65	@ 0x41
 8001eda:	221f      	movs	r2, #31
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	4019      	ands	r1, r3
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	4613      	mov	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	3b41      	subs	r3, #65	@ 0x41
 8001ef4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b09      	cmp	r3, #9
 8001f06:	d91c      	bls.n	8001f42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68d9      	ldr	r1, [r3, #12]
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	3b1e      	subs	r3, #30
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	4019      	ands	r1, r3
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	6898      	ldr	r0, [r3, #8]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	3b1e      	subs	r3, #30
 8001f34:	fa00 f203 	lsl.w	r2, r0, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]
 8001f40:	e019      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6919      	ldr	r1, [r3, #16]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	2207      	movs	r2, #7
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	4019      	ands	r1, r3
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	6898      	ldr	r0, [r3, #8]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4613      	mov	r3, r2
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	4413      	add	r3, r2
 8001f6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b10      	cmp	r3, #16
 8001f7c:	d003      	beq.n	8001f86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f82:	2b11      	cmp	r3, #17
 8001f84:	d132      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a1d      	ldr	r2, [pc, #116]	@ (8002000 <HAL_ADC_ConfigChannel+0x1e4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d125      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d126      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001fac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b10      	cmp	r3, #16
 8001fb4:	d11a      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fb6:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <HAL_ADC_ConfigChannel+0x1e8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a13      	ldr	r2, [pc, #76]	@ (8002008 <HAL_ADC_ConfigChannel+0x1ec>)
 8001fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc0:	0c9a      	lsrs	r2, r3, #18
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f9      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x1b2>
 8001fda:	e007      	b.n	8001fec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe0:	f043 0220 	orr.w	r2, r3, #32
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bc80      	pop	{r7}
 8001ffe:	4770      	bx	lr
 8002000:	40012400 	.word	0x40012400
 8002004:	20000000 	.word	0x20000000
 8002008:	431bde83 	.word	0x431bde83

0800200c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	2b01      	cmp	r3, #1
 8002028:	d040      	beq.n	80020ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0201 	orr.w	r2, r2, #1
 8002038:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800203a:	4b1f      	ldr	r3, [pc, #124]	@ (80020b8 <ADC_Enable+0xac>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a1f      	ldr	r2, [pc, #124]	@ (80020bc <ADC_Enable+0xb0>)
 8002040:	fba2 2303 	umull	r2, r3, r2, r3
 8002044:	0c9b      	lsrs	r3, r3, #18
 8002046:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002048:	e002      	b.n	8002050 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	3b01      	subs	r3, #1
 800204e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f9      	bne.n	800204a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002056:	f7ff fcf3 	bl	8001a40 <HAL_GetTick>
 800205a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800205c:	e01f      	b.n	800209e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800205e:	f7ff fcef 	bl	8001a40 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d918      	bls.n	800209e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b01      	cmp	r3, #1
 8002078:	d011      	beq.n	800209e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207e:	f043 0210 	orr.w	r2, r3, #16
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208a:	f043 0201 	orr.w	r2, r3, #1
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e007      	b.n	80020ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d1d8      	bne.n	800205e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000000 	.word	0x20000000
 80020bc:	431bde83 	.word	0x431bde83

080020c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d12e      	bne.n	8002138 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0201 	bic.w	r2, r2, #1
 80020e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020ea:	f7ff fca9 	bl	8001a40 <HAL_GetTick>
 80020ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80020f0:	e01b      	b.n	800212a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80020f2:	f7ff fca5 	bl	8001a40 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d914      	bls.n	800212a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b01      	cmp	r3, #1
 800210c:	d10d      	bne.n	800212a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002112:	f043 0210 	orr.w	r2, r3, #16
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211e:	f043 0201 	orr.w	r2, r3, #1
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e007      	b.n	800213a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b01      	cmp	r3, #1
 8002136:	d0dc      	beq.n	80020f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002154:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002158:	2b00      	cmp	r3, #0
 800215a:	d127      	bne.n	80021ac <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002160:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002172:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002176:	d115      	bne.n	80021a4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800217c:	2b00      	cmp	r3, #0
 800217e:	d111      	bne.n	80021a4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002184:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d105      	bne.n	80021a4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f7ff fe1d 	bl	8001de4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80021aa:	e004      	b.n	80021b6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	4798      	blx	r3
}
 80021b6:	bf00      	nop
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b084      	sub	sp, #16
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ca:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f7ff fe12 	bl	8001df6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b084      	sub	sp, #16
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f8:	f043 0204 	orr.w	r2, r3, #4
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	f7ff fe01 	bl	8001e08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
	...

08002210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800222c:	4013      	ands	r3, r2
 800222e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800223c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002242:	4a04      	ldr	r2, [pc, #16]	@ (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	60d3      	str	r3, [r2, #12]
}
 8002248:	bf00      	nop
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800225c:	4b04      	ldr	r3, [pc, #16]	@ (8002270 <__NVIC_GetPriorityGrouping+0x18>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	0a1b      	lsrs	r3, r3, #8
 8002262:	f003 0307 	and.w	r3, r3, #7
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	db0b      	blt.n	800229e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 021f 	and.w	r2, r3, #31
 800228c:	4906      	ldr	r1, [pc, #24]	@ (80022a8 <__NVIC_EnableIRQ+0x34>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	2001      	movs	r0, #1
 8002296:	fa00 f202 	lsl.w	r2, r0, r2
 800229a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	e000e100 	.word	0xe000e100

080022ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	6039      	str	r1, [r7, #0]
 80022b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	db0a      	blt.n	80022d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	490c      	ldr	r1, [pc, #48]	@ (80022f8 <__NVIC_SetPriority+0x4c>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	440b      	add	r3, r1
 80022d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d4:	e00a      	b.n	80022ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4908      	ldr	r1, [pc, #32]	@ (80022fc <__NVIC_SetPriority+0x50>)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	3b04      	subs	r3, #4
 80022e4:	0112      	lsls	r2, r2, #4
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	440b      	add	r3, r1
 80022ea:	761a      	strb	r2, [r3, #24]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	e000e100 	.word	0xe000e100
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002300:	b480      	push	{r7}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f1c3 0307 	rsb	r3, r3, #7
 800231a:	2b04      	cmp	r3, #4
 800231c:	bf28      	it	cs
 800231e:	2304      	movcs	r3, #4
 8002320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3304      	adds	r3, #4
 8002326:	2b06      	cmp	r3, #6
 8002328:	d902      	bls.n	8002330 <NVIC_EncodePriority+0x30>
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3b03      	subs	r3, #3
 800232e:	e000      	b.n	8002332 <NVIC_EncodePriority+0x32>
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43da      	mvns	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	401a      	ands	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002348:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	fa01 f303 	lsl.w	r3, r1, r3
 8002352:	43d9      	mvns	r1, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	4313      	orrs	r3, r2
         );
}
 800235a:	4618      	mov	r0, r3
 800235c:	3724      	adds	r7, #36	@ 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr

08002364 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002368:	f3bf 8f4f 	dsb	sy
}
 800236c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800236e:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <__NVIC_SystemReset+0x24>)
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002376:	4904      	ldr	r1, [pc, #16]	@ (8002388 <__NVIC_SystemReset+0x24>)
 8002378:	4b04      	ldr	r3, [pc, #16]	@ (800238c <__NVIC_SystemReset+0x28>)
 800237a:	4313      	orrs	r3, r2
 800237c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800237e:	f3bf 8f4f 	dsb	sy
}
 8002382:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <__NVIC_SystemReset+0x20>
 8002388:	e000ed00 	.word	0xe000ed00
 800238c:	05fa0004 	.word	0x05fa0004

08002390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff ff39 	bl	8002210 <__NVIC_SetPriorityGrouping>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b086      	sub	sp, #24
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	4603      	mov	r3, r0
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
 80023b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023b8:	f7ff ff4e 	bl	8002258 <__NVIC_GetPriorityGrouping>
 80023bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	68b9      	ldr	r1, [r7, #8]
 80023c2:	6978      	ldr	r0, [r7, #20]
 80023c4:	f7ff ff9c 	bl	8002300 <NVIC_EncodePriority>
 80023c8:	4602      	mov	r2, r0
 80023ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ce:	4611      	mov	r1, r2
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ff6b 	bl	80022ac <__NVIC_SetPriority>
}
 80023d6:	bf00      	nop
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b082      	sub	sp, #8
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	4603      	mov	r3, r0
 80023e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff41 	bl	8002274 <__NVIC_EnableIRQ>
}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80023fe:	f7ff ffb1 	bl	8002364 <__NVIC_SystemReset>
	...

08002404 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e059      	b.n	80024ce <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	461a      	mov	r2, r3
 8002420:	4b2d      	ldr	r3, [pc, #180]	@ (80024d8 <HAL_DMA_Init+0xd4>)
 8002422:	429a      	cmp	r2, r3
 8002424:	d80f      	bhi.n	8002446 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	4b2b      	ldr	r3, [pc, #172]	@ (80024dc <HAL_DMA_Init+0xd8>)
 800242e:	4413      	add	r3, r2
 8002430:	4a2b      	ldr	r2, [pc, #172]	@ (80024e0 <HAL_DMA_Init+0xdc>)
 8002432:	fba2 2303 	umull	r2, r3, r2, r3
 8002436:	091b      	lsrs	r3, r3, #4
 8002438:	009a      	lsls	r2, r3, #2
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a28      	ldr	r2, [pc, #160]	@ (80024e4 <HAL_DMA_Init+0xe0>)
 8002442:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002444:	e00e      	b.n	8002464 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	4b26      	ldr	r3, [pc, #152]	@ (80024e8 <HAL_DMA_Init+0xe4>)
 800244e:	4413      	add	r3, r2
 8002450:	4a23      	ldr	r2, [pc, #140]	@ (80024e0 <HAL_DMA_Init+0xdc>)
 8002452:	fba2 2303 	umull	r2, r3, r2, r3
 8002456:	091b      	lsrs	r3, r3, #4
 8002458:	009a      	lsls	r2, r3, #2
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a22      	ldr	r2, [pc, #136]	@ (80024ec <HAL_DMA_Init+0xe8>)
 8002462:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2202      	movs	r2, #2
 8002468:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800247a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800247e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002488:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002494:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	40020407 	.word	0x40020407
 80024dc:	bffdfff8 	.word	0xbffdfff8
 80024e0:	cccccccd 	.word	0xcccccccd
 80024e4:	40020000 	.word	0x40020000
 80024e8:	bffdfbf8 	.word	0xbffdfbf8
 80024ec:	40020400 	.word	0x40020400

080024f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <HAL_DMA_Start_IT+0x20>
 800250c:	2302      	movs	r3, #2
 800250e:	e04b      	b.n	80025a8 <HAL_DMA_Start_IT+0xb8>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b01      	cmp	r3, #1
 8002522:	d13a      	bne.n	800259a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2202      	movs	r2, #2
 8002528:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	68b9      	ldr	r1, [r7, #8]
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 fa6d 	bl	8002a28 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002552:	2b00      	cmp	r3, #0
 8002554:	d008      	beq.n	8002568 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f042 020e 	orr.w	r2, r2, #14
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	e00f      	b.n	8002588 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0204 	bic.w	r2, r2, #4
 8002576:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 020a 	orr.w	r2, r2, #10
 8002586:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	e005      	b.n	80025a6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80025a2:	2302      	movs	r3, #2
 80025a4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80025a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	2204      	movs	r2, #4
 80025ce:	409a      	lsls	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 80f1 	beq.w	80027bc <HAL_DMA_IRQHandler+0x20c>
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 80eb 	beq.w	80027bc <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0320 	and.w	r3, r3, #32
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d107      	bne.n	8002604 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0204 	bic.w	r2, r2, #4
 8002602:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	4b5f      	ldr	r3, [pc, #380]	@ (8002788 <HAL_DMA_IRQHandler+0x1d8>)
 800260c:	429a      	cmp	r2, r3
 800260e:	d958      	bls.n	80026c2 <HAL_DMA_IRQHandler+0x112>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a5d      	ldr	r2, [pc, #372]	@ (800278c <HAL_DMA_IRQHandler+0x1dc>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d04f      	beq.n	80026ba <HAL_DMA_IRQHandler+0x10a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a5c      	ldr	r2, [pc, #368]	@ (8002790 <HAL_DMA_IRQHandler+0x1e0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d048      	beq.n	80026b6 <HAL_DMA_IRQHandler+0x106>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a5a      	ldr	r2, [pc, #360]	@ (8002794 <HAL_DMA_IRQHandler+0x1e4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d040      	beq.n	80026b0 <HAL_DMA_IRQHandler+0x100>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a59      	ldr	r2, [pc, #356]	@ (8002798 <HAL_DMA_IRQHandler+0x1e8>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d038      	beq.n	80026aa <HAL_DMA_IRQHandler+0xfa>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a57      	ldr	r2, [pc, #348]	@ (800279c <HAL_DMA_IRQHandler+0x1ec>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d030      	beq.n	80026a4 <HAL_DMA_IRQHandler+0xf4>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a56      	ldr	r2, [pc, #344]	@ (80027a0 <HAL_DMA_IRQHandler+0x1f0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d028      	beq.n	800269e <HAL_DMA_IRQHandler+0xee>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a4d      	ldr	r2, [pc, #308]	@ (8002788 <HAL_DMA_IRQHandler+0x1d8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d020      	beq.n	8002698 <HAL_DMA_IRQHandler+0xe8>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a52      	ldr	r2, [pc, #328]	@ (80027a4 <HAL_DMA_IRQHandler+0x1f4>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d019      	beq.n	8002694 <HAL_DMA_IRQHandler+0xe4>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a50      	ldr	r2, [pc, #320]	@ (80027a8 <HAL_DMA_IRQHandler+0x1f8>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d012      	beq.n	8002690 <HAL_DMA_IRQHandler+0xe0>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a4f      	ldr	r2, [pc, #316]	@ (80027ac <HAL_DMA_IRQHandler+0x1fc>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d00a      	beq.n	800268a <HAL_DMA_IRQHandler+0xda>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a4d      	ldr	r2, [pc, #308]	@ (80027b0 <HAL_DMA_IRQHandler+0x200>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d102      	bne.n	8002684 <HAL_DMA_IRQHandler+0xd4>
 800267e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002682:	e01b      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 8002684:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002688:	e018      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 800268a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800268e:	e015      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 8002690:	2340      	movs	r3, #64	@ 0x40
 8002692:	e013      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 8002694:	2304      	movs	r3, #4
 8002696:	e011      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 8002698:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800269c:	e00e      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 800269e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80026a2:	e00b      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 80026a4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80026a8:	e008      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 80026aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80026ae:	e005      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 80026b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026b4:	e002      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 80026b6:	2340      	movs	r3, #64	@ 0x40
 80026b8:	e000      	b.n	80026bc <HAL_DMA_IRQHandler+0x10c>
 80026ba:	2304      	movs	r3, #4
 80026bc:	4a3d      	ldr	r2, [pc, #244]	@ (80027b4 <HAL_DMA_IRQHandler+0x204>)
 80026be:	6053      	str	r3, [r2, #4]
 80026c0:	e057      	b.n	8002772 <HAL_DMA_IRQHandler+0x1c2>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a31      	ldr	r2, [pc, #196]	@ (800278c <HAL_DMA_IRQHandler+0x1dc>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d04f      	beq.n	800276c <HAL_DMA_IRQHandler+0x1bc>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002790 <HAL_DMA_IRQHandler+0x1e0>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d048      	beq.n	8002768 <HAL_DMA_IRQHandler+0x1b8>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a2e      	ldr	r2, [pc, #184]	@ (8002794 <HAL_DMA_IRQHandler+0x1e4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d040      	beq.n	8002762 <HAL_DMA_IRQHandler+0x1b2>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002798 <HAL_DMA_IRQHandler+0x1e8>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d038      	beq.n	800275c <HAL_DMA_IRQHandler+0x1ac>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a2b      	ldr	r2, [pc, #172]	@ (800279c <HAL_DMA_IRQHandler+0x1ec>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d030      	beq.n	8002756 <HAL_DMA_IRQHandler+0x1a6>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a29      	ldr	r2, [pc, #164]	@ (80027a0 <HAL_DMA_IRQHandler+0x1f0>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d028      	beq.n	8002750 <HAL_DMA_IRQHandler+0x1a0>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a21      	ldr	r2, [pc, #132]	@ (8002788 <HAL_DMA_IRQHandler+0x1d8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d020      	beq.n	800274a <HAL_DMA_IRQHandler+0x19a>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a25      	ldr	r2, [pc, #148]	@ (80027a4 <HAL_DMA_IRQHandler+0x1f4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d019      	beq.n	8002746 <HAL_DMA_IRQHandler+0x196>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a24      	ldr	r2, [pc, #144]	@ (80027a8 <HAL_DMA_IRQHandler+0x1f8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d012      	beq.n	8002742 <HAL_DMA_IRQHandler+0x192>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a22      	ldr	r2, [pc, #136]	@ (80027ac <HAL_DMA_IRQHandler+0x1fc>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d00a      	beq.n	800273c <HAL_DMA_IRQHandler+0x18c>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a21      	ldr	r2, [pc, #132]	@ (80027b0 <HAL_DMA_IRQHandler+0x200>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d102      	bne.n	8002736 <HAL_DMA_IRQHandler+0x186>
 8002730:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002734:	e01b      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002736:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800273a:	e018      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 800273c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002740:	e015      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002742:	2340      	movs	r3, #64	@ 0x40
 8002744:	e013      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002746:	2304      	movs	r3, #4
 8002748:	e011      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 800274a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800274e:	e00e      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002750:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002754:	e00b      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002756:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800275a:	e008      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 800275c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002760:	e005      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002766:	e002      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 8002768:	2340      	movs	r3, #64	@ 0x40
 800276a:	e000      	b.n	800276e <HAL_DMA_IRQHandler+0x1be>
 800276c:	2304      	movs	r3, #4
 800276e:	4a12      	ldr	r2, [pc, #72]	@ (80027b8 <HAL_DMA_IRQHandler+0x208>)
 8002770:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8136 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002784:	e130      	b.n	80029e8 <HAL_DMA_IRQHandler+0x438>
 8002786:	bf00      	nop
 8002788:	40020080 	.word	0x40020080
 800278c:	40020008 	.word	0x40020008
 8002790:	4002001c 	.word	0x4002001c
 8002794:	40020030 	.word	0x40020030
 8002798:	40020044 	.word	0x40020044
 800279c:	40020058 	.word	0x40020058
 80027a0:	4002006c 	.word	0x4002006c
 80027a4:	40020408 	.word	0x40020408
 80027a8:	4002041c 	.word	0x4002041c
 80027ac:	40020430 	.word	0x40020430
 80027b0:	40020444 	.word	0x40020444
 80027b4:	40020400 	.word	0x40020400
 80027b8:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	2202      	movs	r2, #2
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 80dd 	beq.w	8002988 <HAL_DMA_IRQHandler+0x3d8>
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80d7 	beq.w	8002988 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0320 	and.w	r3, r3, #32
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10b      	bne.n	8002800 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 020a 	bic.w	r2, r2, #10
 80027f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	461a      	mov	r2, r3
 8002806:	4b7b      	ldr	r3, [pc, #492]	@ (80029f4 <HAL_DMA_IRQHandler+0x444>)
 8002808:	429a      	cmp	r2, r3
 800280a:	d958      	bls.n	80028be <HAL_DMA_IRQHandler+0x30e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a79      	ldr	r2, [pc, #484]	@ (80029f8 <HAL_DMA_IRQHandler+0x448>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d04f      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x306>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a78      	ldr	r2, [pc, #480]	@ (80029fc <HAL_DMA_IRQHandler+0x44c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d048      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x302>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a76      	ldr	r2, [pc, #472]	@ (8002a00 <HAL_DMA_IRQHandler+0x450>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d040      	beq.n	80028ac <HAL_DMA_IRQHandler+0x2fc>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a75      	ldr	r2, [pc, #468]	@ (8002a04 <HAL_DMA_IRQHandler+0x454>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d038      	beq.n	80028a6 <HAL_DMA_IRQHandler+0x2f6>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a73      	ldr	r2, [pc, #460]	@ (8002a08 <HAL_DMA_IRQHandler+0x458>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d030      	beq.n	80028a0 <HAL_DMA_IRQHandler+0x2f0>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a72      	ldr	r2, [pc, #456]	@ (8002a0c <HAL_DMA_IRQHandler+0x45c>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d028      	beq.n	800289a <HAL_DMA_IRQHandler+0x2ea>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a69      	ldr	r2, [pc, #420]	@ (80029f4 <HAL_DMA_IRQHandler+0x444>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d020      	beq.n	8002894 <HAL_DMA_IRQHandler+0x2e4>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6e      	ldr	r2, [pc, #440]	@ (8002a10 <HAL_DMA_IRQHandler+0x460>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d019      	beq.n	8002890 <HAL_DMA_IRQHandler+0x2e0>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a6c      	ldr	r2, [pc, #432]	@ (8002a14 <HAL_DMA_IRQHandler+0x464>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d012      	beq.n	800288c <HAL_DMA_IRQHandler+0x2dc>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a6b      	ldr	r2, [pc, #428]	@ (8002a18 <HAL_DMA_IRQHandler+0x468>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d00a      	beq.n	8002886 <HAL_DMA_IRQHandler+0x2d6>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a69      	ldr	r2, [pc, #420]	@ (8002a1c <HAL_DMA_IRQHandler+0x46c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d102      	bne.n	8002880 <HAL_DMA_IRQHandler+0x2d0>
 800287a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800287e:	e01b      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 8002880:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002884:	e018      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 8002886:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800288a:	e015      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 800288c:	2320      	movs	r3, #32
 800288e:	e013      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 8002890:	2302      	movs	r3, #2
 8002892:	e011      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 8002894:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002898:	e00e      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 800289a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800289e:	e00b      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 80028a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028a4:	e008      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 80028a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028aa:	e005      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 80028ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028b0:	e002      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 80028b2:	2320      	movs	r3, #32
 80028b4:	e000      	b.n	80028b8 <HAL_DMA_IRQHandler+0x308>
 80028b6:	2302      	movs	r3, #2
 80028b8:	4a59      	ldr	r2, [pc, #356]	@ (8002a20 <HAL_DMA_IRQHandler+0x470>)
 80028ba:	6053      	str	r3, [r2, #4]
 80028bc:	e057      	b.n	800296e <HAL_DMA_IRQHandler+0x3be>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a4d      	ldr	r2, [pc, #308]	@ (80029f8 <HAL_DMA_IRQHandler+0x448>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d04f      	beq.n	8002968 <HAL_DMA_IRQHandler+0x3b8>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a4b      	ldr	r2, [pc, #300]	@ (80029fc <HAL_DMA_IRQHandler+0x44c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d048      	beq.n	8002964 <HAL_DMA_IRQHandler+0x3b4>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a4a      	ldr	r2, [pc, #296]	@ (8002a00 <HAL_DMA_IRQHandler+0x450>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d040      	beq.n	800295e <HAL_DMA_IRQHandler+0x3ae>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a48      	ldr	r2, [pc, #288]	@ (8002a04 <HAL_DMA_IRQHandler+0x454>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d038      	beq.n	8002958 <HAL_DMA_IRQHandler+0x3a8>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a47      	ldr	r2, [pc, #284]	@ (8002a08 <HAL_DMA_IRQHandler+0x458>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d030      	beq.n	8002952 <HAL_DMA_IRQHandler+0x3a2>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a45      	ldr	r2, [pc, #276]	@ (8002a0c <HAL_DMA_IRQHandler+0x45c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d028      	beq.n	800294c <HAL_DMA_IRQHandler+0x39c>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a3d      	ldr	r2, [pc, #244]	@ (80029f4 <HAL_DMA_IRQHandler+0x444>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d020      	beq.n	8002946 <HAL_DMA_IRQHandler+0x396>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a41      	ldr	r2, [pc, #260]	@ (8002a10 <HAL_DMA_IRQHandler+0x460>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d019      	beq.n	8002942 <HAL_DMA_IRQHandler+0x392>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a40      	ldr	r2, [pc, #256]	@ (8002a14 <HAL_DMA_IRQHandler+0x464>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d012      	beq.n	800293e <HAL_DMA_IRQHandler+0x38e>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a3e      	ldr	r2, [pc, #248]	@ (8002a18 <HAL_DMA_IRQHandler+0x468>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d00a      	beq.n	8002938 <HAL_DMA_IRQHandler+0x388>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a3d      	ldr	r2, [pc, #244]	@ (8002a1c <HAL_DMA_IRQHandler+0x46c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d102      	bne.n	8002932 <HAL_DMA_IRQHandler+0x382>
 800292c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002930:	e01b      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002932:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002936:	e018      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002938:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800293c:	e015      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 800293e:	2320      	movs	r3, #32
 8002940:	e013      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002942:	2302      	movs	r3, #2
 8002944:	e011      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002946:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800294a:	e00e      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 800294c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002950:	e00b      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002952:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002956:	e008      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002958:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800295c:	e005      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 800295e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002962:	e002      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002964:	2320      	movs	r3, #32
 8002966:	e000      	b.n	800296a <HAL_DMA_IRQHandler+0x3ba>
 8002968:	2302      	movs	r3, #2
 800296a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a24 <HAL_DMA_IRQHandler+0x474>)
 800296c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297a:	2b00      	cmp	r3, #0
 800297c:	d034      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002986:	e02f      	b.n	80029e8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298c:	2208      	movs	r2, #8
 800298e:	409a      	lsls	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d028      	beq.n	80029ea <HAL_DMA_IRQHandler+0x43a>
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d023      	beq.n	80029ea <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 020e 	bic.w	r2, r2, #14
 80029b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ba:	2101      	movs	r1, #1
 80029bc:	fa01 f202 	lsl.w	r2, r1, r2
 80029c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d004      	beq.n	80029ea <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	4798      	blx	r3
    }
  }
  return;
 80029e8:	bf00      	nop
 80029ea:	bf00      	nop
}
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	40020080 	.word	0x40020080
 80029f8:	40020008 	.word	0x40020008
 80029fc:	4002001c 	.word	0x4002001c
 8002a00:	40020030 	.word	0x40020030
 8002a04:	40020044 	.word	0x40020044
 8002a08:	40020058 	.word	0x40020058
 8002a0c:	4002006c 	.word	0x4002006c
 8002a10:	40020408 	.word	0x40020408
 8002a14:	4002041c 	.word	0x4002041c
 8002a18:	40020430 	.word	0x40020430
 8002a1c:	40020444 	.word	0x40020444
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020000 	.word	0x40020000

08002a28 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a3e:	2101      	movs	r1, #1
 8002a40:	fa01 f202 	lsl.w	r2, r1, r2
 8002a44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2b10      	cmp	r3, #16
 8002a54:	d108      	bne.n	8002a68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a66:	e007      	b.n	8002a78 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	60da      	str	r2, [r3, #12]
}
 8002a78:	bf00      	nop
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr
	...

08002a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b08b      	sub	sp, #44	@ 0x2c
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a92:	2300      	movs	r3, #0
 8002a94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a96:	e179      	b.n	8002d8c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a98:	2201      	movs	r2, #1
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	f040 8168 	bne.w	8002d86 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	4a96      	ldr	r2, [pc, #600]	@ (8002d14 <HAL_GPIO_Init+0x290>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d05e      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002ac0:	4a94      	ldr	r2, [pc, #592]	@ (8002d14 <HAL_GPIO_Init+0x290>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d875      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002ac6:	4a94      	ldr	r2, [pc, #592]	@ (8002d18 <HAL_GPIO_Init+0x294>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d058      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002acc:	4a92      	ldr	r2, [pc, #584]	@ (8002d18 <HAL_GPIO_Init+0x294>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d86f      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002ad2:	4a92      	ldr	r2, [pc, #584]	@ (8002d1c <HAL_GPIO_Init+0x298>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d052      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002ad8:	4a90      	ldr	r2, [pc, #576]	@ (8002d1c <HAL_GPIO_Init+0x298>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d869      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002ade:	4a90      	ldr	r2, [pc, #576]	@ (8002d20 <HAL_GPIO_Init+0x29c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d04c      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002ae4:	4a8e      	ldr	r2, [pc, #568]	@ (8002d20 <HAL_GPIO_Init+0x29c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d863      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002aea:	4a8e      	ldr	r2, [pc, #568]	@ (8002d24 <HAL_GPIO_Init+0x2a0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d046      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
 8002af0:	4a8c      	ldr	r2, [pc, #560]	@ (8002d24 <HAL_GPIO_Init+0x2a0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d85d      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002af6:	2b12      	cmp	r3, #18
 8002af8:	d82a      	bhi.n	8002b50 <HAL_GPIO_Init+0xcc>
 8002afa:	2b12      	cmp	r3, #18
 8002afc:	d859      	bhi.n	8002bb2 <HAL_GPIO_Init+0x12e>
 8002afe:	a201      	add	r2, pc, #4	@ (adr r2, 8002b04 <HAL_GPIO_Init+0x80>)
 8002b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b04:	08002b7f 	.word	0x08002b7f
 8002b08:	08002b59 	.word	0x08002b59
 8002b0c:	08002b6b 	.word	0x08002b6b
 8002b10:	08002bad 	.word	0x08002bad
 8002b14:	08002bb3 	.word	0x08002bb3
 8002b18:	08002bb3 	.word	0x08002bb3
 8002b1c:	08002bb3 	.word	0x08002bb3
 8002b20:	08002bb3 	.word	0x08002bb3
 8002b24:	08002bb3 	.word	0x08002bb3
 8002b28:	08002bb3 	.word	0x08002bb3
 8002b2c:	08002bb3 	.word	0x08002bb3
 8002b30:	08002bb3 	.word	0x08002bb3
 8002b34:	08002bb3 	.word	0x08002bb3
 8002b38:	08002bb3 	.word	0x08002bb3
 8002b3c:	08002bb3 	.word	0x08002bb3
 8002b40:	08002bb3 	.word	0x08002bb3
 8002b44:	08002bb3 	.word	0x08002bb3
 8002b48:	08002b61 	.word	0x08002b61
 8002b4c:	08002b75 	.word	0x08002b75
 8002b50:	4a75      	ldr	r2, [pc, #468]	@ (8002d28 <HAL_GPIO_Init+0x2a4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d013      	beq.n	8002b7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b56:	e02c      	b.n	8002bb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	623b      	str	r3, [r7, #32]
          break;
 8002b5e:	e029      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	3304      	adds	r3, #4
 8002b66:	623b      	str	r3, [r7, #32]
          break;
 8002b68:	e024      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	3308      	adds	r3, #8
 8002b70:	623b      	str	r3, [r7, #32]
          break;
 8002b72:	e01f      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	330c      	adds	r3, #12
 8002b7a:	623b      	str	r3, [r7, #32]
          break;
 8002b7c:	e01a      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d102      	bne.n	8002b8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b86:	2304      	movs	r3, #4
 8002b88:	623b      	str	r3, [r7, #32]
          break;
 8002b8a:	e013      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b94:	2308      	movs	r3, #8
 8002b96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	611a      	str	r2, [r3, #16]
          break;
 8002b9e:	e009      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	615a      	str	r2, [r3, #20]
          break;
 8002baa:	e003      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bac:	2300      	movs	r3, #0
 8002bae:	623b      	str	r3, [r7, #32]
          break;
 8002bb0:	e000      	b.n	8002bb4 <HAL_GPIO_Init+0x130>
          break;
 8002bb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2bff      	cmp	r3, #255	@ 0xff
 8002bb8:	d801      	bhi.n	8002bbe <HAL_GPIO_Init+0x13a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	e001      	b.n	8002bc2 <HAL_GPIO_Init+0x13e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2bff      	cmp	r3, #255	@ 0xff
 8002bc8:	d802      	bhi.n	8002bd0 <HAL_GPIO_Init+0x14c>
 8002bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	e002      	b.n	8002bd6 <HAL_GPIO_Init+0x152>
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd2:	3b08      	subs	r3, #8
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	210f      	movs	r1, #15
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	fa01 f303 	lsl.w	r3, r1, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	401a      	ands	r2, r3
 8002be8:	6a39      	ldr	r1, [r7, #32]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 80c1 	beq.w	8002d86 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c04:	4b49      	ldr	r3, [pc, #292]	@ (8002d2c <HAL_GPIO_Init+0x2a8>)
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	4a48      	ldr	r2, [pc, #288]	@ (8002d2c <HAL_GPIO_Init+0x2a8>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6193      	str	r3, [r2, #24]
 8002c10:	4b46      	ldr	r3, [pc, #280]	@ (8002d2c <HAL_GPIO_Init+0x2a8>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c1c:	4a44      	ldr	r2, [pc, #272]	@ (8002d30 <HAL_GPIO_Init+0x2ac>)
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	3302      	adds	r3, #2
 8002c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	f003 0303 	and.w	r3, r3, #3
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	220f      	movs	r2, #15
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a3c      	ldr	r2, [pc, #240]	@ (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d01f      	beq.n	8002c88 <HAL_GPIO_Init+0x204>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a3b      	ldr	r2, [pc, #236]	@ (8002d38 <HAL_GPIO_Init+0x2b4>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d019      	beq.n	8002c84 <HAL_GPIO_Init+0x200>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a3a      	ldr	r2, [pc, #232]	@ (8002d3c <HAL_GPIO_Init+0x2b8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d013      	beq.n	8002c80 <HAL_GPIO_Init+0x1fc>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a39      	ldr	r2, [pc, #228]	@ (8002d40 <HAL_GPIO_Init+0x2bc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00d      	beq.n	8002c7c <HAL_GPIO_Init+0x1f8>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a38      	ldr	r2, [pc, #224]	@ (8002d44 <HAL_GPIO_Init+0x2c0>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d007      	beq.n	8002c78 <HAL_GPIO_Init+0x1f4>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a37      	ldr	r2, [pc, #220]	@ (8002d48 <HAL_GPIO_Init+0x2c4>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d101      	bne.n	8002c74 <HAL_GPIO_Init+0x1f0>
 8002c70:	2305      	movs	r3, #5
 8002c72:	e00a      	b.n	8002c8a <HAL_GPIO_Init+0x206>
 8002c74:	2306      	movs	r3, #6
 8002c76:	e008      	b.n	8002c8a <HAL_GPIO_Init+0x206>
 8002c78:	2304      	movs	r3, #4
 8002c7a:	e006      	b.n	8002c8a <HAL_GPIO_Init+0x206>
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e004      	b.n	8002c8a <HAL_GPIO_Init+0x206>
 8002c80:	2302      	movs	r3, #2
 8002c82:	e002      	b.n	8002c8a <HAL_GPIO_Init+0x206>
 8002c84:	2301      	movs	r3, #1
 8002c86:	e000      	b.n	8002c8a <HAL_GPIO_Init+0x206>
 8002c88:	2300      	movs	r3, #0
 8002c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c8c:	f002 0203 	and.w	r2, r2, #3
 8002c90:	0092      	lsls	r2, r2, #2
 8002c92:	4093      	lsls	r3, r2
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c9a:	4925      	ldr	r1, [pc, #148]	@ (8002d30 <HAL_GPIO_Init+0x2ac>)
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	089b      	lsrs	r3, r3, #2
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d006      	beq.n	8002cc2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cb4:	4b25      	ldr	r3, [pc, #148]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	4924      	ldr	r1, [pc, #144]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	608b      	str	r3, [r1, #8]
 8002cc0:	e006      	b.n	8002cd0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cc2:	4b22      	ldr	r3, [pc, #136]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	4920      	ldr	r1, [pc, #128]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d006      	beq.n	8002cea <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002cde:	68da      	ldr	r2, [r3, #12]
 8002ce0:	491a      	ldr	r1, [pc, #104]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60cb      	str	r3, [r1, #12]
 8002ce8:	e006      	b.n	8002cf8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cea:	4b18      	ldr	r3, [pc, #96]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002cec:	68da      	ldr	r2, [r3, #12]
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	4916      	ldr	r1, [pc, #88]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d025      	beq.n	8002d50 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d04:	4b11      	ldr	r3, [pc, #68]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	4910      	ldr	r1, [pc, #64]	@ (8002d4c <HAL_GPIO_Init+0x2c8>)
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	604b      	str	r3, [r1, #4]
 8002d10:	e025      	b.n	8002d5e <HAL_GPIO_Init+0x2da>
 8002d12:	bf00      	nop
 8002d14:	10320000 	.word	0x10320000
 8002d18:	10310000 	.word	0x10310000
 8002d1c:	10220000 	.word	0x10220000
 8002d20:	10210000 	.word	0x10210000
 8002d24:	10120000 	.word	0x10120000
 8002d28:	10110000 	.word	0x10110000
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40010000 	.word	0x40010000
 8002d34:	40010800 	.word	0x40010800
 8002d38:	40010c00 	.word	0x40010c00
 8002d3c:	40011000 	.word	0x40011000
 8002d40:	40011400 	.word	0x40011400
 8002d44:	40011800 	.word	0x40011800
 8002d48:	40011c00 	.word	0x40011c00
 8002d4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d50:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	43db      	mvns	r3, r3
 8002d58:	4913      	ldr	r1, [pc, #76]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d006      	beq.n	8002d78 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	490e      	ldr	r1, [pc, #56]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	600b      	str	r3, [r1, #0]
 8002d76:	e006      	b.n	8002d86 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d78:	4b0b      	ldr	r3, [pc, #44]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	4909      	ldr	r1, [pc, #36]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	3301      	adds	r3, #1
 8002d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	fa22 f303 	lsr.w	r3, r2, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f47f ae7e 	bne.w	8002a98 <HAL_GPIO_Init+0x14>
  }
}
 8002d9c:	bf00      	nop
 8002d9e:	bf00      	nop
 8002da0:	372c      	adds	r7, #44	@ 0x2c
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr
 8002da8:	40010400 	.word	0x40010400

08002dac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
 8002db8:	4613      	mov	r3, r2
 8002dba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dbc:	787b      	ldrb	r3, [r7, #1]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dc2:	887a      	ldrh	r2, [r7, #2]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002dc8:	e003      	b.n	8002dd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dca:	887b      	ldrh	r3, [r7, #2]
 8002dcc:	041a      	lsls	r2, r3, #16
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	611a      	str	r2, [r3, #16]
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4013      	ands	r3, r2
 8002df4:	041a      	lsls	r2, r3, #16
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	43d9      	mvns	r1, r3
 8002dfa:	887b      	ldrh	r3, [r7, #2]
 8002dfc:	400b      	ands	r3, r1
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	611a      	str	r2, [r3, #16]
}
 8002e04:	bf00      	nop
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr
	...

08002e10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	4603      	mov	r3, r0
 8002e18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e1a:	4b08      	ldr	r3, [pc, #32]	@ (8002e3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e1c:	695a      	ldr	r2, [r3, #20]
 8002e1e:	88fb      	ldrh	r3, [r7, #6]
 8002e20:	4013      	ands	r3, r2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d006      	beq.n	8002e34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e26:	4a05      	ldr	r2, [pc, #20]	@ (8002e3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e28:	88fb      	ldrh	r3, [r7, #6]
 8002e2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e2c:	88fb      	ldrh	r3, [r7, #6]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe fa6a 	bl	8001308 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e34:	bf00      	nop
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40010400 	.word	0x40010400

08002e40 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e036      	b.n	8002ec0 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8002e5a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f245 5255 	movw	r2, #21845	@ 0x5555
 8002e64:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6852      	ldr	r2, [r2, #4]
 8002e6e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6892      	ldr	r2, [r2, #8]
 8002e78:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002e7a:	f7fe fde1 	bl	8001a40 <HAL_GetTick>
 8002e7e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002e80:	e011      	b.n	8002ea6 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002e82:	f7fe fddd 	bl	8001a40 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 323c 	movw	r2, #4924	@ 0x133c
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d908      	bls.n	8002ea6 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e00c      	b.n	8002ec0 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1e6      	bne.n	8002e82 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002ebc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002ed8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr
	...

08002ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e272      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 8087 	beq.w	8003016 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f08:	4b92      	ldr	r3, [pc, #584]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 030c 	and.w	r3, r3, #12
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d00c      	beq.n	8002f2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f14:	4b8f      	ldr	r3, [pc, #572]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d112      	bne.n	8002f46 <HAL_RCC_OscConfig+0x5e>
 8002f20:	4b8c      	ldr	r3, [pc, #560]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f2c:	d10b      	bne.n	8002f46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2e:	4b89      	ldr	r3, [pc, #548]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d06c      	beq.n	8003014 <HAL_RCC_OscConfig+0x12c>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d168      	bne.n	8003014 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e24c      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f4e:	d106      	bne.n	8002f5e <HAL_RCC_OscConfig+0x76>
 8002f50:	4b80      	ldr	r3, [pc, #512]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a7f      	ldr	r2, [pc, #508]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	e02e      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0x98>
 8002f66:	4b7b      	ldr	r3, [pc, #492]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a7a      	ldr	r2, [pc, #488]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b78      	ldr	r3, [pc, #480]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a77      	ldr	r2, [pc, #476]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e01d      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0xbc>
 8002f8a:	4b72      	ldr	r3, [pc, #456]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a71      	ldr	r2, [pc, #452]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	4b6f      	ldr	r3, [pc, #444]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002fa4:	4b6b      	ldr	r3, [pc, #428]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a6a      	ldr	r2, [pc, #424]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b68      	ldr	r3, [pc, #416]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a67      	ldr	r2, [pc, #412]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d013      	beq.n	8002fec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7fe fd3c 	bl	8001a40 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7fe fd38 	bl	8001a40 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	@ 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e200      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	4b5d      	ldr	r3, [pc, #372]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0xe4>
 8002fea:	e014      	b.n	8003016 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fec:	f7fe fd28 	bl	8001a40 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff4:	f7fe fd24 	bl	8001a40 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	@ 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e1ec      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003006:	4b53      	ldr	r3, [pc, #332]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x10c>
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d063      	beq.n	80030ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003022:	4b4c      	ldr	r3, [pc, #304]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00b      	beq.n	8003046 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800302e:	4b49      	ldr	r3, [pc, #292]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 030c 	and.w	r3, r3, #12
 8003036:	2b08      	cmp	r3, #8
 8003038:	d11c      	bne.n	8003074 <HAL_RCC_OscConfig+0x18c>
 800303a:	4b46      	ldr	r3, [pc, #280]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d116      	bne.n	8003074 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003046:	4b43      	ldr	r3, [pc, #268]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <HAL_RCC_OscConfig+0x176>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d001      	beq.n	800305e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e1c0      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305e:	4b3d      	ldr	r3, [pc, #244]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4939      	ldr	r1, [pc, #228]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 800306e:	4313      	orrs	r3, r2
 8003070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003072:	e03a      	b.n	80030ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d020      	beq.n	80030be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800307c:	4b36      	ldr	r3, [pc, #216]	@ (8003158 <HAL_RCC_OscConfig+0x270>)
 800307e:	2201      	movs	r2, #1
 8003080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003082:	f7fe fcdd 	bl	8001a40 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800308a:	f7fe fcd9 	bl	8001a40 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e1a1      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309c:	4b2d      	ldr	r3, [pc, #180]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0f0      	beq.n	800308a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4927      	ldr	r1, [pc, #156]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e015      	b.n	80030ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030be:	4b26      	ldr	r3, [pc, #152]	@ (8003158 <HAL_RCC_OscConfig+0x270>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7fe fcbc 	bl	8001a40 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030cc:	f7fe fcb8 	bl	8001a40 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e180      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030de:	4b1d      	ldr	r3, [pc, #116]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0308 	and.w	r3, r3, #8
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d03a      	beq.n	800316c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d019      	beq.n	8003132 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030fe:	4b17      	ldr	r3, [pc, #92]	@ (800315c <HAL_RCC_OscConfig+0x274>)
 8003100:	2201      	movs	r2, #1
 8003102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003104:	f7fe fc9c 	bl	8001a40 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800310c:	f7fe fc98 	bl	8001a40 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e160      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311e:	4b0d      	ldr	r3, [pc, #52]	@ (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800312a:	2001      	movs	r0, #1
 800312c:	f000 faea 	bl	8003704 <RCC_Delay>
 8003130:	e01c      	b.n	800316c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003132:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <HAL_RCC_OscConfig+0x274>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003138:	f7fe fc82 	bl	8001a40 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313e:	e00f      	b.n	8003160 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003140:	f7fe fc7e 	bl	8001a40 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d908      	bls.n	8003160 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e146      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	42420000 	.word	0x42420000
 800315c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003160:	4b92      	ldr	r3, [pc, #584]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1e9      	bne.n	8003140 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 80a6 	beq.w	80032c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2300      	movs	r3, #0
 800317c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800317e:	4b8b      	ldr	r3, [pc, #556]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10d      	bne.n	80031a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318a:	4b88      	ldr	r3, [pc, #544]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	4a87      	ldr	r2, [pc, #540]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003194:	61d3      	str	r3, [r2, #28]
 8003196:	4b85      	ldr	r3, [pc, #532]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a2:	2301      	movs	r3, #1
 80031a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a6:	4b82      	ldr	r3, [pc, #520]	@ (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d118      	bne.n	80031e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031b2:	4b7f      	ldr	r3, [pc, #508]	@ (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a7e      	ldr	r2, [pc, #504]	@ (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031be:	f7fe fc3f 	bl	8001a40 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c6:	f7fe fc3b 	bl	8001a40 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b64      	cmp	r3, #100	@ 0x64
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e103      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	4b75      	ldr	r3, [pc, #468]	@ (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_OscConfig+0x312>
 80031ec:	4b6f      	ldr	r3, [pc, #444]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	4a6e      	ldr	r2, [pc, #440]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6213      	str	r3, [r2, #32]
 80031f8:	e02d      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x334>
 8003202:	4b6a      	ldr	r3, [pc, #424]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a69      	ldr	r2, [pc, #420]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	6213      	str	r3, [r2, #32]
 800320e:	4b67      	ldr	r3, [pc, #412]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	4a66      	ldr	r2, [pc, #408]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003214:	f023 0304 	bic.w	r3, r3, #4
 8003218:	6213      	str	r3, [r2, #32]
 800321a:	e01c      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	2b05      	cmp	r3, #5
 8003222:	d10c      	bne.n	800323e <HAL_RCC_OscConfig+0x356>
 8003224:	4b61      	ldr	r3, [pc, #388]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	4a60      	ldr	r2, [pc, #384]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800322a:	f043 0304 	orr.w	r3, r3, #4
 800322e:	6213      	str	r3, [r2, #32]
 8003230:	4b5e      	ldr	r3, [pc, #376]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	4a5d      	ldr	r2, [pc, #372]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6213      	str	r3, [r2, #32]
 800323c:	e00b      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 800323e:	4b5b      	ldr	r3, [pc, #364]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	4a5a      	ldr	r2, [pc, #360]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	6213      	str	r3, [r2, #32]
 800324a:	4b58      	ldr	r3, [pc, #352]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	4a57      	ldr	r2, [pc, #348]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003250:	f023 0304 	bic.w	r3, r3, #4
 8003254:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d015      	beq.n	800328a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325e:	f7fe fbef 	bl	8001a40 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003266:	f7fe fbeb 	bl	8001a40 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e0b1      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	4b4b      	ldr	r3, [pc, #300]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0ee      	beq.n	8003266 <HAL_RCC_OscConfig+0x37e>
 8003288:	e014      	b.n	80032b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7fe fbd9 	bl	8001a40 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7fe fbd5 	bl	8001a40 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e09b      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a8:	4b40      	ldr	r3, [pc, #256]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1ee      	bne.n	8003292 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d105      	bne.n	80032c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ba:	4b3c      	ldr	r3, [pc, #240]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	4a3b      	ldr	r2, [pc, #236]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 8087 	beq.w	80033de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032d0:	4b36      	ldr	r3, [pc, #216]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d061      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d146      	bne.n	8003372 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e4:	4b33      	ldr	r3, [pc, #204]	@ (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ea:	f7fe fba9 	bl	8001a40 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f2:	f7fe fba5 	bl	8001a40 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e06d      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003304:	4b29      	ldr	r3, [pc, #164]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f0      	bne.n	80032f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003318:	d108      	bne.n	800332c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800331a:	4b24      	ldr	r3, [pc, #144]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	4921      	ldr	r1, [pc, #132]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332c:	4b1f      	ldr	r3, [pc, #124]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a19      	ldr	r1, [r3, #32]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333c:	430b      	orrs	r3, r1
 800333e:	491b      	ldr	r1, [pc, #108]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003340:	4313      	orrs	r3, r2
 8003342:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003344:	4b1b      	ldr	r3, [pc, #108]	@ (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003346:	2201      	movs	r2, #1
 8003348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334a:	f7fe fb79 	bl	8001a40 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003352:	f7fe fb75 	bl	8001a40 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e03d      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003364:	4b11      	ldr	r3, [pc, #68]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x46a>
 8003370:	e035      	b.n	80033de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003372:	4b10      	ldr	r3, [pc, #64]	@ (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe fb62 	bl	8001a40 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003380:	f7fe fb5e 	bl	8001a40 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e026      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003392:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x498>
 800339e:	e01e      	b.n	80033de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d107      	bne.n	80033b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e019      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40007000 	.word	0x40007000
 80033b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033b8:	4b0b      	ldr	r3, [pc, #44]	@ (80033e8 <HAL_RCC_OscConfig+0x500>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d106      	bne.n	80033da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d001      	beq.n	80033de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000

080033ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0d0      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003400:	4b6a      	ldr	r3, [pc, #424]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0307 	and.w	r3, r3, #7
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	429a      	cmp	r2, r3
 800340c:	d910      	bls.n	8003430 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340e:	4b67      	ldr	r3, [pc, #412]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f023 0207 	bic.w	r2, r3, #7
 8003416:	4965      	ldr	r1, [pc, #404]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	4313      	orrs	r3, r2
 800341c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800341e:	4b63      	ldr	r3, [pc, #396]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	429a      	cmp	r2, r3
 800342a:	d001      	beq.n	8003430 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0b8      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d020      	beq.n	800347e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003448:	4b59      	ldr	r3, [pc, #356]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4a58      	ldr	r2, [pc, #352]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003452:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0308 	and.w	r3, r3, #8
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003460:	4b53      	ldr	r3, [pc, #332]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a52      	ldr	r2, [pc, #328]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800346a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800346c:	4b50      	ldr	r3, [pc, #320]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	494d      	ldr	r1, [pc, #308]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	4313      	orrs	r3, r2
 800347c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d040      	beq.n	800350c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003492:	4b47      	ldr	r3, [pc, #284]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d115      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e07f      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034aa:	4b41      	ldr	r3, [pc, #260]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d109      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e073      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ba:	4b3d      	ldr	r3, [pc, #244]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e06b      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034ca:	4b39      	ldr	r3, [pc, #228]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f023 0203 	bic.w	r2, r3, #3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	4936      	ldr	r1, [pc, #216]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034dc:	f7fe fab0 	bl	8001a40 <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e4:	f7fe faac 	bl	8001a40 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e053      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	4b2d      	ldr	r3, [pc, #180]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f003 020c 	and.w	r2, r3, #12
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	429a      	cmp	r2, r3
 800350a:	d1eb      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800350c:	4b27      	ldr	r3, [pc, #156]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d210      	bcs.n	800353c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351a:	4b24      	ldr	r3, [pc, #144]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f023 0207 	bic.w	r2, r3, #7
 8003522:	4922      	ldr	r1, [pc, #136]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	4313      	orrs	r3, r2
 8003528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352a:	4b20      	ldr	r3, [pc, #128]	@ (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d001      	beq.n	800353c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e032      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d008      	beq.n	800355a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003548:	4b19      	ldr	r3, [pc, #100]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4916      	ldr	r1, [pc, #88]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003556:	4313      	orrs	r3, r2
 8003558:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003566:	4b12      	ldr	r3, [pc, #72]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	490e      	ldr	r1, [pc, #56]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	4313      	orrs	r3, r2
 8003578:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800357a:	f000 f821 	bl	80035c0 <HAL_RCC_GetSysClockFreq>
 800357e:	4602      	mov	r2, r0
 8003580:	4b0b      	ldr	r3, [pc, #44]	@ (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	490a      	ldr	r1, [pc, #40]	@ (80035b4 <HAL_RCC_ClockConfig+0x1c8>)
 800358c:	5ccb      	ldrb	r3, [r1, r3]
 800358e:	fa22 f303 	lsr.w	r3, r2, r3
 8003592:	4a09      	ldr	r2, [pc, #36]	@ (80035b8 <HAL_RCC_ClockConfig+0x1cc>)
 8003594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003596:	4b09      	ldr	r3, [pc, #36]	@ (80035bc <HAL_RCC_ClockConfig+0x1d0>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f7fd ff44 	bl	8001428 <HAL_InitTick>

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40022000 	.word	0x40022000
 80035b0:	40021000 	.word	0x40021000
 80035b4:	080085f4 	.word	0x080085f4
 80035b8:	20000000 	.word	0x20000000
 80035bc:	20000004 	.word	0x20000004

080035c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b087      	sub	sp, #28
 80035c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035c6:	2300      	movs	r3, #0
 80035c8:	60fb      	str	r3, [r7, #12]
 80035ca:	2300      	movs	r3, #0
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
 80035d2:	2300      	movs	r3, #0
 80035d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035da:	4b1e      	ldr	r3, [pc, #120]	@ (8003654 <HAL_RCC_GetSysClockFreq+0x94>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 030c 	and.w	r3, r3, #12
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	d002      	beq.n	80035f0 <HAL_RCC_GetSysClockFreq+0x30>
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d003      	beq.n	80035f6 <HAL_RCC_GetSysClockFreq+0x36>
 80035ee:	e027      	b.n	8003640 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035f0:	4b19      	ldr	r3, [pc, #100]	@ (8003658 <HAL_RCC_GetSysClockFreq+0x98>)
 80035f2:	613b      	str	r3, [r7, #16]
      break;
 80035f4:	e027      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	0c9b      	lsrs	r3, r3, #18
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	4a17      	ldr	r2, [pc, #92]	@ (800365c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003600:	5cd3      	ldrb	r3, [r2, r3]
 8003602:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d010      	beq.n	8003630 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800360e:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <HAL_RCC_GetSysClockFreq+0x94>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	0c5b      	lsrs	r3, r3, #17
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	4a11      	ldr	r2, [pc, #68]	@ (8003660 <HAL_RCC_GetSysClockFreq+0xa0>)
 800361a:	5cd3      	ldrb	r3, [r2, r3]
 800361c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a0d      	ldr	r2, [pc, #52]	@ (8003658 <HAL_RCC_GetSysClockFreq+0x98>)
 8003622:	fb03 f202 	mul.w	r2, r3, r2
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	fbb2 f3f3 	udiv	r3, r2, r3
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	e004      	b.n	800363a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a0c      	ldr	r2, [pc, #48]	@ (8003664 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003634:	fb02 f303 	mul.w	r3, r2, r3
 8003638:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	613b      	str	r3, [r7, #16]
      break;
 800363e:	e002      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003640:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <HAL_RCC_GetSysClockFreq+0x98>)
 8003642:	613b      	str	r3, [r7, #16]
      break;
 8003644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003646:	693b      	ldr	r3, [r7, #16]
}
 8003648:	4618      	mov	r0, r3
 800364a:	371c      	adds	r7, #28
 800364c:	46bd      	mov	sp, r7
 800364e:	bc80      	pop	{r7}
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40021000 	.word	0x40021000
 8003658:	007a1200 	.word	0x007a1200
 800365c:	0800860c 	.word	0x0800860c
 8003660:	0800861c 	.word	0x0800861c
 8003664:	003d0900 	.word	0x003d0900

08003668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800366c:	4b02      	ldr	r3, [pc, #8]	@ (8003678 <HAL_RCC_GetHCLKFreq+0x10>)
 800366e:	681b      	ldr	r3, [r3, #0]
}
 8003670:	4618      	mov	r0, r3
 8003672:	46bd      	mov	sp, r7
 8003674:	bc80      	pop	{r7}
 8003676:	4770      	bx	lr
 8003678:	20000000 	.word	0x20000000

0800367c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003680:	f7ff fff2 	bl	8003668 <HAL_RCC_GetHCLKFreq>
 8003684:	4602      	mov	r2, r0
 8003686:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	0a1b      	lsrs	r3, r3, #8
 800368c:	f003 0307 	and.w	r3, r3, #7
 8003690:	4903      	ldr	r1, [pc, #12]	@ (80036a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003692:	5ccb      	ldrb	r3, [r1, r3]
 8003694:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40021000 	.word	0x40021000
 80036a0:	08008604 	.word	0x08008604

080036a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	220f      	movs	r2, #15
 80036b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036b4:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0203 	and.w	r2, r3, #3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80036c0:	4b0e      	ldr	r3, [pc, #56]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80036cc:	4b0b      	ldr	r3, [pc, #44]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80036d8:	4b08      	ldr	r3, [pc, #32]	@ (80036fc <HAL_RCC_GetClockConfig+0x58>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	08db      	lsrs	r3, r3, #3
 80036de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036e6:	4b06      	ldr	r3, [pc, #24]	@ (8003700 <HAL_RCC_GetClockConfig+0x5c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0207 	and.w	r2, r3, #7
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr
 80036fc:	40021000 	.word	0x40021000
 8003700:	40022000 	.word	0x40022000

08003704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800370c:	4b0a      	ldr	r3, [pc, #40]	@ (8003738 <RCC_Delay+0x34>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0a      	ldr	r2, [pc, #40]	@ (800373c <RCC_Delay+0x38>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	0a5b      	lsrs	r3, r3, #9
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003720:	bf00      	nop
  }
  while (Delay --);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1e5a      	subs	r2, r3, #1
 8003726:	60fa      	str	r2, [r7, #12]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f9      	bne.n	8003720 <RCC_Delay+0x1c>
}
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr
 8003738:	20000000 	.word	0x20000000
 800373c:	10624dd3 	.word	0x10624dd3

08003740 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	2300      	movs	r3, #0
 800374e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d07d      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800375c:	2300      	movs	r3, #0
 800375e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003760:	4b4f      	ldr	r3, [pc, #316]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	69db      	ldr	r3, [r3, #28]
 8003764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10d      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376c:	4b4c      	ldr	r3, [pc, #304]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	4a4b      	ldr	r2, [pc, #300]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003776:	61d3      	str	r3, [r2, #28]
 8003778:	4b49      	ldr	r3, [pc, #292]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003784:	2301      	movs	r3, #1
 8003786:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	4b46      	ldr	r3, [pc, #280]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d118      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003794:	4b43      	ldr	r3, [pc, #268]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a42      	ldr	r2, [pc, #264]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800379a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800379e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a0:	f7fe f94e 	bl	8001a40 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a6:	e008      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a8:	f7fe f94a 	bl	8001a40 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b64      	cmp	r3, #100	@ 0x64
 80037b4:	d901      	bls.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e06d      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ba:	4b3a      	ldr	r3, [pc, #232]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c6:	4b36      	ldr	r3, [pc, #216]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d02e      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d027      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e4:	4b2e      	ldr	r3, [pc, #184]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037ee:	4b2e      	ldr	r3, [pc, #184]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037f4:	4b2c      	ldr	r3, [pc, #176]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037fa:	4a29      	ldr	r2, [pc, #164]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	d014      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380a:	f7fe f919 	bl	8001a40 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003810:	e00a      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fe f915 	bl	8001a40 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e036      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003828:	4b1d      	ldr	r3, [pc, #116]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0ee      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003834:	4b1a      	ldr	r3, [pc, #104]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	4917      	ldr	r1, [pc, #92]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	4313      	orrs	r3, r2
 8003844:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003846:	7dfb      	ldrb	r3, [r7, #23]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d105      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800384c:	4b14      	ldr	r3, [pc, #80]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	4a13      	ldr	r2, [pc, #76]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003856:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003864:	4b0e      	ldr	r3, [pc, #56]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	490b      	ldr	r1, [pc, #44]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003872:	4313      	orrs	r3, r2
 8003874:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d008      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003882:	4b07      	ldr	r3, [pc, #28]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	4904      	ldr	r1, [pc, #16]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003890:	4313      	orrs	r3, r2
 8003892:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40007000 	.word	0x40007000
 80038a8:	42420440 	.word	0x42420440

080038ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e041      	b.n	8003942 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d106      	bne.n	80038d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fd ffba 	bl	800184c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3304      	adds	r3, #4
 80038e8:	4619      	mov	r1, r3
 80038ea:	4610      	mov	r0, r2
 80038ec:	f000 fd06 	bl	80042fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
	...

0800394c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b01      	cmp	r3, #1
 800395e:	d001      	beq.n	8003964 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e03c      	b.n	80039de <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2202      	movs	r2, #2
 8003968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a1d      	ldr	r2, [pc, #116]	@ (80039e8 <HAL_TIM_Base_Start+0x9c>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d018      	beq.n	80039a8 <HAL_TIM_Base_Start+0x5c>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a1c      	ldr	r2, [pc, #112]	@ (80039ec <HAL_TIM_Base_Start+0xa0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d013      	beq.n	80039a8 <HAL_TIM_Base_Start+0x5c>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003988:	d00e      	beq.n	80039a8 <HAL_TIM_Base_Start+0x5c>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a18      	ldr	r2, [pc, #96]	@ (80039f0 <HAL_TIM_Base_Start+0xa4>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d009      	beq.n	80039a8 <HAL_TIM_Base_Start+0x5c>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a16      	ldr	r2, [pc, #88]	@ (80039f4 <HAL_TIM_Base_Start+0xa8>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d004      	beq.n	80039a8 <HAL_TIM_Base_Start+0x5c>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a15      	ldr	r2, [pc, #84]	@ (80039f8 <HAL_TIM_Base_Start+0xac>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d111      	bne.n	80039cc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 0307 	and.w	r3, r3, #7
 80039b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2b06      	cmp	r3, #6
 80039b8:	d010      	beq.n	80039dc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f042 0201 	orr.w	r2, r2, #1
 80039c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ca:	e007      	b.n	80039dc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 0201 	orr.w	r2, r2, #1
 80039da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr
 80039e8:	40012c00 	.word	0x40012c00
 80039ec:	40013400 	.word	0x40013400
 80039f0:	40000400 	.word	0x40000400
 80039f4:	40000800 	.word	0x40000800
 80039f8:	40000c00 	.word	0x40000c00

080039fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d001      	beq.n	8003a14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e044      	b.n	8003a9e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <HAL_TIM_Base_Start_IT+0xac>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d018      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8003aac <HAL_TIM_Base_Start_IT+0xb0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d013      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a48:	d00e      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a18      	ldr	r2, [pc, #96]	@ (8003ab0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d009      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a16      	ldr	r2, [pc, #88]	@ (8003ab4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d004      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a15      	ldr	r2, [pc, #84]	@ (8003ab8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d111      	bne.n	8003a8c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b06      	cmp	r3, #6
 8003a78:	d010      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f042 0201 	orr.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8a:	e007      	b.n	8003a9c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bc80      	pop	{r7}
 8003aa6:	4770      	bx	lr
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40013400 	.word	0x40013400
 8003ab0:	40000400 	.word	0x40000400
 8003ab4:	40000800 	.word	0x40000800
 8003ab8:	40000c00 	.word	0x40000c00

08003abc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e041      	b.n	8003b52 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d106      	bne.n	8003ae8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f839 	bl	8003b5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3304      	adds	r3, #4
 8003af8:	4619      	mov	r1, r3
 8003afa:	4610      	mov	r0, r2
 8003afc:	f000 fbfe 	bl	80042fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr

08003b6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d109      	bne.n	8003b90 <HAL_TIM_PWM_Start+0x24>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	bf14      	ite	ne
 8003b88:	2301      	movne	r3, #1
 8003b8a:	2300      	moveq	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	e022      	b.n	8003bd6 <HAL_TIM_PWM_Start+0x6a>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d109      	bne.n	8003baa <HAL_TIM_PWM_Start+0x3e>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	bf14      	ite	ne
 8003ba2:	2301      	movne	r3, #1
 8003ba4:	2300      	moveq	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	e015      	b.n	8003bd6 <HAL_TIM_PWM_Start+0x6a>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d109      	bne.n	8003bc4 <HAL_TIM_PWM_Start+0x58>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	bf14      	ite	ne
 8003bbc:	2301      	movne	r3, #1
 8003bbe:	2300      	moveq	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	e008      	b.n	8003bd6 <HAL_TIM_PWM_Start+0x6a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	bf14      	ite	ne
 8003bd0:	2301      	movne	r3, #1
 8003bd2:	2300      	moveq	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e072      	b.n	8003cc4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_PWM_Start+0x82>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bec:	e013      	b.n	8003c16 <HAL_TIM_PWM_Start+0xaa>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d104      	bne.n	8003bfe <HAL_TIM_PWM_Start+0x92>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bfc:	e00b      	b.n	8003c16 <HAL_TIM_PWM_Start+0xaa>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d104      	bne.n	8003c0e <HAL_TIM_PWM_Start+0xa2>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c0c:	e003      	b.n	8003c16 <HAL_TIM_PWM_Start+0xaa>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2202      	movs	r2, #2
 8003c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	6839      	ldr	r1, [r7, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 fe34 	bl	800488c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a28      	ldr	r2, [pc, #160]	@ (8003ccc <HAL_TIM_PWM_Start+0x160>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d004      	beq.n	8003c38 <HAL_TIM_PWM_Start+0xcc>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a27      	ldr	r2, [pc, #156]	@ (8003cd0 <HAL_TIM_PWM_Start+0x164>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d101      	bne.n	8003c3c <HAL_TIM_PWM_Start+0xd0>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <HAL_TIM_PWM_Start+0xd2>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1d      	ldr	r2, [pc, #116]	@ (8003ccc <HAL_TIM_PWM_Start+0x160>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d018      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x122>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1b      	ldr	r2, [pc, #108]	@ (8003cd0 <HAL_TIM_PWM_Start+0x164>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x122>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c6e:	d00e      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x122>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a17      	ldr	r2, [pc, #92]	@ (8003cd4 <HAL_TIM_PWM_Start+0x168>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x122>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a16      	ldr	r2, [pc, #88]	@ (8003cd8 <HAL_TIM_PWM_Start+0x16c>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_TIM_PWM_Start+0x122>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a14      	ldr	r2, [pc, #80]	@ (8003cdc <HAL_TIM_PWM_Start+0x170>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d111      	bne.n	8003cb2 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b06      	cmp	r3, #6
 8003c9e:	d010      	beq.n	8003cc2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb0:	e007      	b.n	8003cc2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 0201 	orr.w	r2, r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40012c00 	.word	0x40012c00
 8003cd0:	40013400 	.word	0x40013400
 8003cd4:	40000400 	.word	0x40000400
 8003cd8:	40000800 	.word	0x40000800
 8003cdc:	40000c00 	.word	0x40000c00

08003ce0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	6839      	ldr	r1, [r7, #0]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f000 fdca 	bl	800488c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8003db8 <HAL_TIM_PWM_Stop+0xd8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d004      	beq.n	8003d0c <HAL_TIM_PWM_Stop+0x2c>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a2d      	ldr	r2, [pc, #180]	@ (8003dbc <HAL_TIM_PWM_Stop+0xdc>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d101      	bne.n	8003d10 <HAL_TIM_PWM_Stop+0x30>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <HAL_TIM_PWM_Stop+0x32>
 8003d10:	2300      	movs	r3, #0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d017      	beq.n	8003d46 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6a1a      	ldr	r2, [r3, #32]
 8003d1c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003d20:	4013      	ands	r3, r2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10f      	bne.n	8003d46 <HAL_TIM_PWM_Stop+0x66>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6a1a      	ldr	r2, [r3, #32]
 8003d2c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003d30:	4013      	ands	r3, r2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d107      	bne.n	8003d46 <HAL_TIM_PWM_Stop+0x66>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6a1a      	ldr	r2, [r3, #32]
 8003d4c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003d50:	4013      	ands	r3, r2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10f      	bne.n	8003d76 <HAL_TIM_PWM_Stop+0x96>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	6a1a      	ldr	r2, [r3, #32]
 8003d5c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003d60:	4013      	ands	r3, r2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d107      	bne.n	8003d76 <HAL_TIM_PWM_Stop+0x96>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d104      	bne.n	8003d86 <HAL_TIM_PWM_Stop+0xa6>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d84:	e013      	b.n	8003dae <HAL_TIM_PWM_Stop+0xce>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d104      	bne.n	8003d96 <HAL_TIM_PWM_Stop+0xb6>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d94:	e00b      	b.n	8003dae <HAL_TIM_PWM_Stop+0xce>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	2b08      	cmp	r3, #8
 8003d9a:	d104      	bne.n	8003da6 <HAL_TIM_PWM_Stop+0xc6>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003da4:	e003      	b.n	8003dae <HAL_TIM_PWM_Stop+0xce>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40012c00 	.word	0x40012c00
 8003dbc:	40013400 	.word	0x40013400

08003dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d020      	beq.n	8003e24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01b      	beq.n	8003e24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0202 	mvn.w	r2, #2
 8003df4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	f003 0303 	and.w	r3, r3, #3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d003      	beq.n	8003e12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 fa5a 	bl	80042c4 <HAL_TIM_IC_CaptureCallback>
 8003e10:	e005      	b.n	8003e1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fa4d 	bl	80042b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 fa5c 	bl	80042d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f003 0304 	and.w	r3, r3, #4
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d020      	beq.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d01b      	beq.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f06f 0204 	mvn.w	r2, #4
 8003e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2202      	movs	r2, #2
 8003e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fa34 	bl	80042c4 <HAL_TIM_IC_CaptureCallback>
 8003e5c:	e005      	b.n	8003e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 fa27 	bl	80042b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fa36 	bl	80042d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d020      	beq.n	8003ebc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01b      	beq.n	8003ebc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f06f 0208 	mvn.w	r2, #8
 8003e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2204      	movs	r2, #4
 8003e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 fa0e 	bl	80042c4 <HAL_TIM_IC_CaptureCallback>
 8003ea8:	e005      	b.n	8003eb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fa01 	bl	80042b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fa10 	bl	80042d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f003 0310 	and.w	r3, r3, #16
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d020      	beq.n	8003f08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f003 0310 	and.w	r3, r3, #16
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d01b      	beq.n	8003f08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f06f 0210 	mvn.w	r2, #16
 8003ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2208      	movs	r2, #8
 8003ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	69db      	ldr	r3, [r3, #28]
 8003ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f9e8 	bl	80042c4 <HAL_TIM_IC_CaptureCallback>
 8003ef4:	e005      	b.n	8003f02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 f9db 	bl	80042b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f9ea 	bl	80042d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00c      	beq.n	8003f2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d007      	beq.n	8003f2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0201 	mvn.w	r2, #1
 8003f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7fd fa2e 	bl	8001388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00c      	beq.n	8003f50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d007      	beq.n	8003f50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 fd88 	bl	8004a60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00c      	beq.n	8003f74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d007      	beq.n	8003f74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f9ba 	bl	80042e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00c      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f003 0320 	and.w	r3, r3, #32
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d007      	beq.n	8003f98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f06f 0220 	mvn.w	r2, #32
 8003f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 fd5b 	bl	8004a4e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f98:	bf00      	nop
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d101      	bne.n	8003fbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e0ae      	b.n	800411c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b0c      	cmp	r3, #12
 8003fca:	f200 809f 	bhi.w	800410c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003fce:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd4:	08004009 	.word	0x08004009
 8003fd8:	0800410d 	.word	0x0800410d
 8003fdc:	0800410d 	.word	0x0800410d
 8003fe0:	0800410d 	.word	0x0800410d
 8003fe4:	08004049 	.word	0x08004049
 8003fe8:	0800410d 	.word	0x0800410d
 8003fec:	0800410d 	.word	0x0800410d
 8003ff0:	0800410d 	.word	0x0800410d
 8003ff4:	0800408b 	.word	0x0800408b
 8003ff8:	0800410d 	.word	0x0800410d
 8003ffc:	0800410d 	.word	0x0800410d
 8004000:	0800410d 	.word	0x0800410d
 8004004:	080040cb 	.word	0x080040cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68b9      	ldr	r1, [r7, #8]
 800400e:	4618      	mov	r0, r3
 8004010:	f000 f9fa 	bl	8004408 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	699a      	ldr	r2, [r3, #24]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0208 	orr.w	r2, r2, #8
 8004022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699a      	ldr	r2, [r3, #24]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0204 	bic.w	r2, r2, #4
 8004032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6999      	ldr	r1, [r3, #24]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	691a      	ldr	r2, [r3, #16]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	619a      	str	r2, [r3, #24]
      break;
 8004046:	e064      	b.n	8004112 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	4618      	mov	r0, r3
 8004050:	f000 fa4a 	bl	80044e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699a      	ldr	r2, [r3, #24]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699a      	ldr	r2, [r3, #24]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6999      	ldr	r1, [r3, #24]
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	021a      	lsls	r2, r3, #8
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	619a      	str	r2, [r3, #24]
      break;
 8004088:	e043      	b.n	8004112 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68b9      	ldr	r1, [r7, #8]
 8004090:	4618      	mov	r0, r3
 8004092:	f000 fa9d 	bl	80045d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	69da      	ldr	r2, [r3, #28]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0208 	orr.w	r2, r2, #8
 80040a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	69da      	ldr	r2, [r3, #28]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 0204 	bic.w	r2, r2, #4
 80040b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	69d9      	ldr	r1, [r3, #28]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	691a      	ldr	r2, [r3, #16]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	61da      	str	r2, [r3, #28]
      break;
 80040c8:	e023      	b.n	8004112 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68b9      	ldr	r1, [r7, #8]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 faf1 	bl	80046b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69da      	ldr	r2, [r3, #28]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69da      	ldr	r2, [r3, #28]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	69d9      	ldr	r1, [r3, #28]
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	021a      	lsls	r2, r3, #8
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	61da      	str	r2, [r3, #28]
      break;
 800410a:	e002      	b.n	8004112 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	75fb      	strb	r3, [r7, #23]
      break;
 8004110:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800411a:	7dfb      	ldrb	r3, [r7, #23]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800412e:	2300      	movs	r3, #0
 8004130:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004138:	2b01      	cmp	r3, #1
 800413a:	d101      	bne.n	8004140 <HAL_TIM_ConfigClockSource+0x1c>
 800413c:	2302      	movs	r3, #2
 800413e:	e0b4      	b.n	80042aa <HAL_TIM_ConfigClockSource+0x186>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800415e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004166:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004178:	d03e      	beq.n	80041f8 <HAL_TIM_ConfigClockSource+0xd4>
 800417a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800417e:	f200 8087 	bhi.w	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 8004182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004186:	f000 8086 	beq.w	8004296 <HAL_TIM_ConfigClockSource+0x172>
 800418a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800418e:	d87f      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 8004190:	2b70      	cmp	r3, #112	@ 0x70
 8004192:	d01a      	beq.n	80041ca <HAL_TIM_ConfigClockSource+0xa6>
 8004194:	2b70      	cmp	r3, #112	@ 0x70
 8004196:	d87b      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 8004198:	2b60      	cmp	r3, #96	@ 0x60
 800419a:	d050      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x11a>
 800419c:	2b60      	cmp	r3, #96	@ 0x60
 800419e:	d877      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 80041a0:	2b50      	cmp	r3, #80	@ 0x50
 80041a2:	d03c      	beq.n	800421e <HAL_TIM_ConfigClockSource+0xfa>
 80041a4:	2b50      	cmp	r3, #80	@ 0x50
 80041a6:	d873      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 80041a8:	2b40      	cmp	r3, #64	@ 0x40
 80041aa:	d058      	beq.n	800425e <HAL_TIM_ConfigClockSource+0x13a>
 80041ac:	2b40      	cmp	r3, #64	@ 0x40
 80041ae:	d86f      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 80041b0:	2b30      	cmp	r3, #48	@ 0x30
 80041b2:	d064      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x15a>
 80041b4:	2b30      	cmp	r3, #48	@ 0x30
 80041b6:	d86b      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d060      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x15a>
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d867      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d05c      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x15a>
 80041c4:	2b10      	cmp	r3, #16
 80041c6:	d05a      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x15a>
 80041c8:	e062      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041da:	f000 fb38 	bl	800484e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80041ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	609a      	str	r2, [r3, #8]
      break;
 80041f6:	e04f      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004208:	f000 fb21 	bl	800484e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800421a:	609a      	str	r2, [r3, #8]
      break;
 800421c:	e03c      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800422a:	461a      	mov	r2, r3
 800422c:	f000 fa98 	bl	8004760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2150      	movs	r1, #80	@ 0x50
 8004236:	4618      	mov	r0, r3
 8004238:	f000 faef 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800423c:	e02c      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800424a:	461a      	mov	r2, r3
 800424c:	f000 fab6 	bl	80047bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2160      	movs	r1, #96	@ 0x60
 8004256:	4618      	mov	r0, r3
 8004258:	f000 fadf 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800425c:	e01c      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800426a:	461a      	mov	r2, r3
 800426c:	f000 fa78 	bl	8004760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2140      	movs	r1, #64	@ 0x40
 8004276:	4618      	mov	r0, r3
 8004278:	f000 facf 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800427c:	e00c      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4619      	mov	r1, r3
 8004288:	4610      	mov	r0, r2
 800428a:	f000 fac6 	bl	800481a <TIM_ITRx_SetConfig>
      break;
 800428e:	e003      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	73fb      	strb	r3, [r7, #15]
      break;
 8004294:	e000      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004296:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b083      	sub	sp, #12
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	bc80      	pop	{r7}
 80042c2:	4770      	bx	lr

080042c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc80      	pop	{r7}
 80042d4:	4770      	bx	lr

080042d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042d6:	b480      	push	{r7}
 80042d8:	b083      	sub	sp, #12
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr

080042e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr
	...

080042fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a39      	ldr	r2, [pc, #228]	@ (80043f4 <TIM_Base_SetConfig+0xf8>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d013      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a38      	ldr	r2, [pc, #224]	@ (80043f8 <TIM_Base_SetConfig+0xfc>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d00f      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004322:	d00b      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a35      	ldr	r2, [pc, #212]	@ (80043fc <TIM_Base_SetConfig+0x100>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d007      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a34      	ldr	r2, [pc, #208]	@ (8004400 <TIM_Base_SetConfig+0x104>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d003      	beq.n	800433c <TIM_Base_SetConfig+0x40>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a33      	ldr	r2, [pc, #204]	@ (8004404 <TIM_Base_SetConfig+0x108>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d108      	bne.n	800434e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4313      	orrs	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a28      	ldr	r2, [pc, #160]	@ (80043f4 <TIM_Base_SetConfig+0xf8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <TIM_Base_SetConfig+0x82>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a27      	ldr	r2, [pc, #156]	@ (80043f8 <TIM_Base_SetConfig+0xfc>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00f      	beq.n	800437e <TIM_Base_SetConfig+0x82>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004364:	d00b      	beq.n	800437e <TIM_Base_SetConfig+0x82>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a24      	ldr	r2, [pc, #144]	@ (80043fc <TIM_Base_SetConfig+0x100>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d007      	beq.n	800437e <TIM_Base_SetConfig+0x82>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a23      	ldr	r2, [pc, #140]	@ (8004400 <TIM_Base_SetConfig+0x104>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d003      	beq.n	800437e <TIM_Base_SetConfig+0x82>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a22      	ldr	r2, [pc, #136]	@ (8004404 <TIM_Base_SetConfig+0x108>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d108      	bne.n	8004390 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a0f      	ldr	r2, [pc, #60]	@ (80043f4 <TIM_Base_SetConfig+0xf8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d003      	beq.n	80043c4 <TIM_Base_SetConfig+0xc8>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a0e      	ldr	r2, [pc, #56]	@ (80043f8 <TIM_Base_SetConfig+0xfc>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d103      	bne.n	80043cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	691a      	ldr	r2, [r3, #16]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	f023 0201 	bic.w	r2, r3, #1
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	611a      	str	r2, [r3, #16]
  }
}
 80043ea:	bf00      	nop
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr
 80043f4:	40012c00 	.word	0x40012c00
 80043f8:	40013400 	.word	0x40013400
 80043fc:	40000400 	.word	0x40000400
 8004400:	40000800 	.word	0x40000800
 8004404:	40000c00 	.word	0x40000c00

08004408 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004408:	b480      	push	{r7}
 800440a:	b087      	sub	sp, #28
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f023 0201 	bic.w	r2, r3, #1
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f023 0303 	bic.w	r3, r3, #3
 800443e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f023 0302 	bic.w	r3, r3, #2
 8004450:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a20      	ldr	r2, [pc, #128]	@ (80044e0 <TIM_OC1_SetConfig+0xd8>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d003      	beq.n	800446c <TIM_OC1_SetConfig+0x64>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a1f      	ldr	r2, [pc, #124]	@ (80044e4 <TIM_OC1_SetConfig+0xdc>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d10c      	bne.n	8004486 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	f023 0308 	bic.w	r3, r3, #8
 8004472:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f023 0304 	bic.w	r3, r3, #4
 8004484:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a15      	ldr	r2, [pc, #84]	@ (80044e0 <TIM_OC1_SetConfig+0xd8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d003      	beq.n	8004496 <TIM_OC1_SetConfig+0x8e>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a14      	ldr	r2, [pc, #80]	@ (80044e4 <TIM_OC1_SetConfig+0xdc>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d111      	bne.n	80044ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800449c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	621a      	str	r2, [r3, #32]
}
 80044d4:	bf00      	nop
 80044d6:	371c      	adds	r7, #28
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40012c00 	.word	0x40012c00
 80044e4:	40013400 	.word	0x40013400

080044e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	f023 0210 	bic.w	r2, r3, #16
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800451e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	021b      	lsls	r3, r3, #8
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	4313      	orrs	r3, r2
 800452a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f023 0320 	bic.w	r3, r3, #32
 8004532:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a21      	ldr	r2, [pc, #132]	@ (80045c8 <TIM_OC2_SetConfig+0xe0>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d003      	beq.n	8004550 <TIM_OC2_SetConfig+0x68>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a20      	ldr	r2, [pc, #128]	@ (80045cc <TIM_OC2_SetConfig+0xe4>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d10d      	bne.n	800456c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	4313      	orrs	r3, r2
 8004562:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800456a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a16      	ldr	r2, [pc, #88]	@ (80045c8 <TIM_OC2_SetConfig+0xe0>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d003      	beq.n	800457c <TIM_OC2_SetConfig+0x94>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a15      	ldr	r2, [pc, #84]	@ (80045cc <TIM_OC2_SetConfig+0xe4>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d113      	bne.n	80045a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004582:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800458a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	621a      	str	r2, [r3, #32]
}
 80045be:	bf00      	nop
 80045c0:	371c      	adds	r7, #28
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40013400 	.word	0x40013400

080045d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 0303 	bic.w	r3, r3, #3
 8004606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	021b      	lsls	r3, r3, #8
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	4313      	orrs	r3, r2
 8004624:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a21      	ldr	r2, [pc, #132]	@ (80046b0 <TIM_OC3_SetConfig+0xe0>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d003      	beq.n	8004636 <TIM_OC3_SetConfig+0x66>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a20      	ldr	r2, [pc, #128]	@ (80046b4 <TIM_OC3_SetConfig+0xe4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d10d      	bne.n	8004652 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800463c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a16      	ldr	r2, [pc, #88]	@ (80046b0 <TIM_OC3_SetConfig+0xe0>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d003      	beq.n	8004662 <TIM_OC3_SetConfig+0x92>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <TIM_OC3_SetConfig+0xe4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d113      	bne.n	800468a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	4313      	orrs	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	011b      	lsls	r3, r3, #4
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	621a      	str	r2, [r3, #32]
}
 80046a4:	bf00      	nop
 80046a6:	371c      	adds	r7, #28
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bc80      	pop	{r7}
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	40012c00 	.word	0x40012c00
 80046b4:	40013400 	.word	0x40013400

080046b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b087      	sub	sp, #28
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004702:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	031b      	lsls	r3, r3, #12
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a11      	ldr	r2, [pc, #68]	@ (8004758 <TIM_OC4_SetConfig+0xa0>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d003      	beq.n	8004720 <TIM_OC4_SetConfig+0x68>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a10      	ldr	r2, [pc, #64]	@ (800475c <TIM_OC4_SetConfig+0xa4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d109      	bne.n	8004734 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	019b      	lsls	r3, r3, #6
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	621a      	str	r2, [r3, #32]
}
 800474e:	bf00      	nop
 8004750:	371c      	adds	r7, #28
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr
 8004758:	40012c00 	.word	0x40012c00
 800475c:	40013400 	.word	0x40013400

08004760 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	f023 0201 	bic.w	r2, r3, #1
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800478a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f023 030a 	bic.w	r3, r3, #10
 800479c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	621a      	str	r2, [r3, #32]
}
 80047b2:	bf00      	nop
 80047b4:	371c      	adds	r7, #28
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bc80      	pop	{r7}
 80047ba:	4770      	bx	lr

080047bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047bc:	b480      	push	{r7}
 80047be:	b087      	sub	sp, #28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	f023 0210 	bic.w	r2, r3, #16
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	031b      	lsls	r3, r3, #12
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	621a      	str	r2, [r3, #32]
}
 8004810:	bf00      	nop
 8004812:	371c      	adds	r7, #28
 8004814:	46bd      	mov	sp, r7
 8004816:	bc80      	pop	{r7}
 8004818:	4770      	bx	lr

0800481a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800481a:	b480      	push	{r7}
 800481c:	b085      	sub	sp, #20
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
 8004822:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004830:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4313      	orrs	r3, r2
 8004838:	f043 0307 	orr.w	r3, r3, #7
 800483c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	609a      	str	r2, [r3, #8]
}
 8004844:	bf00      	nop
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	bc80      	pop	{r7}
 800484c:	4770      	bx	lr

0800484e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800484e:	b480      	push	{r7}
 8004850:	b087      	sub	sp, #28
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
 800485a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004868:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	021a      	lsls	r2, r3, #8
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	431a      	orrs	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4313      	orrs	r3, r2
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	609a      	str	r2, [r3, #8]
}
 8004882:	bf00      	nop
 8004884:	371c      	adds	r7, #28
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr

0800488c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800488c:	b480      	push	{r7}
 800488e:	b087      	sub	sp, #28
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f003 031f 	and.w	r3, r3, #31
 800489e:	2201      	movs	r2, #1
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6a1a      	ldr	r2, [r3, #32]
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	43db      	mvns	r3, r3
 80048ae:	401a      	ands	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a1a      	ldr	r2, [r3, #32]
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f003 031f 	and.w	r3, r3, #31
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	fa01 f303 	lsl.w	r3, r1, r3
 80048c4:	431a      	orrs	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	621a      	str	r2, [r3, #32]
}
 80048ca:	bf00      	nop
 80048cc:	371c      	adds	r7, #28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr

080048d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e050      	b.n	800498e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2202      	movs	r2, #2
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004912:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a1b      	ldr	r2, [pc, #108]	@ (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d018      	beq.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a19      	ldr	r2, [pc, #100]	@ (800499c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d013      	beq.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004942:	d00e      	beq.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a15      	ldr	r2, [pc, #84]	@ (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d009      	beq.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a14      	ldr	r2, [pc, #80]	@ (80049a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d004      	beq.n	8004962 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a12      	ldr	r2, [pc, #72]	@ (80049a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d10c      	bne.n	800497c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004968:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	4313      	orrs	r3, r2
 8004972:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3714      	adds	r7, #20
 8004992:	46bd      	mov	sp, r7
 8004994:	bc80      	pop	{r7}
 8004996:	4770      	bx	lr
 8004998:	40012c00 	.word	0x40012c00
 800499c:	40013400 	.word	0x40013400
 80049a0:	40000400 	.word	0x40000400
 80049a4:	40000800 	.word	0x40000800
 80049a8:	40000c00 	.word	0x40000c00

080049ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80049c4:	2302      	movs	r3, #2
 80049c6:	e03d      	b.n	8004a44 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	4313      	orrs	r3, r2
 80049dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr

08004a4e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr

08004a60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bc80      	pop	{r7}
 8004a70:	4770      	bx	lr
	...

08004a74 <__NVIC_SetPriority>:
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	6039      	str	r1, [r7, #0]
 8004a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	db0a      	blt.n	8004a9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	b2da      	uxtb	r2, r3
 8004a8c:	490c      	ldr	r1, [pc, #48]	@ (8004ac0 <__NVIC_SetPriority+0x4c>)
 8004a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a92:	0112      	lsls	r2, r2, #4
 8004a94:	b2d2      	uxtb	r2, r2
 8004a96:	440b      	add	r3, r1
 8004a98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004a9c:	e00a      	b.n	8004ab4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	4908      	ldr	r1, [pc, #32]	@ (8004ac4 <__NVIC_SetPriority+0x50>)
 8004aa4:	79fb      	ldrb	r3, [r7, #7]
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	3b04      	subs	r3, #4
 8004aac:	0112      	lsls	r2, r2, #4
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	761a      	strb	r2, [r3, #24]
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bc80      	pop	{r7}
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	e000e100 	.word	0xe000e100
 8004ac4:	e000ed00 	.word	0xe000ed00

08004ac8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004acc:	4b05      	ldr	r3, [pc, #20]	@ (8004ae4 <SysTick_Handler+0x1c>)
 8004ace:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004ad0:	f002 fb84 	bl	80071dc <xTaskGetSchedulerState>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d001      	beq.n	8004ade <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004ada:	f003 fa25 	bl	8007f28 <xPortSysTickHandler>
  }
}
 8004ade:	bf00      	nop
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	e000e010 	.word	0xe000e010

08004ae8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004aec:	2100      	movs	r1, #0
 8004aee:	f06f 0004 	mvn.w	r0, #4
 8004af2:	f7ff ffbf 	bl	8004a74 <__NVIC_SetPriority>
#endif
}
 8004af6:	bf00      	nop
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b02:	f3ef 8305 	mrs	r3, IPSR
 8004b06:	603b      	str	r3, [r7, #0]
  return(result);
 8004b08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b0e:	f06f 0305 	mvn.w	r3, #5
 8004b12:	607b      	str	r3, [r7, #4]
 8004b14:	e00c      	b.n	8004b30 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b16:	4b09      	ldr	r3, [pc, #36]	@ (8004b3c <osKernelInitialize+0x40>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d105      	bne.n	8004b2a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004b1e:	4b07      	ldr	r3, [pc, #28]	@ (8004b3c <osKernelInitialize+0x40>)
 8004b20:	2201      	movs	r2, #1
 8004b22:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b24:	2300      	movs	r3, #0
 8004b26:	607b      	str	r3, [r7, #4]
 8004b28:	e002      	b.n	8004b30 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004b2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b30:	687b      	ldr	r3, [r7, #4]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr
 8004b3c:	20000214 	.word	0x20000214

08004b40 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b46:	f3ef 8305 	mrs	r3, IPSR
 8004b4a:	603b      	str	r3, [r7, #0]
  return(result);
 8004b4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d003      	beq.n	8004b5a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004b52:	f06f 0305 	mvn.w	r3, #5
 8004b56:	607b      	str	r3, [r7, #4]
 8004b58:	e010      	b.n	8004b7c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b88 <osKernelStart+0x48>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d109      	bne.n	8004b76 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004b62:	f7ff ffc1 	bl	8004ae8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004b66:	4b08      	ldr	r3, [pc, #32]	@ (8004b88 <osKernelStart+0x48>)
 8004b68:	2202      	movs	r2, #2
 8004b6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004b6c:	f001 fedc 	bl	8006928 <vTaskStartScheduler>
      stat = osOK;
 8004b70:	2300      	movs	r3, #0
 8004b72:	607b      	str	r3, [r7, #4]
 8004b74:	e002      	b.n	8004b7c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004b76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b7c:	687b      	ldr	r3, [r7, #4]
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20000214 	.word	0x20000214

08004b8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b08e      	sub	sp, #56	@ 0x38
 8004b90:	af04      	add	r7, sp, #16
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b9c:	f3ef 8305 	mrs	r3, IPSR
 8004ba0:	617b      	str	r3, [r7, #20]
  return(result);
 8004ba2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d17e      	bne.n	8004ca6 <osThreadNew+0x11a>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d07b      	beq.n	8004ca6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004bae:	2380      	movs	r3, #128	@ 0x80
 8004bb0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004bb2:	2318      	movs	r3, #24
 8004bb4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004bba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bbe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d045      	beq.n	8004c52 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d002      	beq.n	8004bd4 <osThreadNew+0x48>
        name = attr->name;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d002      	beq.n	8004be2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d008      	beq.n	8004bfa <osThreadNew+0x6e>
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	2b38      	cmp	r3, #56	@ 0x38
 8004bec:	d805      	bhi.n	8004bfa <osThreadNew+0x6e>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <osThreadNew+0x72>
        return (NULL);
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	e054      	b.n	8004ca8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	089b      	lsrs	r3, r3, #2
 8004c0c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00e      	beq.n	8004c34 <osThreadNew+0xa8>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	2b5b      	cmp	r3, #91	@ 0x5b
 8004c1c:	d90a      	bls.n	8004c34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d006      	beq.n	8004c34 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <osThreadNew+0xa8>
        mem = 1;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	61bb      	str	r3, [r7, #24]
 8004c32:	e010      	b.n	8004c56 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10c      	bne.n	8004c56 <osThreadNew+0xca>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d108      	bne.n	8004c56 <osThreadNew+0xca>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d104      	bne.n	8004c56 <osThreadNew+0xca>
          mem = 0;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61bb      	str	r3, [r7, #24]
 8004c50:	e001      	b.n	8004c56 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004c52:	2300      	movs	r3, #0
 8004c54:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d110      	bne.n	8004c7e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c64:	9202      	str	r2, [sp, #8]
 8004c66:	9301      	str	r3, [sp, #4]
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	6a3a      	ldr	r2, [r7, #32]
 8004c70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f001 fc06 	bl	8006484 <xTaskCreateStatic>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	e013      	b.n	8004ca6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d110      	bne.n	8004ca6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004c84:	6a3b      	ldr	r3, [r7, #32]
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	f107 0310 	add.w	r3, r7, #16
 8004c8c:	9301      	str	r3, [sp, #4]
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f001 fc54 	bl	8006544 <xTaskCreate>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d001      	beq.n	8004ca6 <osThreadNew+0x11a>
            hTask = NULL;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004ca6:	693b      	ldr	r3, [r7, #16]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3728      	adds	r7, #40	@ 0x28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cbc:	f3ef 8305 	mrs	r3, IPSR
 8004cc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8004cc8:	f06f 0305 	mvn.w	r3, #5
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	e00b      	b.n	8004ce8 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d103      	bne.n	8004cde <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8004cd6:	f06f 0303 	mvn.w	r3, #3
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	e004      	b.n	8004ce8 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8004ce2:	6938      	ldr	r0, [r7, #16]
 8004ce4:	f001 fdaa 	bl	800683c <vTaskSuspend>
  }

  return (stat);
 8004ce8:	697b      	ldr	r3, [r7, #20]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cfa:	f3ef 8305 	mrs	r3, IPSR
 8004cfe:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d00:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <osDelay+0x1c>
    stat = osErrorISR;
 8004d06:	f06f 0305 	mvn.w	r3, #5
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	e007      	b.n	8004d1e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <osDelay+0x2c>
      vTaskDelay(ticks);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f001 fd59 	bl	80067d0 <vTaskDelay>
    }
  }

  return (stat);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b088      	sub	sp, #32
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004d30:	2300      	movs	r3, #0
 8004d32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d34:	f3ef 8305 	mrs	r3, IPSR
 8004d38:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d3a:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d174      	bne.n	8004e2a <osMutexNew+0x102>
    if (attr != NULL) {
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <osMutexNew+0x26>
      type = attr->attr_bits;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	61bb      	str	r3, [r7, #24]
 8004d4c:	e001      	b.n	8004d52 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d002      	beq.n	8004d62 <osMutexNew+0x3a>
      rmtx = 1U;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	617b      	str	r3, [r7, #20]
 8004d60:	e001      	b.n	8004d66 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	f003 0308 	and.w	r3, r3, #8
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d15c      	bne.n	8004e2a <osMutexNew+0x102>
      mem = -1;
 8004d70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d74:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d015      	beq.n	8004da8 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d006      	beq.n	8004d92 <osMutexNew+0x6a>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	2b4f      	cmp	r3, #79	@ 0x4f
 8004d8a:	d902      	bls.n	8004d92 <osMutexNew+0x6a>
          mem = 1;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	613b      	str	r3, [r7, #16]
 8004d90:	e00c      	b.n	8004dac <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d108      	bne.n	8004dac <osMutexNew+0x84>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d104      	bne.n	8004dac <osMutexNew+0x84>
            mem = 0;
 8004da2:	2300      	movs	r3, #0
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	e001      	b.n	8004dac <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d112      	bne.n	8004dd8 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d007      	beq.n	8004dc8 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	2004      	movs	r0, #4
 8004dc0:	f000 fbf5 	bl	80055ae <xQueueCreateMutexStatic>
 8004dc4:	61f8      	str	r0, [r7, #28]
 8004dc6:	e016      	b.n	8004df6 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	4619      	mov	r1, r3
 8004dce:	2001      	movs	r0, #1
 8004dd0:	f000 fbed 	bl	80055ae <xQueueCreateMutexStatic>
 8004dd4:	61f8      	str	r0, [r7, #28]
 8004dd6:	e00e      	b.n	8004df6 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10b      	bne.n	8004df6 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d004      	beq.n	8004dee <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004de4:	2004      	movs	r0, #4
 8004de6:	f000 fbca 	bl	800557e <xQueueCreateMutex>
 8004dea:	61f8      	str	r0, [r7, #28]
 8004dec:	e003      	b.n	8004df6 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004dee:	2001      	movs	r0, #1
 8004df0:	f000 fbc5 	bl	800557e <xQueueCreateMutex>
 8004df4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00c      	beq.n	8004e16 <osMutexNew+0xee>
        if (attr != NULL) {
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <osMutexNew+0xe2>
          name = attr->name;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	60fb      	str	r3, [r7, #12]
 8004e08:	e001      	b.n	8004e0e <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004e0e:	68f9      	ldr	r1, [r7, #12]
 8004e10:	69f8      	ldr	r0, [r7, #28]
 8004e12:	f001 fab1 	bl	8006378 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d006      	beq.n	8004e2a <osMutexNew+0x102>
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004e2a:	69fb      	ldr	r3, [r7, #28]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3720      	adds	r7, #32
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f023 0301 	bic.w	r3, r3, #1
 8004e44:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e52:	f3ef 8305 	mrs	r3, IPSR
 8004e56:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e58:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004e5e:	f06f 0305 	mvn.w	r3, #5
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	e02c      	b.n	8004ec0 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d103      	bne.n	8004e74 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004e6c:	f06f 0303 	mvn.w	r3, #3
 8004e70:	617b      	str	r3, [r7, #20]
 8004e72:	e025      	b.n	8004ec0 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d011      	beq.n	8004e9e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004e7a:	6839      	ldr	r1, [r7, #0]
 8004e7c:	6938      	ldr	r0, [r7, #16]
 8004e7e:	f000 fbe6 	bl	800564e <xQueueTakeMutexRecursive>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d01b      	beq.n	8004ec0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004e8e:	f06f 0301 	mvn.w	r3, #1
 8004e92:	617b      	str	r3, [r7, #20]
 8004e94:	e014      	b.n	8004ec0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004e96:	f06f 0302 	mvn.w	r3, #2
 8004e9a:	617b      	str	r3, [r7, #20]
 8004e9c:	e010      	b.n	8004ec0 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004e9e:	6839      	ldr	r1, [r7, #0]
 8004ea0:	6938      	ldr	r0, [r7, #16]
 8004ea2:	f000 ff8b 	bl	8005dbc <xQueueSemaphoreTake>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d009      	beq.n	8004ec0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004eb2:	f06f 0301 	mvn.w	r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	e002      	b.n	8004ec0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004eba:	f06f 0302 	mvn.w	r3, #2
 8004ebe:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004ec0:	697b      	ldr	r3, [r7, #20]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b086      	sub	sp, #24
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f023 0301 	bic.w	r3, r3, #1
 8004ed8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ee6:	f3ef 8305 	mrs	r3, IPSR
 8004eea:	60bb      	str	r3, [r7, #8]
  return(result);
 8004eec:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <osMutexRelease+0x30>
    stat = osErrorISR;
 8004ef2:	f06f 0305 	mvn.w	r3, #5
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	e01f      	b.n	8004f3a <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d103      	bne.n	8004f08 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004f00:	f06f 0303 	mvn.w	r3, #3
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	e018      	b.n	8004f3a <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d009      	beq.n	8004f22 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004f0e:	6938      	ldr	r0, [r7, #16]
 8004f10:	f000 fb68 	bl	80055e4 <xQueueGiveMutexRecursive>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d00f      	beq.n	8004f3a <osMutexRelease+0x70>
        stat = osErrorResource;
 8004f1a:	f06f 0302 	mvn.w	r3, #2
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	e00b      	b.n	8004f3a <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004f22:	2300      	movs	r3, #0
 8004f24:	2200      	movs	r2, #0
 8004f26:	2100      	movs	r1, #0
 8004f28:	6938      	ldr	r0, [r7, #16]
 8004f2a:	f000 fc35 	bl	8005798 <xQueueGenericSend>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d002      	beq.n	8004f3a <osMutexRelease+0x70>
        stat = osErrorResource;
 8004f34:	f06f 0302 	mvn.w	r3, #2
 8004f38:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004f3a:	697b      	ldr	r3, [r7, #20]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3718      	adds	r7, #24
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	@ 0x28
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f54:	f3ef 8305 	mrs	r3, IPSR
 8004f58:	613b      	str	r3, [r7, #16]
  return(result);
 8004f5a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d175      	bne.n	800504c <osSemaphoreNew+0x108>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d072      	beq.n	800504c <osSemaphoreNew+0x108>
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d86e      	bhi.n	800504c <osSemaphoreNew+0x108>
    mem = -1;
 8004f6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f72:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d015      	beq.n	8004fa6 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d006      	beq.n	8004f90 <osSemaphoreNew+0x4c>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	2b4f      	cmp	r3, #79	@ 0x4f
 8004f88:	d902      	bls.n	8004f90 <osSemaphoreNew+0x4c>
        mem = 1;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	61bb      	str	r3, [r7, #24]
 8004f8e:	e00c      	b.n	8004faa <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d108      	bne.n	8004faa <osSemaphoreNew+0x66>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d104      	bne.n	8004faa <osSemaphoreNew+0x66>
          mem = 0;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	61bb      	str	r3, [r7, #24]
 8004fa4:	e001      	b.n	8004faa <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb0:	d04c      	beq.n	800504c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d128      	bne.n	800500a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d10a      	bne.n	8004fd4 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	2203      	movs	r2, #3
 8004fc4:	9200      	str	r2, [sp, #0]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	2100      	movs	r1, #0
 8004fca:	2001      	movs	r0, #1
 8004fcc:	f000 f9e2 	bl	8005394 <xQueueGenericCreateStatic>
 8004fd0:	61f8      	str	r0, [r7, #28]
 8004fd2:	e005      	b.n	8004fe0 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004fd4:	2203      	movs	r2, #3
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	2001      	movs	r0, #1
 8004fda:	f000 fa58 	bl	800548e <xQueueGenericCreate>
 8004fde:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d022      	beq.n	800502c <osSemaphoreNew+0xe8>
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01f      	beq.n	800502c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004fec:	2300      	movs	r3, #0
 8004fee:	2200      	movs	r2, #0
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	69f8      	ldr	r0, [r7, #28]
 8004ff4:	f000 fbd0 	bl	8005798 <xQueueGenericSend>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d016      	beq.n	800502c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004ffe:	69f8      	ldr	r0, [r7, #28]
 8005000:	f001 f86e 	bl	80060e0 <vQueueDelete>
            hSemaphore = NULL;
 8005004:	2300      	movs	r3, #0
 8005006:	61fb      	str	r3, [r7, #28]
 8005008:	e010      	b.n	800502c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d108      	bne.n	8005022 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	461a      	mov	r2, r3
 8005016:	68b9      	ldr	r1, [r7, #8]
 8005018:	68f8      	ldr	r0, [r7, #12]
 800501a:	f000 fb4f 	bl	80056bc <xQueueCreateCountingSemaphoreStatic>
 800501e:	61f8      	str	r0, [r7, #28]
 8005020:	e004      	b.n	800502c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005022:	68b9      	ldr	r1, [r7, #8]
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f000 fb82 	bl	800572e <xQueueCreateCountingSemaphore>
 800502a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00c      	beq.n	800504c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <osSemaphoreNew+0xfc>
          name = attr->name;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	617b      	str	r3, [r7, #20]
 800503e:	e001      	b.n	8005044 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8005040:	2300      	movs	r3, #0
 8005042:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005044:	6979      	ldr	r1, [r7, #20]
 8005046:	69f8      	ldr	r0, [r7, #28]
 8005048:	f001 f996 	bl	8006378 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800504c:	69fb      	ldr	r3, [r7, #28]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3720      	adds	r7, #32
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
	...

08005058 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005066:	2300      	movs	r3, #0
 8005068:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d103      	bne.n	8005078 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005070:	f06f 0303 	mvn.w	r3, #3
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	e039      	b.n	80050ec <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005078:	f3ef 8305 	mrs	r3, IPSR
 800507c:	60fb      	str	r3, [r7, #12]
  return(result);
 800507e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005080:	2b00      	cmp	r3, #0
 8005082:	d022      	beq.n	80050ca <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d003      	beq.n	8005092 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800508a:	f06f 0303 	mvn.w	r3, #3
 800508e:	617b      	str	r3, [r7, #20]
 8005090:	e02c      	b.n	80050ec <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005092:	2300      	movs	r3, #0
 8005094:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005096:	f107 0308 	add.w	r3, r7, #8
 800509a:	461a      	mov	r2, r3
 800509c:	2100      	movs	r1, #0
 800509e:	6938      	ldr	r0, [r7, #16]
 80050a0:	f000 ff9c 	bl	8005fdc <xQueueReceiveFromISR>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d003      	beq.n	80050b2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80050aa:	f06f 0302 	mvn.w	r3, #2
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	e01c      	b.n	80050ec <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d019      	beq.n	80050ec <osSemaphoreAcquire+0x94>
 80050b8:	4b0f      	ldr	r3, [pc, #60]	@ (80050f8 <osSemaphoreAcquire+0xa0>)
 80050ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	e010      	b.n	80050ec <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80050ca:	6839      	ldr	r1, [r7, #0]
 80050cc:	6938      	ldr	r0, [r7, #16]
 80050ce:	f000 fe75 	bl	8005dbc <xQueueSemaphoreTake>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d009      	beq.n	80050ec <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d003      	beq.n	80050e6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80050de:	f06f 0301 	mvn.w	r3, #1
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	e002      	b.n	80050ec <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80050e6:	f06f 0302 	mvn.w	r3, #2
 80050ea:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80050ec:	697b      	ldr	r3, [r7, #20]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	e000ed04 	.word	0xe000ed04

080050fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4a06      	ldr	r2, [pc, #24]	@ (8005124 <vApplicationGetIdleTaskMemory+0x28>)
 800510c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	4a05      	ldr	r2, [pc, #20]	@ (8005128 <vApplicationGetIdleTaskMemory+0x2c>)
 8005112:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2280      	movs	r2, #128	@ 0x80
 8005118:	601a      	str	r2, [r3, #0]
}
 800511a:	bf00      	nop
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr
 8005124:	20000218 	.word	0x20000218
 8005128:	20000274 	.word	0x20000274

0800512c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	4a07      	ldr	r2, [pc, #28]	@ (8005158 <vApplicationGetTimerTaskMemory+0x2c>)
 800513c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	4a06      	ldr	r2, [pc, #24]	@ (800515c <vApplicationGetTimerTaskMemory+0x30>)
 8005142:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800514a:	601a      	str	r2, [r3, #0]
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	20000474 	.word	0x20000474
 800515c:	200004d0 	.word	0x200004d0

08005160 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f103 0208 	add.w	r2, r3, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005178:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f103 0208 	add.w	r2, r3, #8
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f103 0208 	add.w	r2, r3, #8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	bc80      	pop	{r7}
 800519c:	4770      	bx	lr

0800519e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800519e:	b480      	push	{r7}
 80051a0:	b083      	sub	sp, #12
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bc80      	pop	{r7}
 80051b4:	4770      	bx	lr

080051b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051b6:	b480      	push	{r7}
 80051b8:	b085      	sub	sp, #20
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	601a      	str	r2, [r3, #0]
}
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bc80      	pop	{r7}
 80051fa:	4770      	bx	lr

080051fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005212:	d103      	bne.n	800521c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	e00c      	b.n	8005236 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	3308      	adds	r3, #8
 8005220:	60fb      	str	r3, [r7, #12]
 8005222:	e002      	b.n	800522a <vListInsert+0x2e>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	429a      	cmp	r2, r3
 8005234:	d2f6      	bcs.n	8005224 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	1c5a      	adds	r2, r3, #1
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	601a      	str	r2, [r3, #0]
}
 8005262:	bf00      	nop
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	bc80      	pop	{r7}
 800526a:	4770      	bx	lr

0800526c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	6892      	ldr	r2, [r2, #8]
 8005282:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	6852      	ldr	r2, [r2, #4]
 800528c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	429a      	cmp	r2, r3
 8005296:	d103      	bne.n	80052a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	1e5a      	subs	r2, r3, #1
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr
	...

080052c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10b      	bne.n	80052ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80052d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d8:	f383 8811 	msr	BASEPRI, r3
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80052e6:	bf00      	nop
 80052e8:	bf00      	nop
 80052ea:	e7fd      	b.n	80052e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80052ec:	f002 fd9e 	bl	8007e2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f8:	68f9      	ldr	r1, [r7, #12]
 80052fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80052fc:	fb01 f303 	mul.w	r3, r1, r3
 8005300:	441a      	add	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800531c:	3b01      	subs	r3, #1
 800531e:	68f9      	ldr	r1, [r7, #12]
 8005320:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005322:	fb01 f303 	mul.w	r3, r1, r3
 8005326:	441a      	add	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	22ff      	movs	r2, #255	@ 0xff
 8005330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	22ff      	movs	r2, #255	@ 0xff
 8005338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d114      	bne.n	800536c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d01a      	beq.n	8005380 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	3310      	adds	r3, #16
 800534e:	4618      	mov	r0, r3
 8005350:	f001 fd76 	bl	8006e40 <xTaskRemoveFromEventList>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d012      	beq.n	8005380 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800535a:	4b0d      	ldr	r3, [pc, #52]	@ (8005390 <xQueueGenericReset+0xd0>)
 800535c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	e009      	b.n	8005380 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	3310      	adds	r3, #16
 8005370:	4618      	mov	r0, r3
 8005372:	f7ff fef5 	bl	8005160 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	3324      	adds	r3, #36	@ 0x24
 800537a:	4618      	mov	r0, r3
 800537c:	f7ff fef0 	bl	8005160 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005380:	f002 fd84 	bl	8007e8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005384:	2301      	movs	r3, #1
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	e000ed04 	.word	0xe000ed04

08005394 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005394:	b580      	push	{r7, lr}
 8005396:	b08e      	sub	sp, #56	@ 0x38
 8005398:	af02      	add	r7, sp, #8
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10b      	bne.n	80053c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80053a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ac:	f383 8811 	msr	BASEPRI, r3
 80053b0:	f3bf 8f6f 	isb	sy
 80053b4:	f3bf 8f4f 	dsb	sy
 80053b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053ba:	bf00      	nop
 80053bc:	bf00      	nop
 80053be:	e7fd      	b.n	80053bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80053c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ca:	f383 8811 	msr	BASEPRI, r3
 80053ce:	f3bf 8f6f 	isb	sy
 80053d2:	f3bf 8f4f 	dsb	sy
 80053d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80053d8:	bf00      	nop
 80053da:	bf00      	nop
 80053dc:	e7fd      	b.n	80053da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d002      	beq.n	80053ea <xQueueGenericCreateStatic+0x56>
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <xQueueGenericCreateStatic+0x5a>
 80053ea:	2301      	movs	r3, #1
 80053ec:	e000      	b.n	80053f0 <xQueueGenericCreateStatic+0x5c>
 80053ee:	2300      	movs	r3, #0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10b      	bne.n	800540c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80053f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	623b      	str	r3, [r7, #32]
}
 8005406:	bf00      	nop
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d102      	bne.n	8005418 <xQueueGenericCreateStatic+0x84>
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <xQueueGenericCreateStatic+0x88>
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <xQueueGenericCreateStatic+0x8a>
 800541c:	2300      	movs	r3, #0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10b      	bne.n	800543a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	61fb      	str	r3, [r7, #28]
}
 8005434:	bf00      	nop
 8005436:	bf00      	nop
 8005438:	e7fd      	b.n	8005436 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800543a:	2350      	movs	r3, #80	@ 0x50
 800543c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2b50      	cmp	r3, #80	@ 0x50
 8005442:	d00b      	beq.n	800545c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	61bb      	str	r3, [r7, #24]
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	e7fd      	b.n	8005458 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800545c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00d      	beq.n	8005484 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005470:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	4613      	mov	r3, r2
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	68b9      	ldr	r1, [r7, #8]
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 f840 	bl	8005504 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005486:	4618      	mov	r0, r3
 8005488:	3730      	adds	r7, #48	@ 0x30
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800548e:	b580      	push	{r7, lr}
 8005490:	b08a      	sub	sp, #40	@ 0x28
 8005492:	af02      	add	r7, sp, #8
 8005494:	60f8      	str	r0, [r7, #12]
 8005496:	60b9      	str	r1, [r7, #8]
 8005498:	4613      	mov	r3, r2
 800549a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10b      	bne.n	80054ba <xQueueGenericCreate+0x2c>
	__asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	613b      	str	r3, [r7, #16]
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop
 80054b8:	e7fd      	b.n	80054b6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	fb02 f303 	mul.w	r3, r2, r3
 80054c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	3350      	adds	r3, #80	@ 0x50
 80054c8:	4618      	mov	r0, r3
 80054ca:	f002 fdb1 	bl	8008030 <pvPortMalloc>
 80054ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d011      	beq.n	80054fa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	3350      	adds	r3, #80	@ 0x50
 80054de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80054e8:	79fa      	ldrb	r2, [r7, #7]
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	4613      	mov	r3, r2
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	68b9      	ldr	r1, [r7, #8]
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f000 f805 	bl	8005504 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80054fa:	69bb      	ldr	r3, [r7, #24]
	}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3720      	adds	r7, #32
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
 8005510:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d103      	bne.n	8005520 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	69ba      	ldr	r2, [r7, #24]
 800551c:	601a      	str	r2, [r3, #0]
 800551e:	e002      	b.n	8005526 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005532:	2101      	movs	r1, #1
 8005534:	69b8      	ldr	r0, [r7, #24]
 8005536:	f7ff fec3 	bl	80052c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	78fa      	ldrb	r2, [r7, #3]
 800553e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005542:	bf00      	nop
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800554a:	b580      	push	{r7, lr}
 800554c:	b082      	sub	sp, #8
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00e      	beq.n	8005576 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800556a:	2300      	movs	r3, #0
 800556c:	2200      	movs	r2, #0
 800556e:	2100      	movs	r1, #0
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f911 	bl	8005798 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005576:	bf00      	nop
 8005578:	3708      	adds	r7, #8
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800557e:	b580      	push	{r7, lr}
 8005580:	b086      	sub	sp, #24
 8005582:	af00      	add	r7, sp, #0
 8005584:	4603      	mov	r3, r0
 8005586:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005588:	2301      	movs	r3, #1
 800558a:	617b      	str	r3, [r7, #20]
 800558c:	2300      	movs	r3, #0
 800558e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	461a      	mov	r2, r3
 8005594:	6939      	ldr	r1, [r7, #16]
 8005596:	6978      	ldr	r0, [r7, #20]
 8005598:	f7ff ff79 	bl	800548e <xQueueGenericCreate>
 800559c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f7ff ffd3 	bl	800554a <prvInitialiseMutex>

		return xNewQueue;
 80055a4:	68fb      	ldr	r3, [r7, #12]
	}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b088      	sub	sp, #32
 80055b2:	af02      	add	r7, sp, #8
 80055b4:	4603      	mov	r3, r0
 80055b6:	6039      	str	r1, [r7, #0]
 80055b8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80055ba:	2301      	movs	r3, #1
 80055bc:	617b      	str	r3, [r7, #20]
 80055be:	2300      	movs	r3, #0
 80055c0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80055c2:	79fb      	ldrb	r3, [r7, #7]
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2200      	movs	r2, #0
 80055ca:	6939      	ldr	r1, [r7, #16]
 80055cc:	6978      	ldr	r0, [r7, #20]
 80055ce:	f7ff fee1 	bl	8005394 <xQueueGenericCreateStatic>
 80055d2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f7ff ffb8 	bl	800554a <prvInitialiseMutex>

		return xNewQueue;
 80055da:	68fb      	ldr	r3, [r7, #12]
	}
 80055dc:	4618      	mov	r0, r3
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80055e4:	b590      	push	{r4, r7, lr}
 80055e6:	b087      	sub	sp, #28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10b      	bne.n	800560e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80055f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055fa:	f383 8811 	msr	BASEPRI, r3
 80055fe:	f3bf 8f6f 	isb	sy
 8005602:	f3bf 8f4f 	dsb	sy
 8005606:	60fb      	str	r3, [r7, #12]
}
 8005608:	bf00      	nop
 800560a:	bf00      	nop
 800560c:	e7fd      	b.n	800560a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	689c      	ldr	r4, [r3, #8]
 8005612:	f001 fdd5 	bl	80071c0 <xTaskGetCurrentTaskHandle>
 8005616:	4603      	mov	r3, r0
 8005618:	429c      	cmp	r4, r3
 800561a:	d111      	bne.n	8005640 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	1e5a      	subs	r2, r3, #1
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800562e:	2300      	movs	r3, #0
 8005630:	2200      	movs	r2, #0
 8005632:	2100      	movs	r1, #0
 8005634:	6938      	ldr	r0, [r7, #16]
 8005636:	f000 f8af 	bl	8005798 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800563a:	2301      	movs	r3, #1
 800563c:	617b      	str	r3, [r7, #20]
 800563e:	e001      	b.n	8005644 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005640:	2300      	movs	r3, #0
 8005642:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005644:	697b      	ldr	r3, [r7, #20]
	}
 8005646:	4618      	mov	r0, r3
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	bd90      	pop	{r4, r7, pc}

0800564e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800564e:	b590      	push	{r4, r7, lr}
 8005650:	b087      	sub	sp, #28
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
 8005656:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10b      	bne.n	800567a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8005662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005666:	f383 8811 	msr	BASEPRI, r3
 800566a:	f3bf 8f6f 	isb	sy
 800566e:	f3bf 8f4f 	dsb	sy
 8005672:	60fb      	str	r3, [r7, #12]
}
 8005674:	bf00      	nop
 8005676:	bf00      	nop
 8005678:	e7fd      	b.n	8005676 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	689c      	ldr	r4, [r3, #8]
 800567e:	f001 fd9f 	bl	80071c0 <xTaskGetCurrentTaskHandle>
 8005682:	4603      	mov	r3, r0
 8005684:	429c      	cmp	r4, r3
 8005686:	d107      	bne.n	8005698 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	1c5a      	adds	r2, r3, #1
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005692:	2301      	movs	r3, #1
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	e00c      	b.n	80056b2 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005698:	6839      	ldr	r1, [r7, #0]
 800569a:	6938      	ldr	r0, [r7, #16]
 800569c:	f000 fb8e 	bl	8005dbc <xQueueSemaphoreTake>
 80056a0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d004      	beq.n	80056b2 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	1c5a      	adds	r2, r3, #1
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80056b2:	697b      	ldr	r3, [r7, #20]
	}
 80056b4:	4618      	mov	r0, r3
 80056b6:	371c      	adds	r7, #28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd90      	pop	{r4, r7, pc}

080056bc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b08a      	sub	sp, #40	@ 0x28
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10b      	bne.n	80056e6 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	61bb      	str	r3, [r7, #24]
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d90b      	bls.n	8005706 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	617b      	str	r3, [r7, #20]
}
 8005700:	bf00      	nop
 8005702:	bf00      	nop
 8005704:	e7fd      	b.n	8005702 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005706:	2302      	movs	r3, #2
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	2100      	movs	r1, #0
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f7ff fe3f 	bl	8005394 <xQueueGenericCreateStatic>
 8005716:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005724:	69fb      	ldr	r3, [r7, #28]
	}
 8005726:	4618      	mov	r0, r3
 8005728:	3720      	adds	r7, #32
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800572e:	b580      	push	{r7, lr}
 8005730:	b086      	sub	sp, #24
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
 8005736:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10b      	bne.n	8005756 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800573e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005742:	f383 8811 	msr	BASEPRI, r3
 8005746:	f3bf 8f6f 	isb	sy
 800574a:	f3bf 8f4f 	dsb	sy
 800574e:	613b      	str	r3, [r7, #16]
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	e7fd      	b.n	8005752 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	429a      	cmp	r2, r3
 800575c:	d90b      	bls.n	8005776 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	60fb      	str	r3, [r7, #12]
}
 8005770:	bf00      	nop
 8005772:	bf00      	nop
 8005774:	e7fd      	b.n	8005772 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005776:	2202      	movs	r2, #2
 8005778:	2100      	movs	r1, #0
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7ff fe87 	bl	800548e <xQueueGenericCreate>
 8005780:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d002      	beq.n	800578e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800578e:	697b      	ldr	r3, [r7, #20]
	}
 8005790:	4618      	mov	r0, r3
 8005792:	3718      	adds	r7, #24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b08e      	sub	sp, #56	@ 0x38
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
 80057a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80057a6:	2300      	movs	r3, #0
 80057a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80057ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10b      	bne.n	80057cc <xQueueGenericSend+0x34>
	__asm volatile
 80057b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b8:	f383 8811 	msr	BASEPRI, r3
 80057bc:	f3bf 8f6f 	isb	sy
 80057c0:	f3bf 8f4f 	dsb	sy
 80057c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80057c6:	bf00      	nop
 80057c8:	bf00      	nop
 80057ca:	e7fd      	b.n	80057c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d103      	bne.n	80057da <xQueueGenericSend+0x42>
 80057d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <xQueueGenericSend+0x46>
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <xQueueGenericSend+0x48>
 80057de:	2300      	movs	r3, #0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10b      	bne.n	80057fc <xQueueGenericSend+0x64>
	__asm volatile
 80057e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e8:	f383 8811 	msr	BASEPRI, r3
 80057ec:	f3bf 8f6f 	isb	sy
 80057f0:	f3bf 8f4f 	dsb	sy
 80057f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80057f6:	bf00      	nop
 80057f8:	bf00      	nop
 80057fa:	e7fd      	b.n	80057f8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d103      	bne.n	800580a <xQueueGenericSend+0x72>
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005806:	2b01      	cmp	r3, #1
 8005808:	d101      	bne.n	800580e <xQueueGenericSend+0x76>
 800580a:	2301      	movs	r3, #1
 800580c:	e000      	b.n	8005810 <xQueueGenericSend+0x78>
 800580e:	2300      	movs	r3, #0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10b      	bne.n	800582c <xQueueGenericSend+0x94>
	__asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	623b      	str	r3, [r7, #32]
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	e7fd      	b.n	8005828 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800582c:	f001 fcd6 	bl	80071dc <xTaskGetSchedulerState>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d102      	bne.n	800583c <xQueueGenericSend+0xa4>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d101      	bne.n	8005840 <xQueueGenericSend+0xa8>
 800583c:	2301      	movs	r3, #1
 800583e:	e000      	b.n	8005842 <xQueueGenericSend+0xaa>
 8005840:	2300      	movs	r3, #0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10b      	bne.n	800585e <xQueueGenericSend+0xc6>
	__asm volatile
 8005846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584a:	f383 8811 	msr	BASEPRI, r3
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f3bf 8f4f 	dsb	sy
 8005856:	61fb      	str	r3, [r7, #28]
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	e7fd      	b.n	800585a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800585e:	f002 fae5 	bl	8007e2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800586a:	429a      	cmp	r2, r3
 800586c:	d302      	bcc.n	8005874 <xQueueGenericSend+0xdc>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b02      	cmp	r3, #2
 8005872:	d129      	bne.n	80058c8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	68b9      	ldr	r1, [r7, #8]
 8005878:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800587a:	f000 fc6c 	bl	8006156 <prvCopyDataToQueue>
 800587e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005884:	2b00      	cmp	r3, #0
 8005886:	d010      	beq.n	80058aa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	3324      	adds	r3, #36	@ 0x24
 800588c:	4618      	mov	r0, r3
 800588e:	f001 fad7 	bl	8006e40 <xTaskRemoveFromEventList>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d013      	beq.n	80058c0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005898:	4b3f      	ldr	r3, [pc, #252]	@ (8005998 <xQueueGenericSend+0x200>)
 800589a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	f3bf 8f6f 	isb	sy
 80058a8:	e00a      	b.n	80058c0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80058aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d007      	beq.n	80058c0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80058b0:	4b39      	ldr	r3, [pc, #228]	@ (8005998 <xQueueGenericSend+0x200>)
 80058b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058b6:	601a      	str	r2, [r3, #0]
 80058b8:	f3bf 8f4f 	dsb	sy
 80058bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80058c0:	f002 fae4 	bl	8007e8c <vPortExitCritical>
				return pdPASS;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e063      	b.n	8005990 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d103      	bne.n	80058d6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80058ce:	f002 fadd 	bl	8007e8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	e05c      	b.n	8005990 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80058d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d106      	bne.n	80058ea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80058dc:	f107 0314 	add.w	r3, r7, #20
 80058e0:	4618      	mov	r0, r3
 80058e2:	f001 fb11 	bl	8006f08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80058e6:	2301      	movs	r3, #1
 80058e8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80058ea:	f002 facf 	bl	8007e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80058ee:	f001 f883 	bl	80069f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80058f2:	f002 fa9b 	bl	8007e2c <vPortEnterCritical>
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058fc:	b25b      	sxtb	r3, r3
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005902:	d103      	bne.n	800590c <xQueueGenericSend+0x174>
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	2200      	movs	r2, #0
 8005908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800590c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005912:	b25b      	sxtb	r3, r3
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005918:	d103      	bne.n	8005922 <xQueueGenericSend+0x18a>
 800591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591c:	2200      	movs	r2, #0
 800591e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005922:	f002 fab3 	bl	8007e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005926:	1d3a      	adds	r2, r7, #4
 8005928:	f107 0314 	add.w	r3, r7, #20
 800592c:	4611      	mov	r1, r2
 800592e:	4618      	mov	r0, r3
 8005930:	f001 fb00 	bl	8006f34 <xTaskCheckForTimeOut>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d124      	bne.n	8005984 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800593a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800593c:	f000 fd03 	bl	8006346 <prvIsQueueFull>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d018      	beq.n	8005978 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005948:	3310      	adds	r3, #16
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	4611      	mov	r1, r2
 800594e:	4618      	mov	r0, r3
 8005950:	f001 fa24 	bl	8006d9c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005954:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005956:	f000 fc8e 	bl	8006276 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800595a:	f001 f85b 	bl	8006a14 <xTaskResumeAll>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	f47f af7c 	bne.w	800585e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005966:	4b0c      	ldr	r3, [pc, #48]	@ (8005998 <xQueueGenericSend+0x200>)
 8005968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	e772      	b.n	800585e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005978:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800597a:	f000 fc7c 	bl	8006276 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800597e:	f001 f849 	bl	8006a14 <xTaskResumeAll>
 8005982:	e76c      	b.n	800585e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005986:	f000 fc76 	bl	8006276 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800598a:	f001 f843 	bl	8006a14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800598e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005990:	4618      	mov	r0, r3
 8005992:	3738      	adds	r7, #56	@ 0x38
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	e000ed04 	.word	0xe000ed04

0800599c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b090      	sub	sp, #64	@ 0x40
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80059ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d10b      	bne.n	80059cc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80059b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059c6:	bf00      	nop
 80059c8:	bf00      	nop
 80059ca:	e7fd      	b.n	80059c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d103      	bne.n	80059da <xQueueGenericSendFromISR+0x3e>
 80059d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d101      	bne.n	80059de <xQueueGenericSendFromISR+0x42>
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <xQueueGenericSendFromISR+0x44>
 80059de:	2300      	movs	r3, #0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d10b      	bne.n	80059fc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80059e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e8:	f383 8811 	msr	BASEPRI, r3
 80059ec:	f3bf 8f6f 	isb	sy
 80059f0:	f3bf 8f4f 	dsb	sy
 80059f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80059f6:	bf00      	nop
 80059f8:	bf00      	nop
 80059fa:	e7fd      	b.n	80059f8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d103      	bne.n	8005a0a <xQueueGenericSendFromISR+0x6e>
 8005a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d101      	bne.n	8005a0e <xQueueGenericSendFromISR+0x72>
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e000      	b.n	8005a10 <xQueueGenericSendFromISR+0x74>
 8005a0e:	2300      	movs	r3, #0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	623b      	str	r3, [r7, #32]
}
 8005a26:	bf00      	nop
 8005a28:	bf00      	nop
 8005a2a:	e7fd      	b.n	8005a28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a2c:	f002 fac0 	bl	8007fb0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005a30:	f3ef 8211 	mrs	r2, BASEPRI
 8005a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	61fa      	str	r2, [r7, #28]
 8005a46:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005a48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d302      	bcc.n	8005a5e <xQueueGenericSendFromISR+0xc2>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d12f      	bne.n	8005abe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a6e:	683a      	ldr	r2, [r7, #0]
 8005a70:	68b9      	ldr	r1, [r7, #8]
 8005a72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005a74:	f000 fb6f 	bl	8006156 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005a78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a80:	d112      	bne.n	8005aa8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d016      	beq.n	8005ab8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8c:	3324      	adds	r3, #36	@ 0x24
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f001 f9d6 	bl	8006e40 <xTaskRemoveFromEventList>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00e      	beq.n	8005ab8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00b      	beq.n	8005ab8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	e007      	b.n	8005ab8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005aa8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005aac:	3301      	adds	r3, #1
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	b25a      	sxtb	r2, r3
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005abc:	e001      	b.n	8005ac2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005acc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3740      	adds	r7, #64	@ 0x40
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08e      	sub	sp, #56	@ 0x38
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10b      	bne.n	8005b04 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af0:	f383 8811 	msr	BASEPRI, r3
 8005af4:	f3bf 8f6f 	isb	sy
 8005af8:	f3bf 8f4f 	dsb	sy
 8005afc:	623b      	str	r3, [r7, #32]
}
 8005afe:	bf00      	nop
 8005b00:	bf00      	nop
 8005b02:	e7fd      	b.n	8005b00 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00b      	beq.n	8005b24 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b10:	f383 8811 	msr	BASEPRI, r3
 8005b14:	f3bf 8f6f 	isb	sy
 8005b18:	f3bf 8f4f 	dsb	sy
 8005b1c:	61fb      	str	r3, [r7, #28]
}
 8005b1e:	bf00      	nop
 8005b20:	bf00      	nop
 8005b22:	e7fd      	b.n	8005b20 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d103      	bne.n	8005b34 <xQueueGiveFromISR+0x5c>
 8005b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d101      	bne.n	8005b38 <xQueueGiveFromISR+0x60>
 8005b34:	2301      	movs	r3, #1
 8005b36:	e000      	b.n	8005b3a <xQueueGiveFromISR+0x62>
 8005b38:	2300      	movs	r3, #0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10b      	bne.n	8005b56 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b42:	f383 8811 	msr	BASEPRI, r3
 8005b46:	f3bf 8f6f 	isb	sy
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	61bb      	str	r3, [r7, #24]
}
 8005b50:	bf00      	nop
 8005b52:	bf00      	nop
 8005b54:	e7fd      	b.n	8005b52 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b56:	f002 fa2b 	bl	8007fb0 <vPortValidateInterruptPriority>
	__asm volatile
 8005b5a:	f3ef 8211 	mrs	r2, BASEPRI
 8005b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b62:	f383 8811 	msr	BASEPRI, r3
 8005b66:	f3bf 8f6f 	isb	sy
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	617a      	str	r2, [r7, #20]
 8005b70:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005b72:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d22b      	bcs.n	8005bde <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005b98:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ba0:	d112      	bne.n	8005bc8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d016      	beq.n	8005bd8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bac:	3324      	adds	r3, #36	@ 0x24
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f001 f946 	bl	8006e40 <xTaskRemoveFromEventList>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00e      	beq.n	8005bd8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d00b      	beq.n	8005bd8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	e007      	b.n	8005bd8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bcc:	3301      	adds	r3, #1
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	b25a      	sxtb	r2, r3
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bdc:	e001      	b.n	8005be2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005bde:	2300      	movs	r3, #0
 8005be0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f383 8811 	msr	BASEPRI, r3
}
 8005bec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3738      	adds	r7, #56	@ 0x38
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b08c      	sub	sp, #48	@ 0x30
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c04:	2300      	movs	r3, #0
 8005c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10b      	bne.n	8005c2a <xQueueReceive+0x32>
	__asm volatile
 8005c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c16:	f383 8811 	msr	BASEPRI, r3
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	f3bf 8f4f 	dsb	sy
 8005c22:	623b      	str	r3, [r7, #32]
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	e7fd      	b.n	8005c26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d103      	bne.n	8005c38 <xQueueReceive+0x40>
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <xQueueReceive+0x44>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e000      	b.n	8005c3e <xQueueReceive+0x46>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10b      	bne.n	8005c5a <xQueueReceive+0x62>
	__asm volatile
 8005c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c46:	f383 8811 	msr	BASEPRI, r3
 8005c4a:	f3bf 8f6f 	isb	sy
 8005c4e:	f3bf 8f4f 	dsb	sy
 8005c52:	61fb      	str	r3, [r7, #28]
}
 8005c54:	bf00      	nop
 8005c56:	bf00      	nop
 8005c58:	e7fd      	b.n	8005c56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c5a:	f001 fabf 	bl	80071dc <xTaskGetSchedulerState>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d102      	bne.n	8005c6a <xQueueReceive+0x72>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <xQueueReceive+0x76>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e000      	b.n	8005c70 <xQueueReceive+0x78>
 8005c6e:	2300      	movs	r3, #0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10b      	bne.n	8005c8c <xQueueReceive+0x94>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	61bb      	str	r3, [r7, #24]
}
 8005c86:	bf00      	nop
 8005c88:	bf00      	nop
 8005c8a:	e7fd      	b.n	8005c88 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c8c:	f002 f8ce 	bl	8007e2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d01f      	beq.n	8005cdc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ca0:	f000 fac3 	bl	800622a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca6:	1e5a      	subs	r2, r3, #1
 8005ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005caa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00f      	beq.n	8005cd4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb6:	3310      	adds	r3, #16
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f001 f8c1 	bl	8006e40 <xTaskRemoveFromEventList>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d007      	beq.n	8005cd4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cc4:	4b3c      	ldr	r3, [pc, #240]	@ (8005db8 <xQueueReceive+0x1c0>)
 8005cc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cd4:	f002 f8da 	bl	8007e8c <vPortExitCritical>
				return pdPASS;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e069      	b.n	8005db0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d103      	bne.n	8005cea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ce2:	f002 f8d3 	bl	8007e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e062      	b.n	8005db0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d106      	bne.n	8005cfe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cf0:	f107 0310 	add.w	r3, r7, #16
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f001 f907 	bl	8006f08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cfe:	f002 f8c5 	bl	8007e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d02:	f000 fe79 	bl	80069f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d06:	f002 f891 	bl	8007e2c <vPortEnterCritical>
 8005d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d10:	b25b      	sxtb	r3, r3
 8005d12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d16:	d103      	bne.n	8005d20 <xQueueReceive+0x128>
 8005d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d26:	b25b      	sxtb	r3, r3
 8005d28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d2c:	d103      	bne.n	8005d36 <xQueueReceive+0x13e>
 8005d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d36:	f002 f8a9 	bl	8007e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d3a:	1d3a      	adds	r2, r7, #4
 8005d3c:	f107 0310 	add.w	r3, r7, #16
 8005d40:	4611      	mov	r1, r2
 8005d42:	4618      	mov	r0, r3
 8005d44:	f001 f8f6 	bl	8006f34 <xTaskCheckForTimeOut>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d123      	bne.n	8005d96 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d50:	f000 fae3 	bl	800631a <prvIsQueueEmpty>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d017      	beq.n	8005d8a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5c:	3324      	adds	r3, #36	@ 0x24
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	4611      	mov	r1, r2
 8005d62:	4618      	mov	r0, r3
 8005d64:	f001 f81a 	bl	8006d9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d6a:	f000 fa84 	bl	8006276 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d6e:	f000 fe51 	bl	8006a14 <xTaskResumeAll>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d189      	bne.n	8005c8c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005d78:	4b0f      	ldr	r3, [pc, #60]	@ (8005db8 <xQueueReceive+0x1c0>)
 8005d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	f3bf 8f6f 	isb	sy
 8005d88:	e780      	b.n	8005c8c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005d8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d8c:	f000 fa73 	bl	8006276 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d90:	f000 fe40 	bl	8006a14 <xTaskResumeAll>
 8005d94:	e77a      	b.n	8005c8c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005d96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d98:	f000 fa6d 	bl	8006276 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d9c:	f000 fe3a 	bl	8006a14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005da0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005da2:	f000 faba 	bl	800631a <prvIsQueueEmpty>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f43f af6f 	beq.w	8005c8c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005dae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3730      	adds	r7, #48	@ 0x30
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	e000ed04 	.word	0xe000ed04

08005dbc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08e      	sub	sp, #56	@ 0x38
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10b      	bne.n	8005df0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ddc:	f383 8811 	msr	BASEPRI, r3
 8005de0:	f3bf 8f6f 	isb	sy
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	623b      	str	r3, [r7, #32]
}
 8005dea:	bf00      	nop
 8005dec:	bf00      	nop
 8005dee:	e7fd      	b.n	8005dec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00b      	beq.n	8005e10 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfc:	f383 8811 	msr	BASEPRI, r3
 8005e00:	f3bf 8f6f 	isb	sy
 8005e04:	f3bf 8f4f 	dsb	sy
 8005e08:	61fb      	str	r3, [r7, #28]
}
 8005e0a:	bf00      	nop
 8005e0c:	bf00      	nop
 8005e0e:	e7fd      	b.n	8005e0c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e10:	f001 f9e4 	bl	80071dc <xTaskGetSchedulerState>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d102      	bne.n	8005e20 <xQueueSemaphoreTake+0x64>
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <xQueueSemaphoreTake+0x68>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e000      	b.n	8005e26 <xQueueSemaphoreTake+0x6a>
 8005e24:	2300      	movs	r3, #0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d10b      	bne.n	8005e42 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2e:	f383 8811 	msr	BASEPRI, r3
 8005e32:	f3bf 8f6f 	isb	sy
 8005e36:	f3bf 8f4f 	dsb	sy
 8005e3a:	61bb      	str	r3, [r7, #24]
}
 8005e3c:	bf00      	nop
 8005e3e:	bf00      	nop
 8005e40:	e7fd      	b.n	8005e3e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e42:	f001 fff3 	bl	8007e2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d024      	beq.n	8005e9c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e54:	1e5a      	subs	r2, r3, #1
 8005e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e58:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d104      	bne.n	8005e6c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005e62:	f001 fb35 	bl	80074d0 <pvTaskIncrementMutexHeldCount>
 8005e66:	4602      	mov	r2, r0
 8005e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00f      	beq.n	8005e94 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e76:	3310      	adds	r3, #16
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f000 ffe1 	bl	8006e40 <xTaskRemoveFromEventList>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d007      	beq.n	8005e94 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e84:	4b54      	ldr	r3, [pc, #336]	@ (8005fd8 <xQueueSemaphoreTake+0x21c>)
 8005e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	f3bf 8f4f 	dsb	sy
 8005e90:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e94:	f001 fffa 	bl	8007e8c <vPortExitCritical>
				return pdPASS;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e098      	b.n	8005fce <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d112      	bne.n	8005ec8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00b      	beq.n	8005ec0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eac:	f383 8811 	msr	BASEPRI, r3
 8005eb0:	f3bf 8f6f 	isb	sy
 8005eb4:	f3bf 8f4f 	dsb	sy
 8005eb8:	617b      	str	r3, [r7, #20]
}
 8005eba:	bf00      	nop
 8005ebc:	bf00      	nop
 8005ebe:	e7fd      	b.n	8005ebc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005ec0:	f001 ffe4 	bl	8007e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e082      	b.n	8005fce <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d106      	bne.n	8005edc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ece:	f107 030c 	add.w	r3, r7, #12
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f001 f818 	bl	8006f08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005edc:	f001 ffd6 	bl	8007e8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ee0:	f000 fd8a 	bl	80069f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ee4:	f001 ffa2 	bl	8007e2c <vPortEnterCritical>
 8005ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005eee:	b25b      	sxtb	r3, r3
 8005ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ef4:	d103      	bne.n	8005efe <xQueueSemaphoreTake+0x142>
 8005ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f04:	b25b      	sxtb	r3, r3
 8005f06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f0a:	d103      	bne.n	8005f14 <xQueueSemaphoreTake+0x158>
 8005f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f14:	f001 ffba 	bl	8007e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f18:	463a      	mov	r2, r7
 8005f1a:	f107 030c 	add.w	r3, r7, #12
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f001 f807 	bl	8006f34 <xTaskCheckForTimeOut>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d132      	bne.n	8005f92 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f2e:	f000 f9f4 	bl	800631a <prvIsQueueEmpty>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d026      	beq.n	8005f86 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d109      	bne.n	8005f54 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005f40:	f001 ff74 	bl	8007e2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f001 f965 	bl	8007218 <xTaskPriorityInherit>
 8005f4e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005f50:	f001 ff9c 	bl	8007e8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f56:	3324      	adds	r3, #36	@ 0x24
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f000 ff1d 	bl	8006d9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f64:	f000 f987 	bl	8006276 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f68:	f000 fd54 	bl	8006a14 <xTaskResumeAll>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f47f af67 	bne.w	8005e42 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005f74:	4b18      	ldr	r3, [pc, #96]	@ (8005fd8 <xQueueSemaphoreTake+0x21c>)
 8005f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	f3bf 8f6f 	isb	sy
 8005f84:	e75d      	b.n	8005e42 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005f86:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f88:	f000 f975 	bl	8006276 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f8c:	f000 fd42 	bl	8006a14 <xTaskResumeAll>
 8005f90:	e757      	b.n	8005e42 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005f92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f94:	f000 f96f 	bl	8006276 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f98:	f000 fd3c 	bl	8006a14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f9e:	f000 f9bc 	bl	800631a <prvIsQueueEmpty>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f43f af4c 	beq.w	8005e42 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00d      	beq.n	8005fcc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005fb0:	f001 ff3c 	bl	8007e2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005fb4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005fb6:	f000 f8b7 	bl	8006128 <prvGetDisinheritPriorityAfterTimeout>
 8005fba:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f001 fa00 	bl	80073c8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005fc8:	f001 ff60 	bl	8007e8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005fcc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3738      	adds	r7, #56	@ 0x38
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	e000ed04 	.word	0xe000ed04

08005fdc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b08e      	sub	sp, #56	@ 0x38
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10b      	bne.n	800600a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff6:	f383 8811 	msr	BASEPRI, r3
 8005ffa:	f3bf 8f6f 	isb	sy
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	623b      	str	r3, [r7, #32]
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	e7fd      	b.n	8006006 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d103      	bne.n	8006018 <xQueueReceiveFromISR+0x3c>
 8006010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <xQueueReceiveFromISR+0x40>
 8006018:	2301      	movs	r3, #1
 800601a:	e000      	b.n	800601e <xQueueReceiveFromISR+0x42>
 800601c:	2300      	movs	r3, #0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d10b      	bne.n	800603a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006026:	f383 8811 	msr	BASEPRI, r3
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	f3bf 8f4f 	dsb	sy
 8006032:	61fb      	str	r3, [r7, #28]
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	e7fd      	b.n	8006036 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800603a:	f001 ffb9 	bl	8007fb0 <vPortValidateInterruptPriority>
	__asm volatile
 800603e:	f3ef 8211 	mrs	r2, BASEPRI
 8006042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006046:	f383 8811 	msr	BASEPRI, r3
 800604a:	f3bf 8f6f 	isb	sy
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	61ba      	str	r2, [r7, #24]
 8006054:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006056:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006058:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800605a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800605e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006062:	2b00      	cmp	r3, #0
 8006064:	d02f      	beq.n	80060c6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800606c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006070:	68b9      	ldr	r1, [r7, #8]
 8006072:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006074:	f000 f8d9 	bl	800622a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	1e5a      	subs	r2, r3, #1
 800607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006080:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006084:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006088:	d112      	bne.n	80060b0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800608a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d016      	beq.n	80060c0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006094:	3310      	adds	r3, #16
 8006096:	4618      	mov	r0, r3
 8006098:	f000 fed2 	bl	8006e40 <xTaskRemoveFromEventList>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00e      	beq.n	80060c0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00b      	beq.n	80060c0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	e007      	b.n	80060c0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80060b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060b4:	3301      	adds	r3, #1
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	b25a      	sxtb	r2, r3
 80060ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80060c0:	2301      	movs	r3, #1
 80060c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c4:	e001      	b.n	80060ca <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f383 8811 	msr	BASEPRI, r3
}
 80060d4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80060d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3738      	adds	r7, #56	@ 0x38
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d10b      	bne.n	800610a <vQueueDelete+0x2a>
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	60bb      	str	r3, [r7, #8]
}
 8006104:	bf00      	nop
 8006106:	bf00      	nop
 8006108:	e7fd      	b.n	8006106 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 f95c 	bl	80063c8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006116:	2b00      	cmp	r3, #0
 8006118:	d102      	bne.n	8006120 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f002 f856 	bl	80081cc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006120:	bf00      	nop
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006134:	2b00      	cmp	r3, #0
 8006136:	d006      	beq.n	8006146 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006142:	60fb      	str	r3, [r7, #12]
 8006144:	e001      	b.n	800614a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006146:	2300      	movs	r3, #0
 8006148:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800614a:	68fb      	ldr	r3, [r7, #12]
	}
 800614c:	4618      	mov	r0, r3
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	bc80      	pop	{r7}
 8006154:	4770      	bx	lr

08006156 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b086      	sub	sp, #24
 800615a:	af00      	add	r7, sp, #0
 800615c:	60f8      	str	r0, [r7, #12]
 800615e:	60b9      	str	r1, [r7, #8]
 8006160:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10d      	bne.n	8006190 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d14d      	bne.n	8006218 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	4618      	mov	r0, r3
 8006182:	f001 f8b1 	bl	80072e8 <xTaskPriorityDisinherit>
 8006186:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	609a      	str	r2, [r3, #8]
 800618e:	e043      	b.n	8006218 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d119      	bne.n	80061ca <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6858      	ldr	r0, [r3, #4]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619e:	461a      	mov	r2, r3
 80061a0:	68b9      	ldr	r1, [r7, #8]
 80061a2:	f002 f95d 	bl	8008460 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	685a      	ldr	r2, [r3, #4]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ae:	441a      	add	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d32b      	bcc.n	8006218 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	605a      	str	r2, [r3, #4]
 80061c8:	e026      	b.n	8006218 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	68d8      	ldr	r0, [r3, #12]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d2:	461a      	mov	r2, r3
 80061d4:	68b9      	ldr	r1, [r7, #8]
 80061d6:	f002 f943 	bl	8008460 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	68da      	ldr	r2, [r3, #12]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e2:	425b      	negs	r3, r3
 80061e4:	441a      	add	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d207      	bcs.n	8006206 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	689a      	ldr	r2, [r3, #8]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fe:	425b      	negs	r3, r3
 8006200:	441a      	add	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b02      	cmp	r3, #2
 800620a:	d105      	bne.n	8006218 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	3b01      	subs	r3, #1
 8006216:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1c5a      	adds	r2, r3, #1
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006220:	697b      	ldr	r3, [r7, #20]
}
 8006222:	4618      	mov	r0, r3
 8006224:	3718      	adds	r7, #24
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b082      	sub	sp, #8
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
 8006232:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006238:	2b00      	cmp	r3, #0
 800623a:	d018      	beq.n	800626e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006244:	441a      	add	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68da      	ldr	r2, [r3, #12]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	429a      	cmp	r2, r3
 8006254:	d303      	bcc.n	800625e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68d9      	ldr	r1, [r3, #12]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006266:	461a      	mov	r2, r3
 8006268:	6838      	ldr	r0, [r7, #0]
 800626a:	f002 f8f9 	bl	8008460 <memcpy>
	}
}
 800626e:	bf00      	nop
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006276:	b580      	push	{r7, lr}
 8006278:	b084      	sub	sp, #16
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800627e:	f001 fdd5 	bl	8007e2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006288:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800628a:	e011      	b.n	80062b0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006290:	2b00      	cmp	r3, #0
 8006292:	d012      	beq.n	80062ba <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	3324      	adds	r3, #36	@ 0x24
 8006298:	4618      	mov	r0, r3
 800629a:	f000 fdd1 	bl	8006e40 <xTaskRemoveFromEventList>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80062a4:	f000 feaa 	bl	8006ffc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	dce9      	bgt.n	800628c <prvUnlockQueue+0x16>
 80062b8:	e000      	b.n	80062bc <prvUnlockQueue+0x46>
					break;
 80062ba:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	22ff      	movs	r2, #255	@ 0xff
 80062c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80062c4:	f001 fde2 	bl	8007e8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80062c8:	f001 fdb0 	bl	8007e2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062d2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062d4:	e011      	b.n	80062fa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d012      	beq.n	8006304 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	3310      	adds	r3, #16
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fdac 	bl	8006e40 <xTaskRemoveFromEventList>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d001      	beq.n	80062f2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80062ee:	f000 fe85 	bl	8006ffc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80062f2:	7bbb      	ldrb	r3, [r7, #14]
 80062f4:	3b01      	subs	r3, #1
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	dce9      	bgt.n	80062d6 <prvUnlockQueue+0x60>
 8006302:	e000      	b.n	8006306 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006304:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	22ff      	movs	r2, #255	@ 0xff
 800630a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800630e:	f001 fdbd 	bl	8007e8c <vPortExitCritical>
}
 8006312:	bf00      	nop
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b084      	sub	sp, #16
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006322:	f001 fd83 	bl	8007e2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632a:	2b00      	cmp	r3, #0
 800632c:	d102      	bne.n	8006334 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800632e:	2301      	movs	r3, #1
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	e001      	b.n	8006338 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006334:	2300      	movs	r3, #0
 8006336:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006338:	f001 fda8 	bl	8007e8c <vPortExitCritical>

	return xReturn;
 800633c:	68fb      	ldr	r3, [r7, #12]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006346:	b580      	push	{r7, lr}
 8006348:	b084      	sub	sp, #16
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800634e:	f001 fd6d 	bl	8007e2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635a:	429a      	cmp	r2, r3
 800635c:	d102      	bne.n	8006364 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800635e:	2301      	movs	r3, #1
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	e001      	b.n	8006368 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006364:	2300      	movs	r3, #0
 8006366:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006368:	f001 fd90 	bl	8007e8c <vPortExitCritical>

	return xReturn;
 800636c:	68fb      	ldr	r3, [r7, #12]
}
 800636e:	4618      	mov	r0, r3
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
	...

08006378 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006382:	2300      	movs	r3, #0
 8006384:	60fb      	str	r3, [r7, #12]
 8006386:	e014      	b.n	80063b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006388:	4a0e      	ldr	r2, [pc, #56]	@ (80063c4 <vQueueAddToRegistry+0x4c>)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d10b      	bne.n	80063ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006394:	490b      	ldr	r1, [pc, #44]	@ (80063c4 <vQueueAddToRegistry+0x4c>)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800639e:	4a09      	ldr	r2, [pc, #36]	@ (80063c4 <vQueueAddToRegistry+0x4c>)
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	4413      	add	r3, r2
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80063aa:	e006      	b.n	80063ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3301      	adds	r3, #1
 80063b0:	60fb      	str	r3, [r7, #12]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2b07      	cmp	r3, #7
 80063b6:	d9e7      	bls.n	8006388 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80063b8:	bf00      	nop
 80063ba:	bf00      	nop
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	bc80      	pop	{r7}
 80063c2:	4770      	bx	lr
 80063c4:	200008d0 	.word	0x200008d0

080063c8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063d0:	2300      	movs	r3, #0
 80063d2:	60fb      	str	r3, [r7, #12]
 80063d4:	e016      	b.n	8006404 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80063d6:	4a10      	ldr	r2, [pc, #64]	@ (8006418 <vQueueUnregisterQueue+0x50>)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	4413      	add	r3, r2
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d10b      	bne.n	80063fe <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80063e6:	4a0c      	ldr	r2, [pc, #48]	@ (8006418 <vQueueUnregisterQueue+0x50>)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2100      	movs	r1, #0
 80063ec:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80063f0:	4a09      	ldr	r2, [pc, #36]	@ (8006418 <vQueueUnregisterQueue+0x50>)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	00db      	lsls	r3, r3, #3
 80063f6:	4413      	add	r3, r2
 80063f8:	2200      	movs	r2, #0
 80063fa:	605a      	str	r2, [r3, #4]
				break;
 80063fc:	e006      	b.n	800640c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3301      	adds	r3, #1
 8006402:	60fb      	str	r3, [r7, #12]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b07      	cmp	r3, #7
 8006408:	d9e5      	bls.n	80063d6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800640a:	bf00      	nop
 800640c:	bf00      	nop
 800640e:	3714      	adds	r7, #20
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	200008d0 	.word	0x200008d0

0800641c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800642c:	f001 fcfe 	bl	8007e2c <vPortEnterCritical>
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006436:	b25b      	sxtb	r3, r3
 8006438:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800643c:	d103      	bne.n	8006446 <vQueueWaitForMessageRestricted+0x2a>
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800644c:	b25b      	sxtb	r3, r3
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006452:	d103      	bne.n	800645c <vQueueWaitForMessageRestricted+0x40>
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800645c:	f001 fd16 	bl	8007e8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006464:	2b00      	cmp	r3, #0
 8006466:	d106      	bne.n	8006476 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	3324      	adds	r3, #36	@ 0x24
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	68b9      	ldr	r1, [r7, #8]
 8006470:	4618      	mov	r0, r3
 8006472:	f000 fcb9 	bl	8006de8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006476:	6978      	ldr	r0, [r7, #20]
 8006478:	f7ff fefd 	bl	8006276 <prvUnlockQueue>
	}
 800647c:	bf00      	nop
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006484:	b580      	push	{r7, lr}
 8006486:	b08e      	sub	sp, #56	@ 0x38
 8006488:	af04      	add	r7, sp, #16
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10b      	bne.n	80064b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	623b      	str	r3, [r7, #32]
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	e7fd      	b.n	80064ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10b      	bne.n	80064ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80064b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	61fb      	str	r3, [r7, #28]
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	e7fd      	b.n	80064ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064ce:	235c      	movs	r3, #92	@ 0x5c
 80064d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80064d6:	d00b      	beq.n	80064f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80064d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064dc:	f383 8811 	msr	BASEPRI, r3
 80064e0:	f3bf 8f6f 	isb	sy
 80064e4:	f3bf 8f4f 	dsb	sy
 80064e8:	61bb      	str	r3, [r7, #24]
}
 80064ea:	bf00      	nop
 80064ec:	bf00      	nop
 80064ee:	e7fd      	b.n	80064ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80064f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d01e      	beq.n	8006536 <xTaskCreateStatic+0xb2>
 80064f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d01b      	beq.n	8006536 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006500:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006506:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650a:	2202      	movs	r2, #2
 800650c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006510:	2300      	movs	r3, #0
 8006512:	9303      	str	r3, [sp, #12]
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	9302      	str	r3, [sp, #8]
 8006518:	f107 0314 	add.w	r3, r7, #20
 800651c:	9301      	str	r3, [sp, #4]
 800651e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006520:	9300      	str	r3, [sp, #0]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 f850 	bl	80065ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800652e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006530:	f000 f8de 	bl	80066f0 <prvAddNewTaskToReadyList>
 8006534:	e001      	b.n	800653a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006536:	2300      	movs	r3, #0
 8006538:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800653a:	697b      	ldr	r3, [r7, #20]
	}
 800653c:	4618      	mov	r0, r3
 800653e:	3728      	adds	r7, #40	@ 0x28
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006544:	b580      	push	{r7, lr}
 8006546:	b08c      	sub	sp, #48	@ 0x30
 8006548:	af04      	add	r7, sp, #16
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	603b      	str	r3, [r7, #0]
 8006550:	4613      	mov	r3, r2
 8006552:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006554:	88fb      	ldrh	r3, [r7, #6]
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	4618      	mov	r0, r3
 800655a:	f001 fd69 	bl	8008030 <pvPortMalloc>
 800655e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00e      	beq.n	8006584 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006566:	205c      	movs	r0, #92	@ 0x5c
 8006568:	f001 fd62 	bl	8008030 <pvPortMalloc>
 800656c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	631a      	str	r2, [r3, #48]	@ 0x30
 800657a:	e005      	b.n	8006588 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800657c:	6978      	ldr	r0, [r7, #20]
 800657e:	f001 fe25 	bl	80081cc <vPortFree>
 8006582:	e001      	b.n	8006588 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006584:	2300      	movs	r3, #0
 8006586:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d017      	beq.n	80065be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006596:	88fa      	ldrh	r2, [r7, #6]
 8006598:	2300      	movs	r3, #0
 800659a:	9303      	str	r3, [sp, #12]
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	9302      	str	r3, [sp, #8]
 80065a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a2:	9301      	str	r3, [sp, #4]
 80065a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	68b9      	ldr	r1, [r7, #8]
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f80e 	bl	80065ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065b2:	69f8      	ldr	r0, [r7, #28]
 80065b4:	f000 f89c 	bl	80066f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065b8:	2301      	movs	r3, #1
 80065ba:	61bb      	str	r3, [r7, #24]
 80065bc:	e002      	b.n	80065c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80065c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065c4:	69bb      	ldr	r3, [r7, #24]
	}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3720      	adds	r7, #32
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b088      	sub	sp, #32
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	60f8      	str	r0, [r7, #12]
 80065d6:	60b9      	str	r1, [r7, #8]
 80065d8:	607a      	str	r2, [r7, #4]
 80065da:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80065dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065de:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	461a      	mov	r2, r3
 80065e6:	21a5      	movs	r1, #165	@ 0xa5
 80065e8:	f001 ff0e 	bl	8008408 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80065f6:	3b01      	subs	r3, #1
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	f023 0307 	bic.w	r3, r3, #7
 8006604:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00b      	beq.n	8006628 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	617b      	str	r3, [r7, #20]
}
 8006622:	bf00      	nop
 8006624:	bf00      	nop
 8006626:	e7fd      	b.n	8006624 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d01f      	beq.n	800666e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800662e:	2300      	movs	r3, #0
 8006630:	61fb      	str	r3, [r7, #28]
 8006632:	e012      	b.n	800665a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006634:	68ba      	ldr	r2, [r7, #8]
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	4413      	add	r3, r2
 800663a:	7819      	ldrb	r1, [r3, #0]
 800663c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	4413      	add	r3, r2
 8006642:	3334      	adds	r3, #52	@ 0x34
 8006644:	460a      	mov	r2, r1
 8006646:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	4413      	add	r3, r2
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d006      	beq.n	8006662 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	3301      	adds	r3, #1
 8006658:	61fb      	str	r3, [r7, #28]
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	2b0f      	cmp	r3, #15
 800665e:	d9e9      	bls.n	8006634 <prvInitialiseNewTask+0x66>
 8006660:	e000      	b.n	8006664 <prvInitialiseNewTask+0x96>
			{
				break;
 8006662:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006666:	2200      	movs	r2, #0
 8006668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800666c:	e003      	b.n	8006676 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800666e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006678:	2b37      	cmp	r3, #55	@ 0x37
 800667a:	d901      	bls.n	8006680 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800667c:	2337      	movs	r3, #55	@ 0x37
 800667e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006682:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006684:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006688:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800668a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800668c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668e:	2200      	movs	r2, #0
 8006690:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006694:	3304      	adds	r3, #4
 8006696:	4618      	mov	r0, r3
 8006698:	f7fe fd81 	bl	800519e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800669c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669e:	3318      	adds	r3, #24
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7fe fd7c 	bl	800519e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80066a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ae:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80066b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ba:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80066bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066be:	2200      	movs	r2, #0
 80066c0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	68f9      	ldr	r1, [r7, #12]
 80066ce:	69b8      	ldr	r0, [r7, #24]
 80066d0:	f001 fabe 	bl	8007c50 <pxPortInitialiseStack>
 80066d4:	4602      	mov	r2, r0
 80066d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066e6:	bf00      	nop
 80066e8:	3720      	adds	r7, #32
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
	...

080066f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80066f8:	f001 fb98 	bl	8007e2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80066fc:	4b2d      	ldr	r3, [pc, #180]	@ (80067b4 <prvAddNewTaskToReadyList+0xc4>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3301      	adds	r3, #1
 8006702:	4a2c      	ldr	r2, [pc, #176]	@ (80067b4 <prvAddNewTaskToReadyList+0xc4>)
 8006704:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006706:	4b2c      	ldr	r3, [pc, #176]	@ (80067b8 <prvAddNewTaskToReadyList+0xc8>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d109      	bne.n	8006722 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800670e:	4a2a      	ldr	r2, [pc, #168]	@ (80067b8 <prvAddNewTaskToReadyList+0xc8>)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006714:	4b27      	ldr	r3, [pc, #156]	@ (80067b4 <prvAddNewTaskToReadyList+0xc4>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d110      	bne.n	800673e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800671c:	f000 fc92 	bl	8007044 <prvInitialiseTaskLists>
 8006720:	e00d      	b.n	800673e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006722:	4b26      	ldr	r3, [pc, #152]	@ (80067bc <prvAddNewTaskToReadyList+0xcc>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d109      	bne.n	800673e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800672a:	4b23      	ldr	r3, [pc, #140]	@ (80067b8 <prvAddNewTaskToReadyList+0xc8>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006734:	429a      	cmp	r2, r3
 8006736:	d802      	bhi.n	800673e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006738:	4a1f      	ldr	r2, [pc, #124]	@ (80067b8 <prvAddNewTaskToReadyList+0xc8>)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800673e:	4b20      	ldr	r3, [pc, #128]	@ (80067c0 <prvAddNewTaskToReadyList+0xd0>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3301      	adds	r3, #1
 8006744:	4a1e      	ldr	r2, [pc, #120]	@ (80067c0 <prvAddNewTaskToReadyList+0xd0>)
 8006746:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006748:	4b1d      	ldr	r3, [pc, #116]	@ (80067c0 <prvAddNewTaskToReadyList+0xd0>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006754:	4b1b      	ldr	r3, [pc, #108]	@ (80067c4 <prvAddNewTaskToReadyList+0xd4>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	429a      	cmp	r2, r3
 800675a:	d903      	bls.n	8006764 <prvAddNewTaskToReadyList+0x74>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	4a18      	ldr	r2, [pc, #96]	@ (80067c4 <prvAddNewTaskToReadyList+0xd4>)
 8006762:	6013      	str	r3, [r2, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006768:	4613      	mov	r3, r2
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	4413      	add	r3, r2
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4a15      	ldr	r2, [pc, #84]	@ (80067c8 <prvAddNewTaskToReadyList+0xd8>)
 8006772:	441a      	add	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	3304      	adds	r3, #4
 8006778:	4619      	mov	r1, r3
 800677a:	4610      	mov	r0, r2
 800677c:	f7fe fd1b 	bl	80051b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006780:	f001 fb84 	bl	8007e8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006784:	4b0d      	ldr	r3, [pc, #52]	@ (80067bc <prvAddNewTaskToReadyList+0xcc>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00e      	beq.n	80067aa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800678c:	4b0a      	ldr	r3, [pc, #40]	@ (80067b8 <prvAddNewTaskToReadyList+0xc8>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006796:	429a      	cmp	r2, r3
 8006798:	d207      	bcs.n	80067aa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800679a:	4b0c      	ldr	r3, [pc, #48]	@ (80067cc <prvAddNewTaskToReadyList+0xdc>)
 800679c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067a0:	601a      	str	r2, [r3, #0]
 80067a2:	f3bf 8f4f 	dsb	sy
 80067a6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067aa:	bf00      	nop
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	20000de4 	.word	0x20000de4
 80067b8:	20000910 	.word	0x20000910
 80067bc:	20000df0 	.word	0x20000df0
 80067c0:	20000e00 	.word	0x20000e00
 80067c4:	20000dec 	.word	0x20000dec
 80067c8:	20000914 	.word	0x20000914
 80067cc:	e000ed04 	.word	0xe000ed04

080067d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80067d8:	2300      	movs	r3, #0
 80067da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d018      	beq.n	8006814 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80067e2:	4b14      	ldr	r3, [pc, #80]	@ (8006834 <vTaskDelay+0x64>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00b      	beq.n	8006802 <vTaskDelay+0x32>
	__asm volatile
 80067ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ee:	f383 8811 	msr	BASEPRI, r3
 80067f2:	f3bf 8f6f 	isb	sy
 80067f6:	f3bf 8f4f 	dsb	sy
 80067fa:	60bb      	str	r3, [r7, #8]
}
 80067fc:	bf00      	nop
 80067fe:	bf00      	nop
 8006800:	e7fd      	b.n	80067fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006802:	f000 f8f9 	bl	80069f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006806:	2100      	movs	r1, #0
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fe75 	bl	80074f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800680e:	f000 f901 	bl	8006a14 <xTaskResumeAll>
 8006812:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d107      	bne.n	800682a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800681a:	4b07      	ldr	r3, [pc, #28]	@ (8006838 <vTaskDelay+0x68>)
 800681c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800682a:	bf00      	nop
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20000e0c 	.word	0x20000e0c
 8006838:	e000ed04 	.word	0xe000ed04

0800683c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006844:	f001 faf2 	bl	8007e2c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d102      	bne.n	8006854 <vTaskSuspend+0x18>
 800684e:	4b30      	ldr	r3, [pc, #192]	@ (8006910 <vTaskSuspend+0xd4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	e000      	b.n	8006856 <vTaskSuspend+0x1a>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	3304      	adds	r3, #4
 800685c:	4618      	mov	r0, r3
 800685e:	f7fe fd05 	bl	800526c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006866:	2b00      	cmp	r3, #0
 8006868:	d004      	beq.n	8006874 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	3318      	adds	r3, #24
 800686e:	4618      	mov	r0, r3
 8006870:	f7fe fcfc 	bl	800526c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	3304      	adds	r3, #4
 8006878:	4619      	mov	r1, r3
 800687a:	4826      	ldr	r0, [pc, #152]	@ (8006914 <vTaskSuspend+0xd8>)
 800687c:	f7fe fc9b 	bl	80051b6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006886:	b2db      	uxtb	r3, r3
 8006888:	2b01      	cmp	r3, #1
 800688a:	d103      	bne.n	8006894 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006894:	f001 fafa 	bl	8007e8c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006898:	4b1f      	ldr	r3, [pc, #124]	@ (8006918 <vTaskSuspend+0xdc>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d005      	beq.n	80068ac <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80068a0:	f001 fac4 	bl	8007e2c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80068a4:	f000 fc6c 	bl	8007180 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80068a8:	f001 faf0 	bl	8007e8c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80068ac:	4b18      	ldr	r3, [pc, #96]	@ (8006910 <vTaskSuspend+0xd4>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d128      	bne.n	8006908 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 80068b6:	4b18      	ldr	r3, [pc, #96]	@ (8006918 <vTaskSuspend+0xdc>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d018      	beq.n	80068f0 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80068be:	4b17      	ldr	r3, [pc, #92]	@ (800691c <vTaskSuspend+0xe0>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00b      	beq.n	80068de <vTaskSuspend+0xa2>
	__asm volatile
 80068c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ca:	f383 8811 	msr	BASEPRI, r3
 80068ce:	f3bf 8f6f 	isb	sy
 80068d2:	f3bf 8f4f 	dsb	sy
 80068d6:	60bb      	str	r3, [r7, #8]
}
 80068d8:	bf00      	nop
 80068da:	bf00      	nop
 80068dc:	e7fd      	b.n	80068da <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 80068de:	4b10      	ldr	r3, [pc, #64]	@ (8006920 <vTaskSuspend+0xe4>)
 80068e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068e4:	601a      	str	r2, [r3, #0]
 80068e6:	f3bf 8f4f 	dsb	sy
 80068ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80068ee:	e00b      	b.n	8006908 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80068f0:	4b08      	ldr	r3, [pc, #32]	@ (8006914 <vTaskSuspend+0xd8>)
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006924 <vTaskSuspend+0xe8>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d103      	bne.n	8006904 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 80068fc:	4b04      	ldr	r3, [pc, #16]	@ (8006910 <vTaskSuspend+0xd4>)
 80068fe:	2200      	movs	r2, #0
 8006900:	601a      	str	r2, [r3, #0]
	}
 8006902:	e001      	b.n	8006908 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8006904:	f000 f9ec 	bl	8006ce0 <vTaskSwitchContext>
	}
 8006908:	bf00      	nop
 800690a:	3710      	adds	r7, #16
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}
 8006910:	20000910 	.word	0x20000910
 8006914:	20000dd0 	.word	0x20000dd0
 8006918:	20000df0 	.word	0x20000df0
 800691c:	20000e0c 	.word	0x20000e0c
 8006920:	e000ed04 	.word	0xe000ed04
 8006924:	20000de4 	.word	0x20000de4

08006928 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b08a      	sub	sp, #40	@ 0x28
 800692c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800692e:	2300      	movs	r3, #0
 8006930:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006932:	2300      	movs	r3, #0
 8006934:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006936:	463a      	mov	r2, r7
 8006938:	1d39      	adds	r1, r7, #4
 800693a:	f107 0308 	add.w	r3, r7, #8
 800693e:	4618      	mov	r0, r3
 8006940:	f7fe fbdc 	bl	80050fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006944:	6839      	ldr	r1, [r7, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	9202      	str	r2, [sp, #8]
 800694c:	9301      	str	r3, [sp, #4]
 800694e:	2300      	movs	r3, #0
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	2300      	movs	r3, #0
 8006954:	460a      	mov	r2, r1
 8006956:	4922      	ldr	r1, [pc, #136]	@ (80069e0 <vTaskStartScheduler+0xb8>)
 8006958:	4822      	ldr	r0, [pc, #136]	@ (80069e4 <vTaskStartScheduler+0xbc>)
 800695a:	f7ff fd93 	bl	8006484 <xTaskCreateStatic>
 800695e:	4603      	mov	r3, r0
 8006960:	4a21      	ldr	r2, [pc, #132]	@ (80069e8 <vTaskStartScheduler+0xc0>)
 8006962:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006964:	4b20      	ldr	r3, [pc, #128]	@ (80069e8 <vTaskStartScheduler+0xc0>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d002      	beq.n	8006972 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800696c:	2301      	movs	r3, #1
 800696e:	617b      	str	r3, [r7, #20]
 8006970:	e001      	b.n	8006976 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006972:	2300      	movs	r3, #0
 8006974:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d102      	bne.n	8006982 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800697c:	f000 fe10 	bl	80075a0 <xTimerCreateTimerTask>
 8006980:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d116      	bne.n	80069b6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800698c:	f383 8811 	msr	BASEPRI, r3
 8006990:	f3bf 8f6f 	isb	sy
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	613b      	str	r3, [r7, #16]
}
 800699a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800699c:	4b13      	ldr	r3, [pc, #76]	@ (80069ec <vTaskStartScheduler+0xc4>)
 800699e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80069a4:	4b12      	ldr	r3, [pc, #72]	@ (80069f0 <vTaskStartScheduler+0xc8>)
 80069a6:	2201      	movs	r2, #1
 80069a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80069aa:	4b12      	ldr	r3, [pc, #72]	@ (80069f4 <vTaskStartScheduler+0xcc>)
 80069ac:	2200      	movs	r2, #0
 80069ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80069b0:	f001 f9ca 	bl	8007d48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80069b4:	e00f      	b.n	80069d6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069bc:	d10b      	bne.n	80069d6 <vTaskStartScheduler+0xae>
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	60fb      	str	r3, [r7, #12]
}
 80069d0:	bf00      	nop
 80069d2:	bf00      	nop
 80069d4:	e7fd      	b.n	80069d2 <vTaskStartScheduler+0xaa>
}
 80069d6:	bf00      	nop
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	080084ec 	.word	0x080084ec
 80069e4:	08007015 	.word	0x08007015
 80069e8:	20000e08 	.word	0x20000e08
 80069ec:	20000e04 	.word	0x20000e04
 80069f0:	20000df0 	.word	0x20000df0
 80069f4:	20000de8 	.word	0x20000de8

080069f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80069fc:	4b04      	ldr	r3, [pc, #16]	@ (8006a10 <vTaskSuspendAll+0x18>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	3301      	adds	r3, #1
 8006a02:	4a03      	ldr	r2, [pc, #12]	@ (8006a10 <vTaskSuspendAll+0x18>)
 8006a04:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a06:	bf00      	nop
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bc80      	pop	{r7}
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	20000e0c 	.word	0x20000e0c

08006a14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006a22:	4b42      	ldr	r3, [pc, #264]	@ (8006b2c <xTaskResumeAll+0x118>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10b      	bne.n	8006a42 <xTaskResumeAll+0x2e>
	__asm volatile
 8006a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	603b      	str	r3, [r7, #0]
}
 8006a3c:	bf00      	nop
 8006a3e:	bf00      	nop
 8006a40:	e7fd      	b.n	8006a3e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006a42:	f001 f9f3 	bl	8007e2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006a46:	4b39      	ldr	r3, [pc, #228]	@ (8006b2c <xTaskResumeAll+0x118>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	4a37      	ldr	r2, [pc, #220]	@ (8006b2c <xTaskResumeAll+0x118>)
 8006a4e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a50:	4b36      	ldr	r3, [pc, #216]	@ (8006b2c <xTaskResumeAll+0x118>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d162      	bne.n	8006b1e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a58:	4b35      	ldr	r3, [pc, #212]	@ (8006b30 <xTaskResumeAll+0x11c>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d05e      	beq.n	8006b1e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a60:	e02f      	b.n	8006ac2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a62:	4b34      	ldr	r3, [pc, #208]	@ (8006b34 <xTaskResumeAll+0x120>)
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	3318      	adds	r3, #24
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7fe fbfc 	bl	800526c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	3304      	adds	r3, #4
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7fe fbf7 	bl	800526c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a82:	4b2d      	ldr	r3, [pc, #180]	@ (8006b38 <xTaskResumeAll+0x124>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d903      	bls.n	8006a92 <xTaskResumeAll+0x7e>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8e:	4a2a      	ldr	r2, [pc, #168]	@ (8006b38 <xTaskResumeAll+0x124>)
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a96:	4613      	mov	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4a27      	ldr	r2, [pc, #156]	@ (8006b3c <xTaskResumeAll+0x128>)
 8006aa0:	441a      	add	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	3304      	adds	r3, #4
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	4610      	mov	r0, r2
 8006aaa:	f7fe fb84 	bl	80051b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab2:	4b23      	ldr	r3, [pc, #140]	@ (8006b40 <xTaskResumeAll+0x12c>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d302      	bcc.n	8006ac2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006abc:	4b21      	ldr	r3, [pc, #132]	@ (8006b44 <xTaskResumeAll+0x130>)
 8006abe:	2201      	movs	r2, #1
 8006ac0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8006b34 <xTaskResumeAll+0x120>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1cb      	bne.n	8006a62 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d001      	beq.n	8006ad4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ad0:	f000 fb56 	bl	8007180 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8006b48 <xTaskResumeAll+0x134>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d010      	beq.n	8006b02 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ae0:	f000 f844 	bl	8006b6c <xTaskIncrementTick>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006aea:	4b16      	ldr	r3, [pc, #88]	@ (8006b44 <xTaskResumeAll+0x130>)
 8006aec:	2201      	movs	r2, #1
 8006aee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	3b01      	subs	r3, #1
 8006af4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1f1      	bne.n	8006ae0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006afc:	4b12      	ldr	r3, [pc, #72]	@ (8006b48 <xTaskResumeAll+0x134>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b02:	4b10      	ldr	r3, [pc, #64]	@ (8006b44 <xTaskResumeAll+0x130>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d009      	beq.n	8006b1e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006b4c <xTaskResumeAll+0x138>)
 8006b10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b1e:	f001 f9b5 	bl	8007e8c <vPortExitCritical>

	return xAlreadyYielded;
 8006b22:	68bb      	ldr	r3, [r7, #8]
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	20000e0c 	.word	0x20000e0c
 8006b30:	20000de4 	.word	0x20000de4
 8006b34:	20000da4 	.word	0x20000da4
 8006b38:	20000dec 	.word	0x20000dec
 8006b3c:	20000914 	.word	0x20000914
 8006b40:	20000910 	.word	0x20000910
 8006b44:	20000df8 	.word	0x20000df8
 8006b48:	20000df4 	.word	0x20000df4
 8006b4c:	e000ed04 	.word	0xe000ed04

08006b50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006b56:	4b04      	ldr	r3, [pc, #16]	@ (8006b68 <xTaskGetTickCount+0x18>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006b5c:	687b      	ldr	r3, [r7, #4]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bc80      	pop	{r7}
 8006b66:	4770      	bx	lr
 8006b68:	20000de8 	.word	0x20000de8

08006b6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b72:	2300      	movs	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b76:	4b4f      	ldr	r3, [pc, #316]	@ (8006cb4 <xTaskIncrementTick+0x148>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f040 8090 	bne.w	8006ca0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b80:	4b4d      	ldr	r3, [pc, #308]	@ (8006cb8 <xTaskIncrementTick+0x14c>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3301      	adds	r3, #1
 8006b86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b88:	4a4b      	ldr	r2, [pc, #300]	@ (8006cb8 <xTaskIncrementTick+0x14c>)
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d121      	bne.n	8006bd8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b94:	4b49      	ldr	r3, [pc, #292]	@ (8006cbc <xTaskIncrementTick+0x150>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00b      	beq.n	8006bb6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	603b      	str	r3, [r7, #0]
}
 8006bb0:	bf00      	nop
 8006bb2:	bf00      	nop
 8006bb4:	e7fd      	b.n	8006bb2 <xTaskIncrementTick+0x46>
 8006bb6:	4b41      	ldr	r3, [pc, #260]	@ (8006cbc <xTaskIncrementTick+0x150>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	60fb      	str	r3, [r7, #12]
 8006bbc:	4b40      	ldr	r3, [pc, #256]	@ (8006cc0 <xTaskIncrementTick+0x154>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a3e      	ldr	r2, [pc, #248]	@ (8006cbc <xTaskIncrementTick+0x150>)
 8006bc2:	6013      	str	r3, [r2, #0]
 8006bc4:	4a3e      	ldr	r2, [pc, #248]	@ (8006cc0 <xTaskIncrementTick+0x154>)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6013      	str	r3, [r2, #0]
 8006bca:	4b3e      	ldr	r3, [pc, #248]	@ (8006cc4 <xTaskIncrementTick+0x158>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3301      	adds	r3, #1
 8006bd0:	4a3c      	ldr	r2, [pc, #240]	@ (8006cc4 <xTaskIncrementTick+0x158>)
 8006bd2:	6013      	str	r3, [r2, #0]
 8006bd4:	f000 fad4 	bl	8007180 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006bd8:	4b3b      	ldr	r3, [pc, #236]	@ (8006cc8 <xTaskIncrementTick+0x15c>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d349      	bcc.n	8006c76 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006be2:	4b36      	ldr	r3, [pc, #216]	@ (8006cbc <xTaskIncrementTick+0x150>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d104      	bne.n	8006bf6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bec:	4b36      	ldr	r3, [pc, #216]	@ (8006cc8 <xTaskIncrementTick+0x15c>)
 8006bee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006bf2:	601a      	str	r2, [r3, #0]
					break;
 8006bf4:	e03f      	b.n	8006c76 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bf6:	4b31      	ldr	r3, [pc, #196]	@ (8006cbc <xTaskIncrementTick+0x150>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d203      	bcs.n	8006c16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8006cc8 <xTaskIncrementTick+0x15c>)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006c14:	e02f      	b.n	8006c76 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	3304      	adds	r3, #4
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7fe fb26 	bl	800526c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d004      	beq.n	8006c32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	3318      	adds	r3, #24
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fe fb1d 	bl	800526c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c36:	4b25      	ldr	r3, [pc, #148]	@ (8006ccc <xTaskIncrementTick+0x160>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d903      	bls.n	8006c46 <xTaskIncrementTick+0xda>
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c42:	4a22      	ldr	r2, [pc, #136]	@ (8006ccc <xTaskIncrementTick+0x160>)
 8006c44:	6013      	str	r3, [r2, #0]
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4413      	add	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd0 <xTaskIncrementTick+0x164>)
 8006c54:	441a      	add	r2, r3
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	3304      	adds	r3, #4
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	4610      	mov	r0, r2
 8006c5e:	f7fe faaa 	bl	80051b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c66:	4b1b      	ldr	r3, [pc, #108]	@ (8006cd4 <xTaskIncrementTick+0x168>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d3b8      	bcc.n	8006be2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006c70:	2301      	movs	r3, #1
 8006c72:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c74:	e7b5      	b.n	8006be2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c76:	4b17      	ldr	r3, [pc, #92]	@ (8006cd4 <xTaskIncrementTick+0x168>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c7c:	4914      	ldr	r1, [pc, #80]	@ (8006cd0 <xTaskIncrementTick+0x164>)
 8006c7e:	4613      	mov	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	440b      	add	r3, r1
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d901      	bls.n	8006c92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c92:	4b11      	ldr	r3, [pc, #68]	@ (8006cd8 <xTaskIncrementTick+0x16c>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d007      	beq.n	8006caa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	617b      	str	r3, [r7, #20]
 8006c9e:	e004      	b.n	8006caa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8006cdc <xTaskIncrementTick+0x170>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	4a0d      	ldr	r2, [pc, #52]	@ (8006cdc <xTaskIncrementTick+0x170>)
 8006ca8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006caa:	697b      	ldr	r3, [r7, #20]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3718      	adds	r7, #24
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	20000e0c 	.word	0x20000e0c
 8006cb8:	20000de8 	.word	0x20000de8
 8006cbc:	20000d9c 	.word	0x20000d9c
 8006cc0:	20000da0 	.word	0x20000da0
 8006cc4:	20000dfc 	.word	0x20000dfc
 8006cc8:	20000e04 	.word	0x20000e04
 8006ccc:	20000dec 	.word	0x20000dec
 8006cd0:	20000914 	.word	0x20000914
 8006cd4:	20000910 	.word	0x20000910
 8006cd8:	20000df8 	.word	0x20000df8
 8006cdc:	20000df4 	.word	0x20000df4

08006ce0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ce6:	4b28      	ldr	r3, [pc, #160]	@ (8006d88 <vTaskSwitchContext+0xa8>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006cee:	4b27      	ldr	r3, [pc, #156]	@ (8006d8c <vTaskSwitchContext+0xac>)
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006cf4:	e042      	b.n	8006d7c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006cf6:	4b25      	ldr	r3, [pc, #148]	@ (8006d8c <vTaskSwitchContext+0xac>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cfc:	4b24      	ldr	r3, [pc, #144]	@ (8006d90 <vTaskSwitchContext+0xb0>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	60fb      	str	r3, [r7, #12]
 8006d02:	e011      	b.n	8006d28 <vTaskSwitchContext+0x48>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10b      	bne.n	8006d22 <vTaskSwitchContext+0x42>
	__asm volatile
 8006d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0e:	f383 8811 	msr	BASEPRI, r3
 8006d12:	f3bf 8f6f 	isb	sy
 8006d16:	f3bf 8f4f 	dsb	sy
 8006d1a:	607b      	str	r3, [r7, #4]
}
 8006d1c:	bf00      	nop
 8006d1e:	bf00      	nop
 8006d20:	e7fd      	b.n	8006d1e <vTaskSwitchContext+0x3e>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	3b01      	subs	r3, #1
 8006d26:	60fb      	str	r3, [r7, #12]
 8006d28:	491a      	ldr	r1, [pc, #104]	@ (8006d94 <vTaskSwitchContext+0xb4>)
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	440b      	add	r3, r1
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d0e3      	beq.n	8006d04 <vTaskSwitchContext+0x24>
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4a13      	ldr	r2, [pc, #76]	@ (8006d94 <vTaskSwitchContext+0xb4>)
 8006d48:	4413      	add	r3, r2
 8006d4a:	60bb      	str	r3, [r7, #8]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	605a      	str	r2, [r3, #4]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d104      	bne.n	8006d6c <vTaskSwitchContext+0x8c>
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	605a      	str	r2, [r3, #4]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	4a09      	ldr	r2, [pc, #36]	@ (8006d98 <vTaskSwitchContext+0xb8>)
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	4a06      	ldr	r2, [pc, #24]	@ (8006d90 <vTaskSwitchContext+0xb0>)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6013      	str	r3, [r2, #0]
}
 8006d7c:	bf00      	nop
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bc80      	pop	{r7}
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	20000e0c 	.word	0x20000e0c
 8006d8c:	20000df8 	.word	0x20000df8
 8006d90:	20000dec 	.word	0x20000dec
 8006d94:	20000914 	.word	0x20000914
 8006d98:	20000910 	.word	0x20000910

08006d9c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10b      	bne.n	8006dc4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db0:	f383 8811 	msr	BASEPRI, r3
 8006db4:	f3bf 8f6f 	isb	sy
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	60fb      	str	r3, [r7, #12]
}
 8006dbe:	bf00      	nop
 8006dc0:	bf00      	nop
 8006dc2:	e7fd      	b.n	8006dc0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006dc4:	4b07      	ldr	r3, [pc, #28]	@ (8006de4 <vTaskPlaceOnEventList+0x48>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	3318      	adds	r3, #24
 8006dca:	4619      	mov	r1, r3
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f7fe fa15 	bl	80051fc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006dd2:	2101      	movs	r1, #1
 8006dd4:	6838      	ldr	r0, [r7, #0]
 8006dd6:	f000 fb8f 	bl	80074f8 <prvAddCurrentTaskToDelayedList>
}
 8006dda:	bf00      	nop
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	20000910 	.word	0x20000910

08006de8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10b      	bne.n	8006e12 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dfe:	f383 8811 	msr	BASEPRI, r3
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	f3bf 8f4f 	dsb	sy
 8006e0a:	617b      	str	r3, [r7, #20]
}
 8006e0c:	bf00      	nop
 8006e0e:	bf00      	nop
 8006e10:	e7fd      	b.n	8006e0e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e12:	4b0a      	ldr	r3, [pc, #40]	@ (8006e3c <vTaskPlaceOnEventListRestricted+0x54>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	3318      	adds	r3, #24
 8006e18:	4619      	mov	r1, r3
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	f7fe f9cb 	bl	80051b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006e26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e2a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006e2c:	6879      	ldr	r1, [r7, #4]
 8006e2e:	68b8      	ldr	r0, [r7, #8]
 8006e30:	f000 fb62 	bl	80074f8 <prvAddCurrentTaskToDelayedList>
	}
 8006e34:	bf00      	nop
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	20000910 	.word	0x20000910

08006e40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10b      	bne.n	8006e6e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	60fb      	str	r3, [r7, #12]
}
 8006e68:	bf00      	nop
 8006e6a:	bf00      	nop
 8006e6c:	e7fd      	b.n	8006e6a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	3318      	adds	r3, #24
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7fe f9fa 	bl	800526c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e78:	4b1d      	ldr	r3, [pc, #116]	@ (8006ef0 <xTaskRemoveFromEventList+0xb0>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d11d      	bne.n	8006ebc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7fe f9f1 	bl	800526c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e8e:	4b19      	ldr	r3, [pc, #100]	@ (8006ef4 <xTaskRemoveFromEventList+0xb4>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d903      	bls.n	8006e9e <xTaskRemoveFromEventList+0x5e>
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9a:	4a16      	ldr	r2, [pc, #88]	@ (8006ef4 <xTaskRemoveFromEventList+0xb4>)
 8006e9c:	6013      	str	r3, [r2, #0]
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4a13      	ldr	r2, [pc, #76]	@ (8006ef8 <xTaskRemoveFromEventList+0xb8>)
 8006eac:	441a      	add	r2, r3
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7fe f97e 	bl	80051b6 <vListInsertEnd>
 8006eba:	e005      	b.n	8006ec8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	3318      	adds	r3, #24
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	480e      	ldr	r0, [pc, #56]	@ (8006efc <xTaskRemoveFromEventList+0xbc>)
 8006ec4:	f7fe f977 	bl	80051b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f00 <xTaskRemoveFromEventList+0xc0>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d905      	bls.n	8006ee2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006eda:	4b0a      	ldr	r3, [pc, #40]	@ (8006f04 <xTaskRemoveFromEventList+0xc4>)
 8006edc:	2201      	movs	r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
 8006ee0:	e001      	b.n	8006ee6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006ee6:	697b      	ldr	r3, [r7, #20]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3718      	adds	r7, #24
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	20000e0c 	.word	0x20000e0c
 8006ef4:	20000dec 	.word	0x20000dec
 8006ef8:	20000914 	.word	0x20000914
 8006efc:	20000da4 	.word	0x20000da4
 8006f00:	20000910 	.word	0x20000910
 8006f04:	20000df8 	.word	0x20000df8

08006f08 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006f10:	4b06      	ldr	r3, [pc, #24]	@ (8006f2c <vTaskInternalSetTimeOutState+0x24>)
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006f18:	4b05      	ldr	r3, [pc, #20]	@ (8006f30 <vTaskInternalSetTimeOutState+0x28>)
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	605a      	str	r2, [r3, #4]
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bc80      	pop	{r7}
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	20000dfc 	.word	0x20000dfc
 8006f30:	20000de8 	.word	0x20000de8

08006f34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b088      	sub	sp, #32
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10b      	bne.n	8006f5c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	613b      	str	r3, [r7, #16]
}
 8006f56:	bf00      	nop
 8006f58:	bf00      	nop
 8006f5a:	e7fd      	b.n	8006f58 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10b      	bne.n	8006f7a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f66:	f383 8811 	msr	BASEPRI, r3
 8006f6a:	f3bf 8f6f 	isb	sy
 8006f6e:	f3bf 8f4f 	dsb	sy
 8006f72:	60fb      	str	r3, [r7, #12]
}
 8006f74:	bf00      	nop
 8006f76:	bf00      	nop
 8006f78:	e7fd      	b.n	8006f76 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006f7a:	f000 ff57 	bl	8007e2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ff4 <xTaskCheckForTimeOut+0xc0>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	69ba      	ldr	r2, [r7, #24]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f96:	d102      	bne.n	8006f9e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	61fb      	str	r3, [r7, #28]
 8006f9c:	e023      	b.n	8006fe6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	4b15      	ldr	r3, [pc, #84]	@ (8006ff8 <xTaskCheckForTimeOut+0xc4>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d007      	beq.n	8006fba <xTaskCheckForTimeOut+0x86>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d302      	bcc.n	8006fba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	61fb      	str	r3, [r7, #28]
 8006fb8:	e015      	b.n	8006fe6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d20b      	bcs.n	8006fdc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	1ad2      	subs	r2, r2, r3
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f7ff ff99 	bl	8006f08 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61fb      	str	r3, [r7, #28]
 8006fda:	e004      	b.n	8006fe6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006fe6:	f000 ff51 	bl	8007e8c <vPortExitCritical>

	return xReturn;
 8006fea:	69fb      	ldr	r3, [r7, #28]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3720      	adds	r7, #32
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20000de8 	.word	0x20000de8
 8006ff8:	20000dfc 	.word	0x20000dfc

08006ffc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007000:	4b03      	ldr	r3, [pc, #12]	@ (8007010 <vTaskMissedYield+0x14>)
 8007002:	2201      	movs	r2, #1
 8007004:	601a      	str	r2, [r3, #0]
}
 8007006:	bf00      	nop
 8007008:	46bd      	mov	sp, r7
 800700a:	bc80      	pop	{r7}
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	20000df8 	.word	0x20000df8

08007014 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800701c:	f000 f852 	bl	80070c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007020:	4b06      	ldr	r3, [pc, #24]	@ (800703c <prvIdleTask+0x28>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d9f9      	bls.n	800701c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007028:	4b05      	ldr	r3, [pc, #20]	@ (8007040 <prvIdleTask+0x2c>)
 800702a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800702e:	601a      	str	r2, [r3, #0]
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007038:	e7f0      	b.n	800701c <prvIdleTask+0x8>
 800703a:	bf00      	nop
 800703c:	20000914 	.word	0x20000914
 8007040:	e000ed04 	.word	0xe000ed04

08007044 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b082      	sub	sp, #8
 8007048:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800704a:	2300      	movs	r3, #0
 800704c:	607b      	str	r3, [r7, #4]
 800704e:	e00c      	b.n	800706a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	4613      	mov	r3, r2
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4413      	add	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4a12      	ldr	r2, [pc, #72]	@ (80070a4 <prvInitialiseTaskLists+0x60>)
 800705c:	4413      	add	r3, r2
 800705e:	4618      	mov	r0, r3
 8007060:	f7fe f87e 	bl	8005160 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3301      	adds	r3, #1
 8007068:	607b      	str	r3, [r7, #4]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b37      	cmp	r3, #55	@ 0x37
 800706e:	d9ef      	bls.n	8007050 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007070:	480d      	ldr	r0, [pc, #52]	@ (80070a8 <prvInitialiseTaskLists+0x64>)
 8007072:	f7fe f875 	bl	8005160 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007076:	480d      	ldr	r0, [pc, #52]	@ (80070ac <prvInitialiseTaskLists+0x68>)
 8007078:	f7fe f872 	bl	8005160 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800707c:	480c      	ldr	r0, [pc, #48]	@ (80070b0 <prvInitialiseTaskLists+0x6c>)
 800707e:	f7fe f86f 	bl	8005160 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007082:	480c      	ldr	r0, [pc, #48]	@ (80070b4 <prvInitialiseTaskLists+0x70>)
 8007084:	f7fe f86c 	bl	8005160 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007088:	480b      	ldr	r0, [pc, #44]	@ (80070b8 <prvInitialiseTaskLists+0x74>)
 800708a:	f7fe f869 	bl	8005160 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800708e:	4b0b      	ldr	r3, [pc, #44]	@ (80070bc <prvInitialiseTaskLists+0x78>)
 8007090:	4a05      	ldr	r2, [pc, #20]	@ (80070a8 <prvInitialiseTaskLists+0x64>)
 8007092:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007094:	4b0a      	ldr	r3, [pc, #40]	@ (80070c0 <prvInitialiseTaskLists+0x7c>)
 8007096:	4a05      	ldr	r2, [pc, #20]	@ (80070ac <prvInitialiseTaskLists+0x68>)
 8007098:	601a      	str	r2, [r3, #0]
}
 800709a:	bf00      	nop
 800709c:	3708      	adds	r7, #8
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	20000914 	.word	0x20000914
 80070a8:	20000d74 	.word	0x20000d74
 80070ac:	20000d88 	.word	0x20000d88
 80070b0:	20000da4 	.word	0x20000da4
 80070b4:	20000db8 	.word	0x20000db8
 80070b8:	20000dd0 	.word	0x20000dd0
 80070bc:	20000d9c 	.word	0x20000d9c
 80070c0:	20000da0 	.word	0x20000da0

080070c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070ca:	e019      	b.n	8007100 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80070cc:	f000 feae 	bl	8007e2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070d0:	4b10      	ldr	r3, [pc, #64]	@ (8007114 <prvCheckTasksWaitingTermination+0x50>)
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	3304      	adds	r3, #4
 80070dc:	4618      	mov	r0, r3
 80070de:	f7fe f8c5 	bl	800526c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <prvCheckTasksWaitingTermination+0x54>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	4a0b      	ldr	r2, [pc, #44]	@ (8007118 <prvCheckTasksWaitingTermination+0x54>)
 80070ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070ec:	4b0b      	ldr	r3, [pc, #44]	@ (800711c <prvCheckTasksWaitingTermination+0x58>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	3b01      	subs	r3, #1
 80070f2:	4a0a      	ldr	r2, [pc, #40]	@ (800711c <prvCheckTasksWaitingTermination+0x58>)
 80070f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80070f6:	f000 fec9 	bl	8007e8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 f810 	bl	8007120 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007100:	4b06      	ldr	r3, [pc, #24]	@ (800711c <prvCheckTasksWaitingTermination+0x58>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1e1      	bne.n	80070cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	3708      	adds	r7, #8
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	20000db8 	.word	0x20000db8
 8007118:	20000de4 	.word	0x20000de4
 800711c:	20000dcc 	.word	0x20000dcc

08007120 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800712e:	2b00      	cmp	r3, #0
 8007130:	d108      	bne.n	8007144 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007136:	4618      	mov	r0, r3
 8007138:	f001 f848 	bl	80081cc <vPortFree>
				vPortFree( pxTCB );
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f001 f845 	bl	80081cc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007142:	e019      	b.n	8007178 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800714a:	2b01      	cmp	r3, #1
 800714c:	d103      	bne.n	8007156 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f001 f83c 	bl	80081cc <vPortFree>
	}
 8007154:	e010      	b.n	8007178 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800715c:	2b02      	cmp	r3, #2
 800715e:	d00b      	beq.n	8007178 <prvDeleteTCB+0x58>
	__asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007164:	f383 8811 	msr	BASEPRI, r3
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	60fb      	str	r3, [r7, #12]
}
 8007172:	bf00      	nop
 8007174:	bf00      	nop
 8007176:	e7fd      	b.n	8007174 <prvDeleteTCB+0x54>
	}
 8007178:	bf00      	nop
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007186:	4b0c      	ldr	r3, [pc, #48]	@ (80071b8 <prvResetNextTaskUnblockTime+0x38>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007190:	4b0a      	ldr	r3, [pc, #40]	@ (80071bc <prvResetNextTaskUnblockTime+0x3c>)
 8007192:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007196:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007198:	e008      	b.n	80071ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800719a:	4b07      	ldr	r3, [pc, #28]	@ (80071b8 <prvResetNextTaskUnblockTime+0x38>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	4a04      	ldr	r2, [pc, #16]	@ (80071bc <prvResetNextTaskUnblockTime+0x3c>)
 80071aa:	6013      	str	r3, [r2, #0]
}
 80071ac:	bf00      	nop
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bc80      	pop	{r7}
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20000d9c 	.word	0x20000d9c
 80071bc:	20000e04 	.word	0x20000e04

080071c0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80071c6:	4b04      	ldr	r3, [pc, #16]	@ (80071d8 <xTaskGetCurrentTaskHandle+0x18>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	607b      	str	r3, [r7, #4]

		return xReturn;
 80071cc:	687b      	ldr	r3, [r7, #4]
	}
 80071ce:	4618      	mov	r0, r3
 80071d0:	370c      	adds	r7, #12
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bc80      	pop	{r7}
 80071d6:	4770      	bx	lr
 80071d8:	20000910 	.word	0x20000910

080071dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80071e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007210 <xTaskGetSchedulerState+0x34>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d102      	bne.n	80071f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80071ea:	2301      	movs	r3, #1
 80071ec:	607b      	str	r3, [r7, #4]
 80071ee:	e008      	b.n	8007202 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071f0:	4b08      	ldr	r3, [pc, #32]	@ (8007214 <xTaskGetSchedulerState+0x38>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d102      	bne.n	80071fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071f8:	2302      	movs	r3, #2
 80071fa:	607b      	str	r3, [r7, #4]
 80071fc:	e001      	b.n	8007202 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071fe:	2300      	movs	r3, #0
 8007200:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007202:	687b      	ldr	r3, [r7, #4]
	}
 8007204:	4618      	mov	r0, r3
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	bc80      	pop	{r7}
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	20000df0 	.word	0x20000df0
 8007214:	20000e0c 	.word	0x20000e0c

08007218 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007224:	2300      	movs	r3, #0
 8007226:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d051      	beq.n	80072d2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007232:	4b2a      	ldr	r3, [pc, #168]	@ (80072dc <xTaskPriorityInherit+0xc4>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007238:	429a      	cmp	r2, r3
 800723a:	d241      	bcs.n	80072c0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	2b00      	cmp	r3, #0
 8007242:	db06      	blt.n	8007252 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007244:	4b25      	ldr	r3, [pc, #148]	@ (80072dc <xTaskPriorityInherit+0xc4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800724a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	6959      	ldr	r1, [r3, #20]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800725a:	4613      	mov	r3, r2
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	4413      	add	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4a1f      	ldr	r2, [pc, #124]	@ (80072e0 <xTaskPriorityInherit+0xc8>)
 8007264:	4413      	add	r3, r2
 8007266:	4299      	cmp	r1, r3
 8007268:	d122      	bne.n	80072b0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	3304      	adds	r3, #4
 800726e:	4618      	mov	r0, r3
 8007270:	f7fd fffc 	bl	800526c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007274:	4b19      	ldr	r3, [pc, #100]	@ (80072dc <xTaskPriorityInherit+0xc4>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007282:	4b18      	ldr	r3, [pc, #96]	@ (80072e4 <xTaskPriorityInherit+0xcc>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	429a      	cmp	r2, r3
 8007288:	d903      	bls.n	8007292 <xTaskPriorityInherit+0x7a>
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728e:	4a15      	ldr	r2, [pc, #84]	@ (80072e4 <xTaskPriorityInherit+0xcc>)
 8007290:	6013      	str	r3, [r2, #0]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007296:	4613      	mov	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4a10      	ldr	r2, [pc, #64]	@ (80072e0 <xTaskPriorityInherit+0xc8>)
 80072a0:	441a      	add	r2, r3
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	3304      	adds	r3, #4
 80072a6:	4619      	mov	r1, r3
 80072a8:	4610      	mov	r0, r2
 80072aa:	f7fd ff84 	bl	80051b6 <vListInsertEnd>
 80072ae:	e004      	b.n	80072ba <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80072b0:	4b0a      	ldr	r3, [pc, #40]	@ (80072dc <xTaskPriorityInherit+0xc4>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80072ba:	2301      	movs	r3, #1
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	e008      	b.n	80072d2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80072c4:	4b05      	ldr	r3, [pc, #20]	@ (80072dc <xTaskPriorityInherit+0xc4>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d201      	bcs.n	80072d2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80072ce:	2301      	movs	r3, #1
 80072d0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80072d2:	68fb      	ldr	r3, [r7, #12]
	}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	20000910 	.word	0x20000910
 80072e0:	20000914 	.word	0x20000914
 80072e4:	20000dec 	.word	0x20000dec

080072e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80072f4:	2300      	movs	r3, #0
 80072f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d058      	beq.n	80073b0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80072fe:	4b2f      	ldr	r3, [pc, #188]	@ (80073bc <xTaskPriorityDisinherit+0xd4>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	693a      	ldr	r2, [r7, #16]
 8007304:	429a      	cmp	r2, r3
 8007306:	d00b      	beq.n	8007320 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730c:	f383 8811 	msr	BASEPRI, r3
 8007310:	f3bf 8f6f 	isb	sy
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	60fb      	str	r3, [r7, #12]
}
 800731a:	bf00      	nop
 800731c:	bf00      	nop
 800731e:	e7fd      	b.n	800731c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007324:	2b00      	cmp	r3, #0
 8007326:	d10b      	bne.n	8007340 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732c:	f383 8811 	msr	BASEPRI, r3
 8007330:	f3bf 8f6f 	isb	sy
 8007334:	f3bf 8f4f 	dsb	sy
 8007338:	60bb      	str	r3, [r7, #8]
}
 800733a:	bf00      	nop
 800733c:	bf00      	nop
 800733e:	e7fd      	b.n	800733c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007344:	1e5a      	subs	r2, r3, #1
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007352:	429a      	cmp	r2, r3
 8007354:	d02c      	beq.n	80073b0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800735a:	2b00      	cmp	r3, #0
 800735c:	d128      	bne.n	80073b0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	3304      	adds	r3, #4
 8007362:	4618      	mov	r0, r3
 8007364:	f7fd ff82 	bl	800526c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007374:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007380:	4b0f      	ldr	r3, [pc, #60]	@ (80073c0 <xTaskPriorityDisinherit+0xd8>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	d903      	bls.n	8007390 <xTaskPriorityDisinherit+0xa8>
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738c:	4a0c      	ldr	r2, [pc, #48]	@ (80073c0 <xTaskPriorityDisinherit+0xd8>)
 800738e:	6013      	str	r3, [r2, #0]
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007394:	4613      	mov	r3, r2
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	4413      	add	r3, r2
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	4a09      	ldr	r2, [pc, #36]	@ (80073c4 <xTaskPriorityDisinherit+0xdc>)
 800739e:	441a      	add	r2, r3
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	3304      	adds	r3, #4
 80073a4:	4619      	mov	r1, r3
 80073a6:	4610      	mov	r0, r2
 80073a8:	f7fd ff05 	bl	80051b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80073ac:	2301      	movs	r3, #1
 80073ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073b0:	697b      	ldr	r3, [r7, #20]
	}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3718      	adds	r7, #24
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}
 80073ba:	bf00      	nop
 80073bc:	20000910 	.word	0x20000910
 80073c0:	20000dec 	.word	0x20000dec
 80073c4:	20000914 	.word	0x20000914

080073c8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b088      	sub	sp, #32
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80073d6:	2301      	movs	r3, #1
 80073d8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d06c      	beq.n	80074ba <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10b      	bne.n	8007400 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80073e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	60fb      	str	r3, [r7, #12]
}
 80073fa:	bf00      	nop
 80073fc:	bf00      	nop
 80073fe:	e7fd      	b.n	80073fc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	429a      	cmp	r2, r3
 8007408:	d902      	bls.n	8007410 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	61fb      	str	r3, [r7, #28]
 800740e:	e002      	b.n	8007416 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007414:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741a:	69fa      	ldr	r2, [r7, #28]
 800741c:	429a      	cmp	r2, r3
 800741e:	d04c      	beq.n	80074ba <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007424:	697a      	ldr	r2, [r7, #20]
 8007426:	429a      	cmp	r2, r3
 8007428:	d147      	bne.n	80074ba <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800742a:	4b26      	ldr	r3, [pc, #152]	@ (80074c4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69ba      	ldr	r2, [r7, #24]
 8007430:	429a      	cmp	r2, r3
 8007432:	d10b      	bne.n	800744c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	60bb      	str	r3, [r7, #8]
}
 8007446:	bf00      	nop
 8007448:	bf00      	nop
 800744a:	e7fd      	b.n	8007448 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007450:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	69fa      	ldr	r2, [r7, #28]
 8007456:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	2b00      	cmp	r3, #0
 800745e:	db04      	blt.n	800746a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	6959      	ldr	r1, [r3, #20]
 800746e:	693a      	ldr	r2, [r7, #16]
 8007470:	4613      	mov	r3, r2
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4413      	add	r3, r2
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	4a13      	ldr	r2, [pc, #76]	@ (80074c8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800747a:	4413      	add	r3, r2
 800747c:	4299      	cmp	r1, r3
 800747e:	d11c      	bne.n	80074ba <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	3304      	adds	r3, #4
 8007484:	4618      	mov	r0, r3
 8007486:	f7fd fef1 	bl	800526c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800748e:	4b0f      	ldr	r3, [pc, #60]	@ (80074cc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	429a      	cmp	r2, r3
 8007494:	d903      	bls.n	800749e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800749a:	4a0c      	ldr	r2, [pc, #48]	@ (80074cc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800749c:	6013      	str	r3, [r2, #0]
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074a2:	4613      	mov	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	4413      	add	r3, r2
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	4a07      	ldr	r2, [pc, #28]	@ (80074c8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80074ac:	441a      	add	r2, r3
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	3304      	adds	r3, #4
 80074b2:	4619      	mov	r1, r3
 80074b4:	4610      	mov	r0, r2
 80074b6:	f7fd fe7e 	bl	80051b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80074ba:	bf00      	nop
 80074bc:	3720      	adds	r7, #32
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	20000910 	.word	0x20000910
 80074c8:	20000914 	.word	0x20000914
 80074cc:	20000dec 	.word	0x20000dec

080074d0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80074d0:	b480      	push	{r7}
 80074d2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80074d4:	4b07      	ldr	r3, [pc, #28]	@ (80074f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d004      	beq.n	80074e6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80074dc:	4b05      	ldr	r3, [pc, #20]	@ (80074f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80074e2:	3201      	adds	r2, #1
 80074e4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80074e6:	4b03      	ldr	r3, [pc, #12]	@ (80074f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80074e8:	681b      	ldr	r3, [r3, #0]
	}
 80074ea:	4618      	mov	r0, r3
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bc80      	pop	{r7}
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	20000910 	.word	0x20000910

080074f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007502:	4b21      	ldr	r3, [pc, #132]	@ (8007588 <prvAddCurrentTaskToDelayedList+0x90>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007508:	4b20      	ldr	r3, [pc, #128]	@ (800758c <prvAddCurrentTaskToDelayedList+0x94>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3304      	adds	r3, #4
 800750e:	4618      	mov	r0, r3
 8007510:	f7fd feac 	bl	800526c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800751a:	d10a      	bne.n	8007532 <prvAddCurrentTaskToDelayedList+0x3a>
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d007      	beq.n	8007532 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007522:	4b1a      	ldr	r3, [pc, #104]	@ (800758c <prvAddCurrentTaskToDelayedList+0x94>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	3304      	adds	r3, #4
 8007528:	4619      	mov	r1, r3
 800752a:	4819      	ldr	r0, [pc, #100]	@ (8007590 <prvAddCurrentTaskToDelayedList+0x98>)
 800752c:	f7fd fe43 	bl	80051b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007530:	e026      	b.n	8007580 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007532:	68fa      	ldr	r2, [r7, #12]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4413      	add	r3, r2
 8007538:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800753a:	4b14      	ldr	r3, [pc, #80]	@ (800758c <prvAddCurrentTaskToDelayedList+0x94>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	429a      	cmp	r2, r3
 8007548:	d209      	bcs.n	800755e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800754a:	4b12      	ldr	r3, [pc, #72]	@ (8007594 <prvAddCurrentTaskToDelayedList+0x9c>)
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	4b0f      	ldr	r3, [pc, #60]	@ (800758c <prvAddCurrentTaskToDelayedList+0x94>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	3304      	adds	r3, #4
 8007554:	4619      	mov	r1, r3
 8007556:	4610      	mov	r0, r2
 8007558:	f7fd fe50 	bl	80051fc <vListInsert>
}
 800755c:	e010      	b.n	8007580 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800755e:	4b0e      	ldr	r3, [pc, #56]	@ (8007598 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b0a      	ldr	r3, [pc, #40]	@ (800758c <prvAddCurrentTaskToDelayedList+0x94>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3304      	adds	r3, #4
 8007568:	4619      	mov	r1, r3
 800756a:	4610      	mov	r0, r2
 800756c:	f7fd fe46 	bl	80051fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007570:	4b0a      	ldr	r3, [pc, #40]	@ (800759c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	429a      	cmp	r2, r3
 8007578:	d202      	bcs.n	8007580 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800757a:	4a08      	ldr	r2, [pc, #32]	@ (800759c <prvAddCurrentTaskToDelayedList+0xa4>)
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	6013      	str	r3, [r2, #0]
}
 8007580:	bf00      	nop
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	20000de8 	.word	0x20000de8
 800758c:	20000910 	.word	0x20000910
 8007590:	20000dd0 	.word	0x20000dd0
 8007594:	20000da0 	.word	0x20000da0
 8007598:	20000d9c 	.word	0x20000d9c
 800759c:	20000e04 	.word	0x20000e04

080075a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08a      	sub	sp, #40	@ 0x28
 80075a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80075aa:	f000 fb11 	bl	8007bd0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80075ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007624 <xTimerCreateTimerTask+0x84>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d021      	beq.n	80075fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80075b6:	2300      	movs	r3, #0
 80075b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80075be:	1d3a      	adds	r2, r7, #4
 80075c0:	f107 0108 	add.w	r1, r7, #8
 80075c4:	f107 030c 	add.w	r3, r7, #12
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fd fdaf 	bl	800512c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80075ce:	6879      	ldr	r1, [r7, #4]
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	9202      	str	r2, [sp, #8]
 80075d6:	9301      	str	r3, [sp, #4]
 80075d8:	2302      	movs	r3, #2
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	2300      	movs	r3, #0
 80075de:	460a      	mov	r2, r1
 80075e0:	4911      	ldr	r1, [pc, #68]	@ (8007628 <xTimerCreateTimerTask+0x88>)
 80075e2:	4812      	ldr	r0, [pc, #72]	@ (800762c <xTimerCreateTimerTask+0x8c>)
 80075e4:	f7fe ff4e 	bl	8006484 <xTaskCreateStatic>
 80075e8:	4603      	mov	r3, r0
 80075ea:	4a11      	ldr	r2, [pc, #68]	@ (8007630 <xTimerCreateTimerTask+0x90>)
 80075ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80075ee:	4b10      	ldr	r3, [pc, #64]	@ (8007630 <xTimerCreateTimerTask+0x90>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80075f6:	2301      	movs	r3, #1
 80075f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10b      	bne.n	8007618 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	613b      	str	r3, [r7, #16]
}
 8007612:	bf00      	nop
 8007614:	bf00      	nop
 8007616:	e7fd      	b.n	8007614 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007618:	697b      	ldr	r3, [r7, #20]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3718      	adds	r7, #24
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	20000e40 	.word	0x20000e40
 8007628:	080084f4 	.word	0x080084f4
 800762c:	0800776d 	.word	0x0800776d
 8007630:	20000e44 	.word	0x20000e44

08007634 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b08a      	sub	sp, #40	@ 0x28
 8007638:	af00      	add	r7, sp, #0
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	607a      	str	r2, [r7, #4]
 8007640:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007642:	2300      	movs	r3, #0
 8007644:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10b      	bne.n	8007664 <xTimerGenericCommand+0x30>
	__asm volatile
 800764c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	623b      	str	r3, [r7, #32]
}
 800765e:	bf00      	nop
 8007660:	bf00      	nop
 8007662:	e7fd      	b.n	8007660 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007664:	4b19      	ldr	r3, [pc, #100]	@ (80076cc <xTimerGenericCommand+0x98>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d02a      	beq.n	80076c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2b05      	cmp	r3, #5
 800767c:	dc18      	bgt.n	80076b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800767e:	f7ff fdad 	bl	80071dc <xTaskGetSchedulerState>
 8007682:	4603      	mov	r3, r0
 8007684:	2b02      	cmp	r3, #2
 8007686:	d109      	bne.n	800769c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007688:	4b10      	ldr	r3, [pc, #64]	@ (80076cc <xTimerGenericCommand+0x98>)
 800768a:	6818      	ldr	r0, [r3, #0]
 800768c:	f107 0110 	add.w	r1, r7, #16
 8007690:	2300      	movs	r3, #0
 8007692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007694:	f7fe f880 	bl	8005798 <xQueueGenericSend>
 8007698:	6278      	str	r0, [r7, #36]	@ 0x24
 800769a:	e012      	b.n	80076c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800769c:	4b0b      	ldr	r3, [pc, #44]	@ (80076cc <xTimerGenericCommand+0x98>)
 800769e:	6818      	ldr	r0, [r3, #0]
 80076a0:	f107 0110 	add.w	r1, r7, #16
 80076a4:	2300      	movs	r3, #0
 80076a6:	2200      	movs	r2, #0
 80076a8:	f7fe f876 	bl	8005798 <xQueueGenericSend>
 80076ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80076ae:	e008      	b.n	80076c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80076b0:	4b06      	ldr	r3, [pc, #24]	@ (80076cc <xTimerGenericCommand+0x98>)
 80076b2:	6818      	ldr	r0, [r3, #0]
 80076b4:	f107 0110 	add.w	r1, r7, #16
 80076b8:	2300      	movs	r3, #0
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	f7fe f96e 	bl	800599c <xQueueGenericSendFromISR>
 80076c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3728      	adds	r7, #40	@ 0x28
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	20000e40 	.word	0x20000e40

080076d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b088      	sub	sp, #32
 80076d4:	af02      	add	r7, sp, #8
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076da:	4b23      	ldr	r3, [pc, #140]	@ (8007768 <prvProcessExpiredTimer+0x98>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	3304      	adds	r3, #4
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7fd fdbf 	bl	800526c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076f4:	f003 0304 	and.w	r3, r3, #4
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d023      	beq.n	8007744 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	699a      	ldr	r2, [r3, #24]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	18d1      	adds	r1, r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	6978      	ldr	r0, [r7, #20]
 800770a:	f000 f8d3 	bl	80078b4 <prvInsertTimerInActiveList>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d020      	beq.n	8007756 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007714:	2300      	movs	r3, #0
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	2300      	movs	r3, #0
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	2100      	movs	r1, #0
 800771e:	6978      	ldr	r0, [r7, #20]
 8007720:	f7ff ff88 	bl	8007634 <xTimerGenericCommand>
 8007724:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d114      	bne.n	8007756 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	60fb      	str	r3, [r7, #12]
}
 800773e:	bf00      	nop
 8007740:	bf00      	nop
 8007742:	e7fd      	b.n	8007740 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800774a:	f023 0301 	bic.w	r3, r3, #1
 800774e:	b2da      	uxtb	r2, r3
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	6a1b      	ldr	r3, [r3, #32]
 800775a:	6978      	ldr	r0, [r7, #20]
 800775c:	4798      	blx	r3
}
 800775e:	bf00      	nop
 8007760:	3718      	adds	r7, #24
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	20000e38 	.word	0x20000e38

0800776c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007774:	f107 0308 	add.w	r3, r7, #8
 8007778:	4618      	mov	r0, r3
 800777a:	f000 f859 	bl	8007830 <prvGetNextExpireTime>
 800777e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	4619      	mov	r1, r3
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f000 f805 	bl	8007794 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800778a:	f000 f8d5 	bl	8007938 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800778e:	bf00      	nop
 8007790:	e7f0      	b.n	8007774 <prvTimerTask+0x8>
	...

08007794 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800779e:	f7ff f92b 	bl	80069f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077a2:	f107 0308 	add.w	r3, r7, #8
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 f864 	bl	8007874 <prvSampleTimeNow>
 80077ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d130      	bne.n	8007816 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d10a      	bne.n	80077d0 <prvProcessTimerOrBlockTask+0x3c>
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d806      	bhi.n	80077d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80077c2:	f7ff f927 	bl	8006a14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80077c6:	68f9      	ldr	r1, [r7, #12]
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f7ff ff81 	bl	80076d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80077ce:	e024      	b.n	800781a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d008      	beq.n	80077e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80077d6:	4b13      	ldr	r3, [pc, #76]	@ (8007824 <prvProcessTimerOrBlockTask+0x90>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <prvProcessTimerOrBlockTask+0x50>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e000      	b.n	80077e6 <prvProcessTimerOrBlockTask+0x52>
 80077e4:	2300      	movs	r3, #0
 80077e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80077e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007828 <prvProcessTimerOrBlockTask+0x94>)
 80077ea:	6818      	ldr	r0, [r3, #0]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	4619      	mov	r1, r3
 80077f6:	f7fe fe11 	bl	800641c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80077fa:	f7ff f90b 	bl	8006a14 <xTaskResumeAll>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10a      	bne.n	800781a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007804:	4b09      	ldr	r3, [pc, #36]	@ (800782c <prvProcessTimerOrBlockTask+0x98>)
 8007806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800780a:	601a      	str	r2, [r3, #0]
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	f3bf 8f6f 	isb	sy
}
 8007814:	e001      	b.n	800781a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007816:	f7ff f8fd 	bl	8006a14 <xTaskResumeAll>
}
 800781a:	bf00      	nop
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
 8007822:	bf00      	nop
 8007824:	20000e3c 	.word	0x20000e3c
 8007828:	20000e40 	.word	0x20000e40
 800782c:	e000ed04 	.word	0xe000ed04

08007830 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007830:	b480      	push	{r7}
 8007832:	b085      	sub	sp, #20
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007838:	4b0d      	ldr	r3, [pc, #52]	@ (8007870 <prvGetNextExpireTime+0x40>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <prvGetNextExpireTime+0x16>
 8007842:	2201      	movs	r2, #1
 8007844:	e000      	b.n	8007848 <prvGetNextExpireTime+0x18>
 8007846:	2200      	movs	r2, #0
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d105      	bne.n	8007860 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007854:	4b06      	ldr	r3, [pc, #24]	@ (8007870 <prvGetNextExpireTime+0x40>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	60fb      	str	r3, [r7, #12]
 800785e:	e001      	b.n	8007864 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007864:	68fb      	ldr	r3, [r7, #12]
}
 8007866:	4618      	mov	r0, r3
 8007868:	3714      	adds	r7, #20
 800786a:	46bd      	mov	sp, r7
 800786c:	bc80      	pop	{r7}
 800786e:	4770      	bx	lr
 8007870:	20000e38 	.word	0x20000e38

08007874 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800787c:	f7ff f968 	bl	8006b50 <xTaskGetTickCount>
 8007880:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007882:	4b0b      	ldr	r3, [pc, #44]	@ (80078b0 <prvSampleTimeNow+0x3c>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	429a      	cmp	r2, r3
 800788a:	d205      	bcs.n	8007898 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800788c:	f000 f93a 	bl	8007b04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	e002      	b.n	800789e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800789e:	4a04      	ldr	r2, [pc, #16]	@ (80078b0 <prvSampleTimeNow+0x3c>)
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80078a4:	68fb      	ldr	r3, [r7, #12]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	20000e48 	.word	0x20000e48

080078b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b086      	sub	sp, #24
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	607a      	str	r2, [r7, #4]
 80078c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80078c2:	2300      	movs	r3, #0
 80078c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	68ba      	ldr	r2, [r7, #8]
 80078ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d812      	bhi.n	8007900 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	1ad2      	subs	r2, r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d302      	bcc.n	80078ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80078e8:	2301      	movs	r3, #1
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	e01b      	b.n	8007926 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80078ee:	4b10      	ldr	r3, [pc, #64]	@ (8007930 <prvInsertTimerInActiveList+0x7c>)
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	3304      	adds	r3, #4
 80078f6:	4619      	mov	r1, r3
 80078f8:	4610      	mov	r0, r2
 80078fa:	f7fd fc7f 	bl	80051fc <vListInsert>
 80078fe:	e012      	b.n	8007926 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	429a      	cmp	r2, r3
 8007906:	d206      	bcs.n	8007916 <prvInsertTimerInActiveList+0x62>
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	429a      	cmp	r2, r3
 800790e:	d302      	bcc.n	8007916 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007910:	2301      	movs	r3, #1
 8007912:	617b      	str	r3, [r7, #20]
 8007914:	e007      	b.n	8007926 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007916:	4b07      	ldr	r3, [pc, #28]	@ (8007934 <prvInsertTimerInActiveList+0x80>)
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	3304      	adds	r3, #4
 800791e:	4619      	mov	r1, r3
 8007920:	4610      	mov	r0, r2
 8007922:	f7fd fc6b 	bl	80051fc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007926:	697b      	ldr	r3, [r7, #20]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3718      	adds	r7, #24
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	20000e3c 	.word	0x20000e3c
 8007934:	20000e38 	.word	0x20000e38

08007938 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b08e      	sub	sp, #56	@ 0x38
 800793c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800793e:	e0ce      	b.n	8007ade <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	da19      	bge.n	800797a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007946:	1d3b      	adds	r3, r7, #4
 8007948:	3304      	adds	r3, #4
 800794a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800794c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10b      	bne.n	800796a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007956:	f383 8811 	msr	BASEPRI, r3
 800795a:	f3bf 8f6f 	isb	sy
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	61fb      	str	r3, [r7, #28]
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop
 8007968:	e7fd      	b.n	8007966 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800796a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007970:	6850      	ldr	r0, [r2, #4]
 8007972:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007974:	6892      	ldr	r2, [r2, #8]
 8007976:	4611      	mov	r1, r2
 8007978:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	f2c0 80ae 	blt.w	8007ade <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007988:	695b      	ldr	r3, [r3, #20]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d004      	beq.n	8007998 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800798e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007990:	3304      	adds	r3, #4
 8007992:	4618      	mov	r0, r3
 8007994:	f7fd fc6a 	bl	800526c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007998:	463b      	mov	r3, r7
 800799a:	4618      	mov	r0, r3
 800799c:	f7ff ff6a 	bl	8007874 <prvSampleTimeNow>
 80079a0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2b09      	cmp	r3, #9
 80079a6:	f200 8097 	bhi.w	8007ad8 <prvProcessReceivedCommands+0x1a0>
 80079aa:	a201      	add	r2, pc, #4	@ (adr r2, 80079b0 <prvProcessReceivedCommands+0x78>)
 80079ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b0:	080079d9 	.word	0x080079d9
 80079b4:	080079d9 	.word	0x080079d9
 80079b8:	080079d9 	.word	0x080079d9
 80079bc:	08007a4f 	.word	0x08007a4f
 80079c0:	08007a63 	.word	0x08007a63
 80079c4:	08007aaf 	.word	0x08007aaf
 80079c8:	080079d9 	.word	0x080079d9
 80079cc:	080079d9 	.word	0x080079d9
 80079d0:	08007a4f 	.word	0x08007a4f
 80079d4:	08007a63 	.word	0x08007a63
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80079d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079de:	f043 0301 	orr.w	r3, r3, #1
 80079e2:	b2da      	uxtb	r2, r3
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80079ea:	68ba      	ldr	r2, [r7, #8]
 80079ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	18d1      	adds	r1, r2, r3
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079f8:	f7ff ff5c 	bl	80078b4 <prvInsertTimerInActiveList>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d06c      	beq.n	8007adc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a04:	6a1b      	ldr	r3, [r3, #32]
 8007a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a10:	f003 0304 	and.w	r3, r3, #4
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d061      	beq.n	8007adc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007a18:	68ba      	ldr	r2, [r7, #8]
 8007a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1c:	699b      	ldr	r3, [r3, #24]
 8007a1e:	441a      	add	r2, r3
 8007a20:	2300      	movs	r3, #0
 8007a22:	9300      	str	r3, [sp, #0]
 8007a24:	2300      	movs	r3, #0
 8007a26:	2100      	movs	r1, #0
 8007a28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a2a:	f7ff fe03 	bl	8007634 <xTimerGenericCommand>
 8007a2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d152      	bne.n	8007adc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3a:	f383 8811 	msr	BASEPRI, r3
 8007a3e:	f3bf 8f6f 	isb	sy
 8007a42:	f3bf 8f4f 	dsb	sy
 8007a46:	61bb      	str	r3, [r7, #24]
}
 8007a48:	bf00      	nop
 8007a4a:	bf00      	nop
 8007a4c:	e7fd      	b.n	8007a4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a54:	f023 0301 	bic.w	r3, r3, #1
 8007a58:	b2da      	uxtb	r2, r3
 8007a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a60:	e03d      	b.n	8007ade <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a68:	f043 0301 	orr.w	r3, r3, #1
 8007a6c:	b2da      	uxtb	r2, r3
 8007a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a74:	68ba      	ldr	r2, [r7, #8]
 8007a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a7c:	699b      	ldr	r3, [r3, #24]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10b      	bne.n	8007a9a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a86:	f383 8811 	msr	BASEPRI, r3
 8007a8a:	f3bf 8f6f 	isb	sy
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	617b      	str	r3, [r7, #20]
}
 8007a94:	bf00      	nop
 8007a96:	bf00      	nop
 8007a98:	e7fd      	b.n	8007a96 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a9c:	699a      	ldr	r2, [r3, #24]
 8007a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa0:	18d1      	adds	r1, r2, r3
 8007aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007aa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007aa8:	f7ff ff04 	bl	80078b4 <prvInsertTimerInActiveList>
					break;
 8007aac:	e017      	b.n	8007ade <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ab4:	f003 0302 	and.w	r3, r3, #2
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d103      	bne.n	8007ac4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007abc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007abe:	f000 fb85 	bl	80081cc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007ac2:	e00c      	b.n	8007ade <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aca:	f023 0301 	bic.w	r3, r3, #1
 8007ace:	b2da      	uxtb	r2, r3
 8007ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007ad6:	e002      	b.n	8007ade <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007ad8:	bf00      	nop
 8007ada:	e000      	b.n	8007ade <prvProcessReceivedCommands+0x1a6>
					break;
 8007adc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ade:	4b08      	ldr	r3, [pc, #32]	@ (8007b00 <prvProcessReceivedCommands+0x1c8>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	1d39      	adds	r1, r7, #4
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f7fe f886 	bl	8005bf8 <xQueueReceive>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f47f af26 	bne.w	8007940 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007af4:	bf00      	nop
 8007af6:	bf00      	nop
 8007af8:	3730      	adds	r7, #48	@ 0x30
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20000e40 	.word	0x20000e40

08007b04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b088      	sub	sp, #32
 8007b08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b0a:	e049      	b.n	8007ba0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8007bc8 <prvSwitchTimerLists+0xc4>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b16:	4b2c      	ldr	r3, [pc, #176]	@ (8007bc8 <prvSwitchTimerLists+0xc4>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	3304      	adds	r3, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fd fba1 	bl	800526c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b38:	f003 0304 	and.w	r3, r3, #4
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d02f      	beq.n	8007ba0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	4413      	add	r3, r2
 8007b48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d90e      	bls.n	8007b70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	68ba      	ldr	r2, [r7, #8]
 8007b56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc8 <prvSwitchTimerLists+0xc4>)
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	3304      	adds	r3, #4
 8007b66:	4619      	mov	r1, r3
 8007b68:	4610      	mov	r0, r2
 8007b6a:	f7fd fb47 	bl	80051fc <vListInsert>
 8007b6e:	e017      	b.n	8007ba0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b70:	2300      	movs	r3, #0
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	2300      	movs	r3, #0
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	2100      	movs	r1, #0
 8007b7a:	68f8      	ldr	r0, [r7, #12]
 8007b7c:	f7ff fd5a 	bl	8007634 <xTimerGenericCommand>
 8007b80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d10b      	bne.n	8007ba0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	603b      	str	r3, [r7, #0]
}
 8007b9a:	bf00      	nop
 8007b9c:	bf00      	nop
 8007b9e:	e7fd      	b.n	8007b9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ba0:	4b09      	ldr	r3, [pc, #36]	@ (8007bc8 <prvSwitchTimerLists+0xc4>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1b0      	bne.n	8007b0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007baa:	4b07      	ldr	r3, [pc, #28]	@ (8007bc8 <prvSwitchTimerLists+0xc4>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007bb0:	4b06      	ldr	r3, [pc, #24]	@ (8007bcc <prvSwitchTimerLists+0xc8>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a04      	ldr	r2, [pc, #16]	@ (8007bc8 <prvSwitchTimerLists+0xc4>)
 8007bb6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007bb8:	4a04      	ldr	r2, [pc, #16]	@ (8007bcc <prvSwitchTimerLists+0xc8>)
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	6013      	str	r3, [r2, #0]
}
 8007bbe:	bf00      	nop
 8007bc0:	3718      	adds	r7, #24
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20000e38 	.word	0x20000e38
 8007bcc:	20000e3c 	.word	0x20000e3c

08007bd0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007bd6:	f000 f929 	bl	8007e2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007bda:	4b15      	ldr	r3, [pc, #84]	@ (8007c30 <prvCheckForValidListAndQueue+0x60>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d120      	bne.n	8007c24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007be2:	4814      	ldr	r0, [pc, #80]	@ (8007c34 <prvCheckForValidListAndQueue+0x64>)
 8007be4:	f7fd fabc 	bl	8005160 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007be8:	4813      	ldr	r0, [pc, #76]	@ (8007c38 <prvCheckForValidListAndQueue+0x68>)
 8007bea:	f7fd fab9 	bl	8005160 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007bee:	4b13      	ldr	r3, [pc, #76]	@ (8007c3c <prvCheckForValidListAndQueue+0x6c>)
 8007bf0:	4a10      	ldr	r2, [pc, #64]	@ (8007c34 <prvCheckForValidListAndQueue+0x64>)
 8007bf2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007bf4:	4b12      	ldr	r3, [pc, #72]	@ (8007c40 <prvCheckForValidListAndQueue+0x70>)
 8007bf6:	4a10      	ldr	r2, [pc, #64]	@ (8007c38 <prvCheckForValidListAndQueue+0x68>)
 8007bf8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	4b11      	ldr	r3, [pc, #68]	@ (8007c44 <prvCheckForValidListAndQueue+0x74>)
 8007c00:	4a11      	ldr	r2, [pc, #68]	@ (8007c48 <prvCheckForValidListAndQueue+0x78>)
 8007c02:	2110      	movs	r1, #16
 8007c04:	200a      	movs	r0, #10
 8007c06:	f7fd fbc5 	bl	8005394 <xQueueGenericCreateStatic>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	4a08      	ldr	r2, [pc, #32]	@ (8007c30 <prvCheckForValidListAndQueue+0x60>)
 8007c0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007c10:	4b07      	ldr	r3, [pc, #28]	@ (8007c30 <prvCheckForValidListAndQueue+0x60>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d005      	beq.n	8007c24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007c18:	4b05      	ldr	r3, [pc, #20]	@ (8007c30 <prvCheckForValidListAndQueue+0x60>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	490b      	ldr	r1, [pc, #44]	@ (8007c4c <prvCheckForValidListAndQueue+0x7c>)
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7fe fbaa 	bl	8006378 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c24:	f000 f932 	bl	8007e8c <vPortExitCritical>
}
 8007c28:	bf00      	nop
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	20000e40 	.word	0x20000e40
 8007c34:	20000e10 	.word	0x20000e10
 8007c38:	20000e24 	.word	0x20000e24
 8007c3c:	20000e38 	.word	0x20000e38
 8007c40:	20000e3c 	.word	0x20000e3c
 8007c44:	20000eec 	.word	0x20000eec
 8007c48:	20000e4c 	.word	0x20000e4c
 8007c4c:	080084fc 	.word	0x080084fc

08007c50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007c50:	b480      	push	{r7}
 8007c52:	b085      	sub	sp, #20
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	3b04      	subs	r3, #4
 8007c60:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007c68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	3b04      	subs	r3, #4
 8007c6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	f023 0201 	bic.w	r2, r3, #1
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	3b04      	subs	r3, #4
 8007c7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007c80:	4a08      	ldr	r2, [pc, #32]	@ (8007ca4 <pxPortInitialiseStack+0x54>)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3b14      	subs	r3, #20
 8007c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	3b20      	subs	r3, #32
 8007c96:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c98:	68fb      	ldr	r3, [r7, #12]
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bc80      	pop	{r7}
 8007ca2:	4770      	bx	lr
 8007ca4:	08007ca9 	.word	0x08007ca9

08007ca8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007cb2:	4b12      	ldr	r3, [pc, #72]	@ (8007cfc <prvTaskExitError+0x54>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cba:	d00b      	beq.n	8007cd4 <prvTaskExitError+0x2c>
	__asm volatile
 8007cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc0:	f383 8811 	msr	BASEPRI, r3
 8007cc4:	f3bf 8f6f 	isb	sy
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	60fb      	str	r3, [r7, #12]
}
 8007cce:	bf00      	nop
 8007cd0:	bf00      	nop
 8007cd2:	e7fd      	b.n	8007cd0 <prvTaskExitError+0x28>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	60bb      	str	r3, [r7, #8]
}
 8007ce6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ce8:	bf00      	nop
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d0fc      	beq.n	8007cea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007cf0:	bf00      	nop
 8007cf2:	bf00      	nop
 8007cf4:	3714      	adds	r7, #20
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bc80      	pop	{r7}
 8007cfa:	4770      	bx	lr
 8007cfc:	2000000c 	.word	0x2000000c

08007d00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d00:	4b07      	ldr	r3, [pc, #28]	@ (8007d20 <pxCurrentTCBConst2>)
 8007d02:	6819      	ldr	r1, [r3, #0]
 8007d04:	6808      	ldr	r0, [r1, #0]
 8007d06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d0a:	f380 8809 	msr	PSP, r0
 8007d0e:	f3bf 8f6f 	isb	sy
 8007d12:	f04f 0000 	mov.w	r0, #0
 8007d16:	f380 8811 	msr	BASEPRI, r0
 8007d1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007d1e:	4770      	bx	lr

08007d20 <pxCurrentTCBConst2>:
 8007d20:	20000910 	.word	0x20000910
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007d24:	bf00      	nop
 8007d26:	bf00      	nop

08007d28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007d28:	4806      	ldr	r0, [pc, #24]	@ (8007d44 <prvPortStartFirstTask+0x1c>)
 8007d2a:	6800      	ldr	r0, [r0, #0]
 8007d2c:	6800      	ldr	r0, [r0, #0]
 8007d2e:	f380 8808 	msr	MSP, r0
 8007d32:	b662      	cpsie	i
 8007d34:	b661      	cpsie	f
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	df00      	svc	0
 8007d40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007d42:	bf00      	nop
 8007d44:	e000ed08 	.word	0xe000ed08

08007d48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d4e:	4b32      	ldr	r3, [pc, #200]	@ (8007e18 <xPortStartScheduler+0xd0>)
 8007d50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	22ff      	movs	r2, #255	@ 0xff
 8007d5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d68:	78fb      	ldrb	r3, [r7, #3]
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007d70:	b2da      	uxtb	r2, r3
 8007d72:	4b2a      	ldr	r3, [pc, #168]	@ (8007e1c <xPortStartScheduler+0xd4>)
 8007d74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d76:	4b2a      	ldr	r3, [pc, #168]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007d78:	2207      	movs	r2, #7
 8007d7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d7c:	e009      	b.n	8007d92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007d7e:	4b28      	ldr	r3, [pc, #160]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	4a26      	ldr	r2, [pc, #152]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007d86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d88:	78fb      	ldrb	r3, [r7, #3]
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	005b      	lsls	r3, r3, #1
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d92:	78fb      	ldrb	r3, [r7, #3]
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d9a:	2b80      	cmp	r3, #128	@ 0x80
 8007d9c:	d0ef      	beq.n	8007d7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d9e:	4b20      	ldr	r3, [pc, #128]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f1c3 0307 	rsb	r3, r3, #7
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d00b      	beq.n	8007dc2 <xPortStartScheduler+0x7a>
	__asm volatile
 8007daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dae:	f383 8811 	msr	BASEPRI, r3
 8007db2:	f3bf 8f6f 	isb	sy
 8007db6:	f3bf 8f4f 	dsb	sy
 8007dba:	60bb      	str	r3, [r7, #8]
}
 8007dbc:	bf00      	nop
 8007dbe:	bf00      	nop
 8007dc0:	e7fd      	b.n	8007dbe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007dc2:	4b17      	ldr	r3, [pc, #92]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	4a15      	ldr	r2, [pc, #84]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007dca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007dcc:	4b14      	ldr	r3, [pc, #80]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007dd4:	4a12      	ldr	r2, [pc, #72]	@ (8007e20 <xPortStartScheduler+0xd8>)
 8007dd6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007de0:	4b10      	ldr	r3, [pc, #64]	@ (8007e24 <xPortStartScheduler+0xdc>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a0f      	ldr	r2, [pc, #60]	@ (8007e24 <xPortStartScheduler+0xdc>)
 8007de6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007dea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007dec:	4b0d      	ldr	r3, [pc, #52]	@ (8007e24 <xPortStartScheduler+0xdc>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a0c      	ldr	r2, [pc, #48]	@ (8007e24 <xPortStartScheduler+0xdc>)
 8007df2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007df6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007df8:	f000 f8b8 	bl	8007f6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8007e28 <xPortStartScheduler+0xe0>)
 8007dfe:	2200      	movs	r2, #0
 8007e00:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e02:	f7ff ff91 	bl	8007d28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007e06:	f7fe ff6b 	bl	8006ce0 <vTaskSwitchContext>
	prvTaskExitError();
 8007e0a:	f7ff ff4d 	bl	8007ca8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3710      	adds	r7, #16
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	e000e400 	.word	0xe000e400
 8007e1c:	20000f3c 	.word	0x20000f3c
 8007e20:	20000f40 	.word	0x20000f40
 8007e24:	e000ed20 	.word	0xe000ed20
 8007e28:	2000000c 	.word	0x2000000c

08007e2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	607b      	str	r3, [r7, #4]
}
 8007e44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e46:	4b0f      	ldr	r3, [pc, #60]	@ (8007e84 <vPortEnterCritical+0x58>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8007e84 <vPortEnterCritical+0x58>)
 8007e4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e50:	4b0c      	ldr	r3, [pc, #48]	@ (8007e84 <vPortEnterCritical+0x58>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d110      	bne.n	8007e7a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e58:	4b0b      	ldr	r3, [pc, #44]	@ (8007e88 <vPortEnterCritical+0x5c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00b      	beq.n	8007e7a <vPortEnterCritical+0x4e>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	603b      	str	r3, [r7, #0]
}
 8007e74:	bf00      	nop
 8007e76:	bf00      	nop
 8007e78:	e7fd      	b.n	8007e76 <vPortEnterCritical+0x4a>
	}
}
 8007e7a:	bf00      	nop
 8007e7c:	370c      	adds	r7, #12
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bc80      	pop	{r7}
 8007e82:	4770      	bx	lr
 8007e84:	2000000c 	.word	0x2000000c
 8007e88:	e000ed04 	.word	0xe000ed04

08007e8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e92:	4b12      	ldr	r3, [pc, #72]	@ (8007edc <vPortExitCritical+0x50>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d10b      	bne.n	8007eb2 <vPortExitCritical+0x26>
	__asm volatile
 8007e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9e:	f383 8811 	msr	BASEPRI, r3
 8007ea2:	f3bf 8f6f 	isb	sy
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	607b      	str	r3, [r7, #4]
}
 8007eac:	bf00      	nop
 8007eae:	bf00      	nop
 8007eb0:	e7fd      	b.n	8007eae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007edc <vPortExitCritical+0x50>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	4a08      	ldr	r2, [pc, #32]	@ (8007edc <vPortExitCritical+0x50>)
 8007eba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ebc:	4b07      	ldr	r3, [pc, #28]	@ (8007edc <vPortExitCritical+0x50>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d105      	bne.n	8007ed0 <vPortExitCritical+0x44>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	f383 8811 	msr	BASEPRI, r3
}
 8007ece:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bc80      	pop	{r7}
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	2000000c 	.word	0x2000000c

08007ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ee0:	f3ef 8009 	mrs	r0, PSP
 8007ee4:	f3bf 8f6f 	isb	sy
 8007ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8007f20 <pxCurrentTCBConst>)
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007ef0:	6010      	str	r0, [r2, #0]
 8007ef2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007ef6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007efa:	f380 8811 	msr	BASEPRI, r0
 8007efe:	f7fe feef 	bl	8006ce0 <vTaskSwitchContext>
 8007f02:	f04f 0000 	mov.w	r0, #0
 8007f06:	f380 8811 	msr	BASEPRI, r0
 8007f0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007f0e:	6819      	ldr	r1, [r3, #0]
 8007f10:	6808      	ldr	r0, [r1, #0]
 8007f12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007f16:	f380 8809 	msr	PSP, r0
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	4770      	bx	lr

08007f20 <pxCurrentTCBConst>:
 8007f20:	20000910 	.word	0x20000910
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop

08007f28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	607b      	str	r3, [r7, #4]
}
 8007f40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f42:	f7fe fe13 	bl	8006b6c <xTaskIncrementTick>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d003      	beq.n	8007f54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f4c:	4b06      	ldr	r3, [pc, #24]	@ (8007f68 <xPortSysTickHandler+0x40>)
 8007f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f52:	601a      	str	r2, [r3, #0]
 8007f54:	2300      	movs	r3, #0
 8007f56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	f383 8811 	msr	BASEPRI, r3
}
 8007f5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f60:	bf00      	nop
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	e000ed04 	.word	0xe000ed04

08007f6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f70:	4b0a      	ldr	r3, [pc, #40]	@ (8007f9c <vPortSetupTimerInterrupt+0x30>)
 8007f72:	2200      	movs	r2, #0
 8007f74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f76:	4b0a      	ldr	r3, [pc, #40]	@ (8007fa0 <vPortSetupTimerInterrupt+0x34>)
 8007f78:	2200      	movs	r2, #0
 8007f7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f7c:	4b09      	ldr	r3, [pc, #36]	@ (8007fa4 <vPortSetupTimerInterrupt+0x38>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a09      	ldr	r2, [pc, #36]	@ (8007fa8 <vPortSetupTimerInterrupt+0x3c>)
 8007f82:	fba2 2303 	umull	r2, r3, r2, r3
 8007f86:	099b      	lsrs	r3, r3, #6
 8007f88:	4a08      	ldr	r2, [pc, #32]	@ (8007fac <vPortSetupTimerInterrupt+0x40>)
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f8e:	4b03      	ldr	r3, [pc, #12]	@ (8007f9c <vPortSetupTimerInterrupt+0x30>)
 8007f90:	2207      	movs	r2, #7
 8007f92:	601a      	str	r2, [r3, #0]
}
 8007f94:	bf00      	nop
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bc80      	pop	{r7}
 8007f9a:	4770      	bx	lr
 8007f9c:	e000e010 	.word	0xe000e010
 8007fa0:	e000e018 	.word	0xe000e018
 8007fa4:	20000000 	.word	0x20000000
 8007fa8:	10624dd3 	.word	0x10624dd3
 8007fac:	e000e014 	.word	0xe000e014

08007fb0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007fb6:	f3ef 8305 	mrs	r3, IPSR
 8007fba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b0f      	cmp	r3, #15
 8007fc0:	d915      	bls.n	8007fee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007fc2:	4a17      	ldr	r2, [pc, #92]	@ (8008020 <vPortValidateInterruptPriority+0x70>)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007fcc:	4b15      	ldr	r3, [pc, #84]	@ (8008024 <vPortValidateInterruptPriority+0x74>)
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	7afa      	ldrb	r2, [r7, #11]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d20b      	bcs.n	8007fee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fda:	f383 8811 	msr	BASEPRI, r3
 8007fde:	f3bf 8f6f 	isb	sy
 8007fe2:	f3bf 8f4f 	dsb	sy
 8007fe6:	607b      	str	r3, [r7, #4]
}
 8007fe8:	bf00      	nop
 8007fea:	bf00      	nop
 8007fec:	e7fd      	b.n	8007fea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007fee:	4b0e      	ldr	r3, [pc, #56]	@ (8008028 <vPortValidateInterruptPriority+0x78>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800802c <vPortValidateInterruptPriority+0x7c>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d90b      	bls.n	8008016 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	603b      	str	r3, [r7, #0]
}
 8008010:	bf00      	nop
 8008012:	bf00      	nop
 8008014:	e7fd      	b.n	8008012 <vPortValidateInterruptPriority+0x62>
	}
 8008016:	bf00      	nop
 8008018:	3714      	adds	r7, #20
 800801a:	46bd      	mov	sp, r7
 800801c:	bc80      	pop	{r7}
 800801e:	4770      	bx	lr
 8008020:	e000e3f0 	.word	0xe000e3f0
 8008024:	20000f3c 	.word	0x20000f3c
 8008028:	e000ed0c 	.word	0xe000ed0c
 800802c:	20000f40 	.word	0x20000f40

08008030 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b08a      	sub	sp, #40	@ 0x28
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008038:	2300      	movs	r3, #0
 800803a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800803c:	f7fe fcdc 	bl	80069f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008040:	4b5c      	ldr	r3, [pc, #368]	@ (80081b4 <pvPortMalloc+0x184>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d101      	bne.n	800804c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008048:	f000 f924 	bl	8008294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800804c:	4b5a      	ldr	r3, [pc, #360]	@ (80081b8 <pvPortMalloc+0x188>)
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4013      	ands	r3, r2
 8008054:	2b00      	cmp	r3, #0
 8008056:	f040 8095 	bne.w	8008184 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d01e      	beq.n	800809e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008060:	2208      	movs	r2, #8
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4413      	add	r3, r2
 8008066:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	2b00      	cmp	r3, #0
 8008070:	d015      	beq.n	800809e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f023 0307 	bic.w	r3, r3, #7
 8008078:	3308      	adds	r3, #8
 800807a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f003 0307 	and.w	r3, r3, #7
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00b      	beq.n	800809e <pvPortMalloc+0x6e>
	__asm volatile
 8008086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800808a:	f383 8811 	msr	BASEPRI, r3
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	617b      	str	r3, [r7, #20]
}
 8008098:	bf00      	nop
 800809a:	bf00      	nop
 800809c:	e7fd      	b.n	800809a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d06f      	beq.n	8008184 <pvPortMalloc+0x154>
 80080a4:	4b45      	ldr	r3, [pc, #276]	@ (80081bc <pvPortMalloc+0x18c>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d86a      	bhi.n	8008184 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80080ae:	4b44      	ldr	r3, [pc, #272]	@ (80081c0 <pvPortMalloc+0x190>)
 80080b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80080b2:	4b43      	ldr	r3, [pc, #268]	@ (80081c0 <pvPortMalloc+0x190>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080b8:	e004      	b.n	80080c4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80080ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80080be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d903      	bls.n	80080d6 <pvPortMalloc+0xa6>
 80080ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1f1      	bne.n	80080ba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80080d6:	4b37      	ldr	r3, [pc, #220]	@ (80081b4 <pvPortMalloc+0x184>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080dc:	429a      	cmp	r2, r3
 80080de:	d051      	beq.n	8008184 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80080e0:	6a3b      	ldr	r3, [r7, #32]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2208      	movs	r2, #8
 80080e6:	4413      	add	r3, r2
 80080e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80080ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	6a3b      	ldr	r3, [r7, #32]
 80080f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f4:	685a      	ldr	r2, [r3, #4]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	1ad2      	subs	r2, r2, r3
 80080fa:	2308      	movs	r3, #8
 80080fc:	005b      	lsls	r3, r3, #1
 80080fe:	429a      	cmp	r2, r3
 8008100:	d920      	bls.n	8008144 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4413      	add	r3, r2
 8008108:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800810a:	69bb      	ldr	r3, [r7, #24]
 800810c:	f003 0307 	and.w	r3, r3, #7
 8008110:	2b00      	cmp	r3, #0
 8008112:	d00b      	beq.n	800812c <pvPortMalloc+0xfc>
	__asm volatile
 8008114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008118:	f383 8811 	msr	BASEPRI, r3
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	f3bf 8f4f 	dsb	sy
 8008124:	613b      	str	r3, [r7, #16]
}
 8008126:	bf00      	nop
 8008128:	bf00      	nop
 800812a:	e7fd      	b.n	8008128 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	685a      	ldr	r2, [r3, #4]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	1ad2      	subs	r2, r2, r3
 8008134:	69bb      	ldr	r3, [r7, #24]
 8008136:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800813e:	69b8      	ldr	r0, [r7, #24]
 8008140:	f000 f90a 	bl	8008358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008144:	4b1d      	ldr	r3, [pc, #116]	@ (80081bc <pvPortMalloc+0x18c>)
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	4a1b      	ldr	r2, [pc, #108]	@ (80081bc <pvPortMalloc+0x18c>)
 8008150:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008152:	4b1a      	ldr	r3, [pc, #104]	@ (80081bc <pvPortMalloc+0x18c>)
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	4b1b      	ldr	r3, [pc, #108]	@ (80081c4 <pvPortMalloc+0x194>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	429a      	cmp	r2, r3
 800815c:	d203      	bcs.n	8008166 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800815e:	4b17      	ldr	r3, [pc, #92]	@ (80081bc <pvPortMalloc+0x18c>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a18      	ldr	r2, [pc, #96]	@ (80081c4 <pvPortMalloc+0x194>)
 8008164:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008168:	685a      	ldr	r2, [r3, #4]
 800816a:	4b13      	ldr	r3, [pc, #76]	@ (80081b8 <pvPortMalloc+0x188>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	431a      	orrs	r2, r3
 8008170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008172:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800817a:	4b13      	ldr	r3, [pc, #76]	@ (80081c8 <pvPortMalloc+0x198>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	3301      	adds	r3, #1
 8008180:	4a11      	ldr	r2, [pc, #68]	@ (80081c8 <pvPortMalloc+0x198>)
 8008182:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008184:	f7fe fc46 	bl	8006a14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	f003 0307 	and.w	r3, r3, #7
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00b      	beq.n	80081aa <pvPortMalloc+0x17a>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008196:	f383 8811 	msr	BASEPRI, r3
 800819a:	f3bf 8f6f 	isb	sy
 800819e:	f3bf 8f4f 	dsb	sy
 80081a2:	60fb      	str	r3, [r7, #12]
}
 80081a4:	bf00      	nop
 80081a6:	bf00      	nop
 80081a8:	e7fd      	b.n	80081a6 <pvPortMalloc+0x176>
	return pvReturn;
 80081aa:	69fb      	ldr	r3, [r7, #28]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3728      	adds	r7, #40	@ 0x28
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	20005d6c 	.word	0x20005d6c
 80081b8:	20005d80 	.word	0x20005d80
 80081bc:	20005d70 	.word	0x20005d70
 80081c0:	20005d64 	.word	0x20005d64
 80081c4:	20005d74 	.word	0x20005d74
 80081c8:	20005d78 	.word	0x20005d78

080081cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d04f      	beq.n	800827e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80081de:	2308      	movs	r3, #8
 80081e0:	425b      	negs	r3, r3
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4413      	add	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	685a      	ldr	r2, [r3, #4]
 80081f0:	4b25      	ldr	r3, [pc, #148]	@ (8008288 <vPortFree+0xbc>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4013      	ands	r3, r2
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10b      	bne.n	8008212 <vPortFree+0x46>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	60fb      	str	r3, [r7, #12]
}
 800820c:	bf00      	nop
 800820e:	bf00      	nop
 8008210:	e7fd      	b.n	800820e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00b      	beq.n	8008232 <vPortFree+0x66>
	__asm volatile
 800821a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	60bb      	str	r3, [r7, #8]
}
 800822c:	bf00      	nop
 800822e:	bf00      	nop
 8008230:	e7fd      	b.n	800822e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	685a      	ldr	r2, [r3, #4]
 8008236:	4b14      	ldr	r3, [pc, #80]	@ (8008288 <vPortFree+0xbc>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4013      	ands	r3, r2
 800823c:	2b00      	cmp	r3, #0
 800823e:	d01e      	beq.n	800827e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d11a      	bne.n	800827e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	4b0e      	ldr	r3, [pc, #56]	@ (8008288 <vPortFree+0xbc>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	43db      	mvns	r3, r3
 8008252:	401a      	ands	r2, r3
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008258:	f7fe fbce 	bl	80069f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	685a      	ldr	r2, [r3, #4]
 8008260:	4b0a      	ldr	r3, [pc, #40]	@ (800828c <vPortFree+0xc0>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4413      	add	r3, r2
 8008266:	4a09      	ldr	r2, [pc, #36]	@ (800828c <vPortFree+0xc0>)
 8008268:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800826a:	6938      	ldr	r0, [r7, #16]
 800826c:	f000 f874 	bl	8008358 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008270:	4b07      	ldr	r3, [pc, #28]	@ (8008290 <vPortFree+0xc4>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	3301      	adds	r3, #1
 8008276:	4a06      	ldr	r2, [pc, #24]	@ (8008290 <vPortFree+0xc4>)
 8008278:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800827a:	f7fe fbcb 	bl	8006a14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800827e:	bf00      	nop
 8008280:	3718      	adds	r7, #24
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	20005d80 	.word	0x20005d80
 800828c:	20005d70 	.word	0x20005d70
 8008290:	20005d7c 	.word	0x20005d7c

08008294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008294:	b480      	push	{r7}
 8008296:	b085      	sub	sp, #20
 8008298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800829a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800829e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80082a0:	4b27      	ldr	r3, [pc, #156]	@ (8008340 <prvHeapInit+0xac>)
 80082a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f003 0307 	and.w	r3, r3, #7
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d00c      	beq.n	80082c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3307      	adds	r3, #7
 80082b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f023 0307 	bic.w	r3, r3, #7
 80082ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80082bc:	68ba      	ldr	r2, [r7, #8]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008340 <prvHeapInit+0xac>)
 80082c4:	4413      	add	r3, r2
 80082c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80082cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008344 <prvHeapInit+0xb0>)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80082d2:	4b1c      	ldr	r3, [pc, #112]	@ (8008344 <prvHeapInit+0xb0>)
 80082d4:	2200      	movs	r2, #0
 80082d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	68ba      	ldr	r2, [r7, #8]
 80082dc:	4413      	add	r3, r2
 80082de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80082e0:	2208      	movs	r2, #8
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	1a9b      	subs	r3, r3, r2
 80082e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0307 	bic.w	r3, r3, #7
 80082ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	4a15      	ldr	r2, [pc, #84]	@ (8008348 <prvHeapInit+0xb4>)
 80082f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80082f6:	4b14      	ldr	r3, [pc, #80]	@ (8008348 <prvHeapInit+0xb4>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2200      	movs	r2, #0
 80082fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80082fe:	4b12      	ldr	r3, [pc, #72]	@ (8008348 <prvHeapInit+0xb4>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2200      	movs	r2, #0
 8008304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	1ad2      	subs	r2, r2, r3
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008314:	4b0c      	ldr	r3, [pc, #48]	@ (8008348 <prvHeapInit+0xb4>)
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	4a0a      	ldr	r2, [pc, #40]	@ (800834c <prvHeapInit+0xb8>)
 8008322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	4a09      	ldr	r2, [pc, #36]	@ (8008350 <prvHeapInit+0xbc>)
 800832a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800832c:	4b09      	ldr	r3, [pc, #36]	@ (8008354 <prvHeapInit+0xc0>)
 800832e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008332:	601a      	str	r2, [r3, #0]
}
 8008334:	bf00      	nop
 8008336:	3714      	adds	r7, #20
 8008338:	46bd      	mov	sp, r7
 800833a:	bc80      	pop	{r7}
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000f44 	.word	0x20000f44
 8008344:	20005d64 	.word	0x20005d64
 8008348:	20005d6c 	.word	0x20005d6c
 800834c:	20005d74 	.word	0x20005d74
 8008350:	20005d70 	.word	0x20005d70
 8008354:	20005d80 	.word	0x20005d80

08008358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008360:	4b27      	ldr	r3, [pc, #156]	@ (8008400 <prvInsertBlockIntoFreeList+0xa8>)
 8008362:	60fb      	str	r3, [r7, #12]
 8008364:	e002      	b.n	800836c <prvInsertBlockIntoFreeList+0x14>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	60fb      	str	r3, [r7, #12]
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	687a      	ldr	r2, [r7, #4]
 8008372:	429a      	cmp	r2, r3
 8008374:	d8f7      	bhi.n	8008366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	68ba      	ldr	r2, [r7, #8]
 8008380:	4413      	add	r3, r2
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	429a      	cmp	r2, r3
 8008386:	d108      	bne.n	800839a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	685a      	ldr	r2, [r3, #4]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	441a      	add	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	441a      	add	r2, r3
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d118      	bne.n	80083e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	4b14      	ldr	r3, [pc, #80]	@ (8008404 <prvInsertBlockIntoFreeList+0xac>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d00d      	beq.n	80083d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685a      	ldr	r2, [r3, #4]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	441a      	add	r2, r3
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	e008      	b.n	80083e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80083d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008404 <prvInsertBlockIntoFreeList+0xac>)
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	601a      	str	r2, [r3, #0]
 80083de:	e003      	b.n	80083e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d002      	beq.n	80083f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083f6:	bf00      	nop
 80083f8:	3714      	adds	r7, #20
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bc80      	pop	{r7}
 80083fe:	4770      	bx	lr
 8008400:	20005d64 	.word	0x20005d64
 8008404:	20005d6c 	.word	0x20005d6c

08008408 <memset>:
 8008408:	4603      	mov	r3, r0
 800840a:	4402      	add	r2, r0
 800840c:	4293      	cmp	r3, r2
 800840e:	d100      	bne.n	8008412 <memset+0xa>
 8008410:	4770      	bx	lr
 8008412:	f803 1b01 	strb.w	r1, [r3], #1
 8008416:	e7f9      	b.n	800840c <memset+0x4>

08008418 <__libc_init_array>:
 8008418:	b570      	push	{r4, r5, r6, lr}
 800841a:	2600      	movs	r6, #0
 800841c:	4d0c      	ldr	r5, [pc, #48]	@ (8008450 <__libc_init_array+0x38>)
 800841e:	4c0d      	ldr	r4, [pc, #52]	@ (8008454 <__libc_init_array+0x3c>)
 8008420:	1b64      	subs	r4, r4, r5
 8008422:	10a4      	asrs	r4, r4, #2
 8008424:	42a6      	cmp	r6, r4
 8008426:	d109      	bne.n	800843c <__libc_init_array+0x24>
 8008428:	f000 f828 	bl	800847c <_init>
 800842c:	2600      	movs	r6, #0
 800842e:	4d0a      	ldr	r5, [pc, #40]	@ (8008458 <__libc_init_array+0x40>)
 8008430:	4c0a      	ldr	r4, [pc, #40]	@ (800845c <__libc_init_array+0x44>)
 8008432:	1b64      	subs	r4, r4, r5
 8008434:	10a4      	asrs	r4, r4, #2
 8008436:	42a6      	cmp	r6, r4
 8008438:	d105      	bne.n	8008446 <__libc_init_array+0x2e>
 800843a:	bd70      	pop	{r4, r5, r6, pc}
 800843c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008440:	4798      	blx	r3
 8008442:	3601      	adds	r6, #1
 8008444:	e7ee      	b.n	8008424 <__libc_init_array+0xc>
 8008446:	f855 3b04 	ldr.w	r3, [r5], #4
 800844a:	4798      	blx	r3
 800844c:	3601      	adds	r6, #1
 800844e:	e7f2      	b.n	8008436 <__libc_init_array+0x1e>
 8008450:	08008620 	.word	0x08008620
 8008454:	08008620 	.word	0x08008620
 8008458:	08008620 	.word	0x08008620
 800845c:	08008624 	.word	0x08008624

08008460 <memcpy>:
 8008460:	440a      	add	r2, r1
 8008462:	4291      	cmp	r1, r2
 8008464:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008468:	d100      	bne.n	800846c <memcpy+0xc>
 800846a:	4770      	bx	lr
 800846c:	b510      	push	{r4, lr}
 800846e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008472:	4291      	cmp	r1, r2
 8008474:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008478:	d1f9      	bne.n	800846e <memcpy+0xe>
 800847a:	bd10      	pop	{r4, pc}

0800847c <_init>:
 800847c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847e:	bf00      	nop
 8008480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008482:	bc08      	pop	{r3}
 8008484:	469e      	mov	lr, r3
 8008486:	4770      	bx	lr

08008488 <_fini>:
 8008488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800848a:	bf00      	nop
 800848c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800848e:	bc08      	pop	{r3}
 8008490:	469e      	mov	lr, r3
 8008492:	4770      	bx	lr
