# Simple UART Project

This repository contains the Verilog implementation of a Universal Asynchronous Receiver-Transmitter (UART) system. The project includes the design and simulation of both the transmitter (TX) and receiver (RX) modules, as well as a testbench to verify the functionality of the UART system.

## Project Structure

The project includes the following files:

- **RX.v:** Verilog code for the UART receiver.
- **TX.v:** Verilog code for the UART transmitter.
- **UART.v:** Verilog code for the UART module.
- **counter.v:** Verilog code for a counter module.
- **datacounter.v:** Verilog code for a data counter module.
- **mux.v:** Verilog code for a multiplexer module.
- **test.v:** Verilog code for the UART testbench.

## Images from the simulation

- the initial schematic diagram design for the UART

![Screenshot 2025-01-08 155653](https://github.com/user-attachments/assets/078b20bd-7869-4d5b-8e52-6e7ac2bcbf5e)

- Final schematic diagram
  
![Screenshot 2025-01-08 163030](https://github.com/user-attachments/assets/f7b4998e-1473-41c8-9fec-962cea4c7a77)

## References

- [IEEE ASU SB Digital S4 Project](https://www.youtube.com/watch?v=guIlmA-7owk&ab_channel=YoussefGamal)

