{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1490233794374 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fusion-Core-Base 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"Fusion-Core-Base\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490233794381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490233794425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490233794425 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1490233794770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1490233794790 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1490233794932 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 303 10611 11489 0 0 ""} { 0 { 0 ""} 0 794 10611 11489 0 0 ""}  }  } } { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1490233800257 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1490233800257 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1490233800615 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490233800896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490233800900 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490233800901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490233800904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490233800905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490233800905 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490233800906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490233800906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1490233800906 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490233800906 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[0\] " "Node \"DDR2LP_CA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[1\] " "Node \"DDR2LP_CA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[2\] " "Node \"DDR2LP_CA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[3\] " "Node \"DDR2LP_CA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[4\] " "Node \"DDR2LP_CA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[5\] " "Node \"DDR2LP_CA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[6\] " "Node \"DDR2LP_CA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[7\] " "Node \"DDR2LP_CA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[8\] " "Node \"DDR2LP_CA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[9\] " "Node \"DDR2LP_CA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[0\] " "Node \"DDR2LP_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[1\] " "Node \"DDR2LP_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_n " "Node \"DDR2LP_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_p " "Node \"DDR2LP_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Node \"DDR2LP_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Node \"DDR2LP_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[0\] " "Node \"DDR2LP_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[1\] " "Node \"DDR2LP_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[2\] " "Node \"DDR2LP_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[3\] " "Node \"DDR2LP_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Node \"DDR2LP_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Node \"DDR2LP_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Node \"DDR2LP_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Node \"DDR2LP_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Node \"DDR2LP_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Node \"DDR2LP_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Node \"DDR2LP_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Node \"DDR2LP_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[0\] " "Node \"DDR2LP_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[10\] " "Node \"DDR2LP_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[11\] " "Node \"DDR2LP_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[12\] " "Node \"DDR2LP_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[13\] " "Node \"DDR2LP_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[14\] " "Node \"DDR2LP_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[15\] " "Node \"DDR2LP_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[16\] " "Node \"DDR2LP_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[17\] " "Node \"DDR2LP_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[18\] " "Node \"DDR2LP_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[19\] " "Node \"DDR2LP_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[1\] " "Node \"DDR2LP_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[20\] " "Node \"DDR2LP_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[21\] " "Node \"DDR2LP_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[22\] " "Node \"DDR2LP_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[23\] " "Node \"DDR2LP_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[24\] " "Node \"DDR2LP_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[25\] " "Node \"DDR2LP_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[26\] " "Node \"DDR2LP_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[27\] " "Node \"DDR2LP_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[28\] " "Node \"DDR2LP_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[29\] " "Node \"DDR2LP_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[2\] " "Node \"DDR2LP_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[30\] " "Node \"DDR2LP_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[31\] " "Node \"DDR2LP_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[3\] " "Node \"DDR2LP_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[4\] " "Node \"DDR2LP_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[5\] " "Node \"DDR2LP_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[6\] " "Node \"DDR2LP_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[7\] " "Node \"DDR2LP_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[8\] " "Node \"DDR2LP_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[9\] " "Node \"DDR2LP_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_OCT_RZQ " "Node \"DDR2LP_OCT_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p0 " "Node \"REFCLK_p0\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p " "Node \"SMA_GXB_TX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1490233801106 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1490233801106 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490233801110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fusion-Core-Base.sdc " "Synopsys Design Constraints File file not found: 'Fusion-Core-Base.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1490233806765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1490233806765 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1490233806766 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1490233806767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1490233806768 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1490233806768 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1490233806769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1490233806772 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1490233806965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490233807450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1490233807899 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1490233808101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490233808101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1490233810663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1490233817626 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1490233817626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1490233817811 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1490233817811 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1490233817811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490233817814 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1490233820054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490233820225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490233821360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490233821481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490233823753 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490233829734 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1490233830183 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 298 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 299 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 301 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[4] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[5] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[6] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[7] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[8] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[9] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[10] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[11] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[12] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[13] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[14] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[15] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_n[16] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[4] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[5] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[6] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[7] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[8] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[9] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[10] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[11] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[12] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[13] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[14] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[15] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_p[16] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 190 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 191 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 192 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[4] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 193 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[5] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 194 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[6] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 195 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[7] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 196 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[8] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 197 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[9] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[10] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[11] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[12] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[13] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 202 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[14] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 203 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[15] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 204 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_n[16] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 205 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 206 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 207 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 208 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 209 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[4] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 210 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[5] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 211 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[6] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 212 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[7] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 213 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[8] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 214 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[9] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 215 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[10] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 216 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[11] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 217 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[12] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 218 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[13] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[14] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[15] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_p[16] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDA a permanently disabled " "Pin I2C_SDA has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[0\] a permanently disabled " "Pin SRAM_D\[0\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[0] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 267 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[1\] a permanently disabled " "Pin SRAM_D\[1\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[1] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 268 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[2\] a permanently disabled " "Pin SRAM_D\[2\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[2] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 269 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[3\] a permanently disabled " "Pin SRAM_D\[3\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[3] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 270 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[4\] a permanently disabled " "Pin SRAM_D\[4\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[4] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 271 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[5\] a permanently disabled " "Pin SRAM_D\[5\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[5] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 272 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[6\] a permanently disabled " "Pin SRAM_D\[6\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[6] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 273 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[7\] a permanently disabled " "Pin SRAM_D\[7\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[7] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 274 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[8\] a permanently disabled " "Pin SRAM_D\[8\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[8] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 275 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[9\] a permanently disabled " "Pin SRAM_D\[9\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[9] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 276 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[10\] a permanently disabled " "Pin SRAM_D\[10\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[10] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 277 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[11\] a permanently disabled " "Pin SRAM_D\[11\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[11] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[12\] a permanently disabled " "Pin SRAM_D\[12\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[12] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[13\] a permanently disabled " "Pin SRAM_D\[13\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[13] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 280 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[14\] a permanently disabled " "Pin SRAM_D\[14\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[14] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 281 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[15\] a permanently disabled " "Pin SRAM_D\[15\] has a permanently disabled output enable" {  } { { "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/data/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_D[15] } } } { "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/data/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "baseline_c5gx.v" "" { Text "C:/Data/Fusion-Core/Fusion-Core-Base/work/baseline_c5gx.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/Fusion-Core/Fusion-Core-Base/work/" { { 0 { 0 ""} 0 282 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490233830219 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1490233830219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/Fusion-Core/Fusion-Core-Base/work/output_files/Fusion-Core-Base.fit.smsg " "Generated suppressed messages file C:/Data/Fusion-Core/Fusion-Core-Base/work/output_files/Fusion-Core-Base.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1490233830301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1971 " "Peak virtual memory: 1971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490233831014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 21:50:31 2017 " "Processing ended: Wed Mar 22 21:50:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490233831014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490233831014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490233831014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490233831014 ""}
