Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_03_uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_20_fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_11_mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_04_uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch06_02_debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_05_uart_test.v" into library work
Parsing module <uart_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_test>.

Elaborating module <uart>.

Elaborating module <mod_m_counter(N=12)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_11_mod_m_counter.v" Line 27: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <uart_rx>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v" Line 89: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v" Line 103: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v" Line 106: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v" Line 126: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v" Line 142: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <fifo(W=2)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_20_fifo.v" Line 55: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_20_fifo.v" Line 56: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_03_uart_tx.v" Line 82: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_03_uart_tx.v" Line 95: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_03_uart_tx.v" Line 98: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_03_uart_tx.v" Line 110: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch06_02_debounce.v" Line 58: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch06_02_debounce.v" Line 82: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_05_uart_test.v" Line 34: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_05_uart_test.v" Line 53: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_test>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_05_uart_test.v".
WARNING:Xst:647 - Input <btn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_05_uart_test.v" line 30: Output port <db_level> of the instance <btn_db_unit> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <curr_error>.
    Found 1-bit register for signal <master_clk>.
    Found 8-bit adder for signal <rec_data1> created at line 34.
    Found 1-bit adder for signal <master_clk_PWR_1_o_add_5_OUT<0>> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <uart_test> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_04_uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 163
        DVSR_BIT = 12
        FIFO_W = 2
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_04_uart.v" line 33: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
    Found 4x12-bit Read Only RAM for signal <baud>
    Summary:
	inferred   1 RAM(s).
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_11_mod_m_counter.v".
        N = 12
    Found 12-bit register for signal <r_reg>.
    Found 13-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT> created at line 30.
    Found 13-bit adder for signal <n0018[12:0]> created at line 27.
    Found 32-bit comparator equal for signal <max_tick> created at line 30
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_01_uart_rx.v".
    Found 5-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 8-bit register for signal <b_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_16_OUT> created at line 97.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_50_OUT> created at line 129.
    Found 3-bit adder for signal <n_reg[2]_GND_4_o_add_19_OUT> created at line 103.
    Found 5-bit adder for signal <s_reg[4]_GND_4_o_add_42_OUT> created at line 126.
    Found 3-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_mux_41_OUT> created at line 117.
    Found 32-bit comparator equal for signal <GND_4_o_GND_4_o_equal_17_o> created at line 97
    Found 1-bit comparator not equal for signal <n0031> created at line 114
    Found 1-bit comparator not equal for signal <n0036> created at line 119
    Found 32-bit comparator equal for signal <GND_4_o_GND_4_o_equal_51_o> created at line 129
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch04_20_fifo.v".
        B = 8
        W = 2
    Found 4x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit adder for signal <w_ptr_succ> created at line 55.
    Found 2-bit adder for signal <r_ptr_succ> created at line 56.
    Found 2-bit comparator not equal for signal <r_ptr_reg[1]_w_ptr_reg[1]_equal_8_o> created at line 69
    Found 2-bit comparator not equal for signal <w_ptr_reg[1]_r_ptr_reg[1]_equal_10_o> created at line 77
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <fifo> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch08_03_uart_tx.v".
    Found 1-bit register for signal <tx_reg>.
    Found 5-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_17_OUT> created at line 92.
    Found 7-bit subtractor for signal <GND_7_o_GND_7_o_sub_31_OUT> created at line 104.
    Found 3-bit adder for signal <n_reg[2]_GND_7_o_add_18_OUT> created at line 95.
    Found 5-bit adder for signal <s_reg[4]_GND_7_o_add_32_OUT> created at line 110.
    Found 5-bit 4-to-1 multiplexer for signal <s_next> created at line 60.
    Found 32-bit comparator equal for signal <GND_7_o_GND_7_o_equal_18_o> created at line 92
    Found 32-bit comparator equal for signal <GND_7_o_GND_7_o_equal_32_o> created at line 104
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter8\exercises\fulluart\list_ch06_02_debounce.v".
    Found 21-bit register for signal <q_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <_n0040> created at line 59.
    Found 21-bit 4-to-1 multiplexer for signal <q_next> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x12-bit single-port Read Only RAM                    : 1
 4x8-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 17
 1-bit adder                                           : 1
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 2-bit adder                                           : 4
 21-bit subtractor                                     : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 6
 12-bit register                                       : 1
 2-bit register                                        : 4
 21-bit register                                       : 1
 3-bit register                                        : 3
 5-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 11
 1-bit comparator not equal                            : 2
 2-bit comparator not equal                            : 4
 32-bit comparator equal                               : 5
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 12
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 11
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3217 - HDL ADVISOR - Register <b_reg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_array_reg> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_baud> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 12-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bd_rate>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <baud>          |          |
    -----------------------------------------------------------------------
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_test>.
The following registers are absorbed into counter <master_clk>: 1 register on signal <master_clk>.
Unit <uart_test> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x12-bit single-port distributed Read Only RAM        : 1
 4x8-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 14
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 2-bit adder                                           : 4
 21-bit subtractor                                     : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Counters                                             : 7
 1-bit up counter                                      : 1
 2-bit up counter                                      : 4
 3-bit up counter                                      : 2
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 11
 1-bit comparator not equal                            : 2
 2-bit comparator not equal                            : 4
 32-bit comparator equal                               : 5
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 10
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 11
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_rx_unit/FSM_0> on signal <state_reg[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <btn_db_unit/FSM_2> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------

Optimizing unit <uart_test> ...

Optimizing unit <uart> ...

Optimizing unit <fifo> ...

Optimizing unit <uart_rx> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_tx> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 329
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 15
#      LUT2                        : 28
#      LUT3                        : 27
#      LUT4                        : 20
#      LUT5                        : 44
#      LUT6                        : 64
#      MUXCY                       : 52
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 89
#      FDC                         : 49
#      FDCE                        : 36
#      FDE                         : 1
#      FDP                         : 3
# RAMS                             : 6
#      RAM16X1D                    : 4
#      RAM32M                      : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 9
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              86  out of  18224     0%  
 Number of Slice LUTs:                  243  out of   9112     2%  
    Number used as Logic:               227  out of   9112     2%  
    Number used as Memory:               16  out of   2176     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    248
   Number with an unused Flip Flop:     162  out of    248    65%  
   Number with an unused LUT:             5  out of    248     2%  
   Number of fully used LUT-FF pairs:    81  out of    248    32%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  31  out of    232    13%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
master_clk                         | BUFG                   | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.155ns (Maximum Frequency: 194.003MHz)
   Minimum input arrival time before clock: 8.109ns
   Maximum output required time after clock: 4.604ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            master_clk (FF)
  Destination:       master_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: master_clk to master_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  master_clk (master_clk)
     INV:I->O              1   0.206   0.579  Mcount_master_clk_xor<0>11_INV_0 (Result)
     FDE:D                     0.102          master_clk
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'master_clk'
  Clock period: 5.155ns (frequency: 194.003MHz)
  Total number of paths / destination ports: 5792 / 158
-------------------------------------------------------------------------
Delay:               5.155ns (Levels of Logic = 6)
  Source:            btn_db_unit/q_reg_0 (FF)
  Destination:       uart_unit/fifo_tx_unit/Mram_array_reg22 (RAM)
  Source Clock:      master_clk rising
  Destination Clock: master_clk rising

  Data Path: btn_db_unit/q_reg_0 to uart_unit/fifo_tx_unit/Mram_array_reg22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.617  btn_db_unit/q_reg_0 (btn_db_unit/q_reg_0)
     LUT1:I0->O            1   0.205   0.000  btn_db_unit/Msub__n0040_cy<0>_rt (btn_db_unit/Msub__n0040_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  btn_db_unit/Msub__n0040_cy<0> (btn_db_unit/Msub__n0040_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  btn_db_unit/Msub__n0040_cy<1> (btn_db_unit/Msub__n0040_cy<1>)
     XORCY:CI->O           3   0.180   1.015  btn_db_unit/Msub__n0040_xor<2> (btn_db_unit/_n0040<18>)
     LUT6:I0->O           12   0.203   1.137  btn_db_unit/db_tick22 (btn_db_unit/db_tick21)
     LUT6:I3->O            3   0.205   0.650  uart_unit/fifo_tx_unit/wr_en1 (uart_unit/fifo_tx_unit/wr_en)
     RAM32M:WE                 0.304          uart_unit/fifo_tx_unit/Mram_array_reg1
    ----------------------------------------
    Total                      5.155ns (1.735ns logic, 3.420ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1960 / 10
-------------------------------------------------------------------------
Offset:              8.109ns (Levels of Logic = 15)
  Source:            swbaud<0> (PAD)
  Destination:       curr_error_0 (FF)
  Destination Clock: clk rising

  Data Path: swbaud<0> to curr_error_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.013  swbaud_0_IBUF (swbaud_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_lut<4> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<4> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<5> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<6> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.944  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_xor<11> (uart_unit/baud_gen_unit/GND_3_o_GND_3_o_sub_7_OUT<11>)
     LUT6:I0->O            1   0.203   0.000  uart_unit/baud_gen_unit/Mcompar_max_tick_lut<3> (uart_unit/baud_gen_unit/Mcompar_max_tick_lut<3>)
     MUXCY:S->O            1   0.172   0.000  uart_unit/baud_gen_unit/Mcompar_max_tick_cy<3> (uart_unit/baud_gen_unit/Mcompar_max_tick_cy<3>)
     MUXCY:CI->O          38   0.019   1.624  uart_unit/baud_gen_unit/Mcompar_max_tick_cy<4> (uart_unit/tick)
     LUT5:I1->O            2   0.203   0.864  uart_unit/uart_rx_unit/Mmux_err_flag1 (error<0>)
     LUT5:I1->O            3   0.203   0.650  n0006_inv1 (n0006_inv)
     FDCE:CE                   0.322          curr_error_0
    ----------------------------------------
    Total                      8.109ns (3.013ns logic, 5.096ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'master_clk'
  Total number of paths / destination ports: 10806 / 180
-------------------------------------------------------------------------
Offset:              6.962ns (Levels of Logic = 14)
  Source:            swbaud<0> (PAD)
  Destination:       uart_unit/uart_rx_unit/s_reg_4 (FF)
  Destination Clock: master_clk rising

  Data Path: swbaud<0> to uart_unit/uart_rx_unit/s_reg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.013  swbaud_0_IBUF (swbaud_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_lut<4> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<4> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<5> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<6> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10> (uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.944  uart_unit/baud_gen_unit/Msub_GND_3_o_GND_3_o_sub_7_OUT_xor<11> (uart_unit/baud_gen_unit/GND_3_o_GND_3_o_sub_7_OUT<11>)
     LUT6:I0->O            1   0.203   0.000  uart_unit/baud_gen_unit/Mcompar_max_tick_lut<3> (uart_unit/baud_gen_unit/Mcompar_max_tick_lut<3>)
     MUXCY:S->O            1   0.172   0.000  uart_unit/baud_gen_unit/Mcompar_max_tick_cy<3> (uart_unit/baud_gen_unit/Mcompar_max_tick_cy<3>)
     MUXCY:CI->O          38   0.019   1.481  uart_unit/baud_gen_unit/Mcompar_max_tick_cy<4> (uart_unit/tick)
     LUT6:I4->O            5   0.203   0.714  uart_unit/uart_rx_unit/_n0194_inv3 (uart_unit/uart_rx_unit/_n0194_inv)
     FDCE:CE                   0.322          uart_unit/uart_rx_unit/s_reg_0
    ----------------------------------------
    Total                      6.962ns (2.810ns logic, 4.152ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'master_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.604ns (Levels of Logic = 2)
  Source:            uart_unit/fifo_tx_unit/full_reg (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      master_clk rising

  Data Path: uart_unit/fifo_tx_unit/full_reg to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  uart_unit/fifo_tx_unit/full_reg (uart_unit/fifo_tx_unit/full_reg)
     INV:I->O              1   0.206   0.579  sseg<6>1_INV_0 (sseg_6_OBUF)
     OBUF:I->O                 2.571          sseg_6_OBUF (sseg<6>)
    ----------------------------------------
    Total                      4.604ns (3.224ns logic, 1.380ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            curr_error_2 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clk rising

  Data Path: curr_error_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.579  curr_error_2 (curr_error_2)
     OBUF:I->O                 2.571          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.913|         |         |         |
master_clk     |    6.153|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock master_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
master_clk     |    5.155|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.73 secs
 
--> 

Total memory usage is 230056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    4 (   0 filtered)

