import datetime
import json
import os
from pathlib import Path
import signal
import shlex
import shutil
import subprocess
import sys
import tempfile
import threading
import time
import unittest
from types import SimpleNamespace
from unittest import mock

import jinja2

REPO_ROOT = Path(__file__).resolve().parents[2]
BIN_DIR = REPO_ROOT / "bin"
LIB_DIR = REPO_ROOT / "lib"
if str(BIN_DIR) not in sys.path:
    sys.path.insert(0, str(BIN_DIR))
if str(LIB_DIR) not in sys.path:
    sys.path.insert(0, str(LIB_DIR))

from args_parser import parse_args
from args_parse.parser import create_parser
from lint_parser_hal import HalLintLog
from lint_parser_vcs import VcsLintLog
import simmer
from lib.job_lib import Job, JobManager, JobStatus
from lib.regression import resolve_report_generation
from lib.runtime_options import format_sim_opts_dict, resolve_test_timeout_hours
from lib.simulators.base import run_bounded_process
from lib.simulators.vcs import PARTCOMP_MANIFEST_FILENAME, VcsSimulator, _tcl_quote as _vcs_tcl_quote, detect_allocated_cpus
from lib.simulators.xcelium import XceliumSimulator, _tcl_quote


class DummyRegressionConfig:

    def __init__(self):
        self.regression_dir = tempfile.mkdtemp(prefix="vcs_runtime_contract_")
        self.proj_dir = os.getcwd()
        self.deferred_messages = []


class DummyVcompJob:

    def __init__(self):
        self.bench_dir = tempfile.mkdtemp(prefix="vcs_bench_")
        self.job_dir = tempfile.mkdtemp(prefix="vcs_vcomp_")
        self.name = "unit_vcomp"
        self.shared_runtime_lock_paths = []
        self.tb_options = {
            "dut_instance": "hdl_top.dut",
            "dut_top": "unit_test_top",
            "vcs_cm_hier": "tests/coverage_hier.cfg",
            "xcelium_covfile": "tests/coverage.ccf",
        }

    def acquire_shared_runtime_lock(self, runtime_path):
        self.shared_runtime_lock_paths.append(runtime_path)


class VcsRuntimeContractTest(unittest.TestCase):

    def test_vcs_lint_inline_waiver_accepts_aligned_comments(self):
        root = Path(tempfile.mkdtemp(dir="."))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        source = root / "aligned_waiver.sv"
        source.write_text(
            "\n" * 12 + " input tx_clk,    // lint: disable=USEPRT,UI\n",
            encoding="utf-8",
        )
        source_path = source.relative_to(Path.cwd()).as_posix()
        lint_log = root / "lint.log"
        lint_log.write_text(
            "Lint-[UI] Unused input\n"
            "{}, 13\n"
            "  Following is an unused input.\n".format(source_path),
            encoding="utf-8",
        )

        parsed = VcsLintLog(str(lint_log), "", mock.Mock())

        self.assertEqual(1, len(parsed.warnings))
        self.assertEqual(source_path, parsed.warnings[0].filename)
        self.assertEqual("13", parsed.warnings[0].lineno)
        self.assertTrue(parsed.warnings[0].waived)

    def test_bounded_process_kills_group_after_timeout(self):
        process = mock.Mock(pid=123, returncode=-signal.SIGKILL)
        timeout = subprocess.TimeoutExpired(["tool"], 1)
        process.communicate.side_effect = [timeout, subprocess.TimeoutExpired(["tool"], 5), ("", "")]

        with mock.patch("lib.simulators.base.subprocess.Popen", return_value=process), \
             mock.patch("lib.simulators.base.os.killpg") as kill_group, \
             self.assertRaises(subprocess.TimeoutExpired):
            run_bounded_process(["tool"], timeout_seconds=1, capture_output=True, text=True)

        self.assertEqual(
            [mock.call(123, signal.SIGTERM), mock.call(123, signal.SIGKILL)],
            kill_group.call_args_list,
        )

    def test_bounded_process_reaps_child_group_on_sigterm(self):
        with tempfile.TemporaryDirectory() as temp_dir:
            child_pid_path = Path(temp_dir) / "child.pid"
            parent_code = """
import sys
sys.path.insert(0, sys.argv[1])
from lib.simulators.base import run_bounded_process
run_bounded_process([
    sys.executable,
    "-c",
    "import os, pathlib, sys, time; pathlib.Path(sys.argv[1]).write_text(str(os.getpid())); time.sleep(60)",
    sys.argv[2],
])
"""
            parent = subprocess.Popen(
                [sys.executable, "-c", parent_code,
                 str(REPO_ROOT), str(child_pid_path)],
                start_new_session=True,
            )
            child_pid = None
            try:
                deadline = time.monotonic() + 10
                while time.monotonic() < deadline and not child_pid_path.exists():
                    time.sleep(0.02)
                self.assertTrue(child_pid_path.exists(), "bounded child did not start")
                child_pid = int(child_pid_path.read_text(encoding="utf-8"))

                os.kill(parent.pid, signal.SIGTERM)
                self.assertEqual(128 + signal.SIGTERM, parent.wait(timeout=10))

                deadline = time.monotonic() + 5
                while time.monotonic() < deadline:
                    try:
                        os.killpg(child_pid, 0)
                    except ProcessLookupError:
                        break
                    time.sleep(0.02)
                else:
                    self.fail("bounded child process group survived parent SIGTERM")
            finally:
                if parent.poll() is None:
                    parent.kill()
                    parent.wait(timeout=5)
                if child_pid is not None:
                    try:
                        os.killpg(child_pid, signal.SIGKILL)
                    except ProcessLookupError:
                        pass

    def test_get_bazel_bin_prefers_project_symlink(self):
        with mock.patch("simmer.os.path.isdir", return_value=True), \
             mock.patch("simmer.os.path.realpath", return_value="/output/bazel-bin") as realpath, \
             mock.patch("simmer.subprocess.run") as run:
            self.assertEqual("/output/bazel-bin", simmer.get_bazel_bin("/repo"))

        realpath.assert_called_once_with(os.path.join("/repo", "bazel-bin"))
        run.assert_not_called()

    def test_get_bazel_bin_falls_back_to_bazel_info(self):
        completed = SimpleNamespace(returncode=0, stdout="/output/bazel-bin\n", stderr="")
        with mock.patch("simmer.os.path.isdir", return_value=False), \
             mock.patch("simmer.subprocess.run", return_value=completed) as run:
            self.assertEqual("/output/bazel-bin", simmer.get_bazel_bin("/repo"))

        run.assert_called_once_with(["bazel", "info", "bazel-bin"], cwd="/repo", capture_output=True, text=True)

    def test_html_reports_default_to_each_users_regression_directory(self):
        options = parse_args(["--simulator", "VCS"])
        self.assertIsNone(options.report)
        self.assertFalse(resolve_report_generation(options.report, 1))
        self.assertTrue(resolve_report_generation(options.report, 2))
        self.assertTrue(resolve_report_generation(parse_args(["--simulator", "VCS", "--report"]).report, 1))
        self.assertFalse(parse_args(["--simulator", "VCS", "--no-report"]).report)

        options.report_dir = None
        rcfg = SimpleNamespace(regression_dir="/nfs/regression/another_user/project")
        self.assertEqual("/nfs/regression/another_user/project/regression_results",
                         simmer.resolve_report_root(rcfg, options))

        options.report_dir = "/shared/custom-report-root"
        self.assertEqual("/shared/custom-report-root", simmer.resolve_report_root(rcfg, options))

    def test_simmer_help_documents_every_option_and_critical_preparation(self):
        parser = create_parser()
        for action in parser._actions:
            if not action.option_strings:
                continue
            self.assertIsInstance(action.help, str, action.option_strings)
            self.assertGreaterEqual(len(action.help.strip()), 20, action.option_strings)

        help_text = parser.format_help()
        self.assertLessEqual(max(len(line) for line in help_text.splitlines()), 150)
        normalized_help = " ".join(help_text.split())
        self.assertIn("Bazel 7.7.1, Python 3.12", normalized_help)
        self.assertIn("Quote all test globs", normalized_help)
        self.assertIn("enabled (default)", normalized_help)
        self.assertIn("--no-vcs-partcomp", normalized_help)
        self.assertIn("--no-vcs-auto-compile-cache", normalized_help)
        self.assertIn("--vcs-cm", normalized_help)
        self.assertIn("--vcs-xprop", normalized_help)
        self.assertNotIn("--lmstat", normalized_help)
        self.assertIn("must already exist", normalized_help)
        self.assertIn("custom external partcomp/sharedlib directories are preserved", normalized_help)
        self.assertIn("Run this before --msie-prim", normalized_help)
        self.assertIn("Requires EMU_JINJA2_PATH", normalized_help)
        self.assertIn("custom Tcl controls scopes, depth, and dump timing", normalized_help)
        self.assertIn("\n    --wave-type", help_text)
        self.assertIn("\n    --mce-build-count", help_text)
        self.assertIn("\n    --vcs-cm-line", help_text)
        self.assertIn("\n    --vcs-partcomp-mode", help_text)
        self.assertIn("\n    --vcs-xprop-flowctrl", help_text)
        self.assertIn("\n    --ico-workdir", help_text)
        self.assertIn("\n    --vso-workdir", help_text)
        self.assertIn("\n    --vso-ccex-rca", help_text)

    def test_zero_test_timeout_disables_job_timeout(self):
        self.assertEqual(0, resolve_test_timeout_hours({"timeout_minutes": 0}, 12.0, False))

    def test_long_options_require_exact_spelling(self):
        self.assertTrue(parse_args(["--recompile"]).recompile)
        self.assertEqual(10, parse_args(["--his"]).history)
        with self.assertRaises(SystemExit):
            parse_args(["--recom"])

    def test_simulation_directory_name_separates_iteration_and_optional_suffix(self):
        common_arguments = ("unit_tb", "VCS", "smoke", 42, 1)

        self.assertEqual("unit_tb__VCS__smoke__42", simmer._format_simulation_directory_name(*common_arguments, ""))
        self.assertEqual("unit_tb__VCS__smoke__42_sdf_wc",
                         simmer._format_simulation_directory_name(*common_arguments, "sdf_wc"))
        self.assertEqual("unit_tb__VCS__smoke__42_sdf_wc",
                         simmer._format_simulation_directory_name(*common_arguments, "_sdf_wc"))
        self.assertEqual("unit_tb__VCS__smoke__42__i2",
                         simmer._format_simulation_directory_name("unit_tb", "VCS", "smoke", 42, 2, ""))

    def test_vcs_wave_viewer_uses_apex_without_lca(self):
        options = parse_args(["--simulator", "VCS", "--waves"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        command = simulator.get_wave_view_command("/tmp/waves.fsdb")

        self.assertEqual(["runmod", "vcs", "--", "verdi", "-apex", "-ssf", "/tmp/waves.fsdb"], command.splitlines())
        self.assertIn("-apex", command)
        self.assertNotIn("-lca", command)

        with tempfile.TemporaryDirectory() as job_dir:
            Path(job_dir, "stdout.log").touch()
            command = simulator.get_wave_view_command("/tmp/waves.fsdb", job_dir)

        self.assertNotIn("-smlog", command.splitlines())
        self.assertIn("-apex", command)
        self.assertNotIn("-lca", command)

        smartlog = VcsSimulator(
            parse_args(["--simulator", "VCS", "--waves", "--smartlog"]),
            DummyRegressionConfig(),
            None,
        )
        with tempfile.TemporaryDirectory() as job_dir:
            Path(job_dir, "stdout.log").touch()
            command = smartlog.get_wave_view_command("/tmp/waves.fsdb", job_dir)

        self.assertIn("-smlog", command.splitlines())

    def test_wave_viewer_commands_preserve_argv_boundaries(self):
        wave_path = "/tmp/waves with spaces;$(not-executed).fsdb"
        vcs = VcsSimulator(parse_args(["--simulator", "VCS", "--waves"]), DummyRegressionConfig(), None)
        xcelium = XceliumSimulator(parse_args(["--simulator", "XRUN", "--waves"]), DummyRegressionConfig(), None)

        self.assertEqual(
            ["runmod", "vcs", "--", "verdi", "-apex", "-ssf", wave_path],
            vcs.get_wave_view_command(wave_path).splitlines(),
        )
        self.assertEqual(
            ["runmod", "xrun", "--", "verisium", "-64bit", "-db", wave_path],
            xcelium.get_wave_view_command(wave_path).splitlines(),
        )
        with self.assertRaisesRegex(ValueError, "cannot contain newlines"):
            vcs.get_wave_view_command("/tmp/invalid\nwave.fsdb")

    def test_simulation_duration_is_read_from_stdout_log(self):
        with tempfile.NamedTemporaryFile(mode="w", encoding="utf-8", delete=False) as log_file:
            log_file.write("simulator output\n%I:sim: Simulation duration: 17 seconds\n")
            log_path = log_file.name
        self.addCleanup(os.remove, log_path)
        test_job = simmer.TestJob.__new__(simmer.TestJob)
        test_job._log_path = log_path

        self.assertEqual(17, test_job._read_simulation_duration())

    def _read_repo_file(self, relative_path):
        test_workspace = os.environ.get("TEST_WORKSPACE", "__main__")
        manifest_file = os.environ.get("RUNFILES_MANIFEST_FILE")
        manifest_key = "{}/{}".format(test_workspace, relative_path.replace("\\", "/"))
        if manifest_file:
            for line in Path(manifest_file).read_text(encoding="utf-8").splitlines():
                if line.startswith(manifest_key + " "):
                    return Path(line.split(" ", 1)[1]).read_text(encoding="utf-8")

        test_srcdir = os.environ["TEST_SRCDIR"]
        return (Path(test_srcdir) / test_workspace / relative_path).read_text(encoding="utf-8")

    def _render_simulation_script(self,
                                  project_dir,
                                  job_dir,
                                  simulation_command,
                                  socket_sidecars=(),
                                  sim_working_dir=None,
                                  pre_run_cmd="",
                                  pre_sim_commands=(),
                                  skip_parse_sim_log=1,
                                  check_test_path=None):
        jinja_environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        jinja_environment.filters["shell_quote"] = shlex.quote
        simulation_template = jinja_environment.from_string(self._read_repo_file("bin/templates/sim_template.sh.j2"))
        runfiles_root = Path(job_dir) / "runfiles"
        runfiles_root.mkdir(exist_ok=True)
        test_job = SimpleNamespace(
            _log_path=str(Path(job_dir) / "simulation.log"),
            job_dir=str(job_dir),
            sidecar_process_groups_path=str(Path(job_dir) / ".socket_sidecar_pgids"),
            vcomper=SimpleNamespace(
                bazel_runfiles_main=str(runfiles_root),
                rcfg=SimpleNamespace(proj_dir=str(project_dir)),
            ),
        )
        return simulation_template.render(
            check_test_path=str(check_test_path or Path(project_dir) / "check test.py"),
            check_test_python=sys.executable,
            job=test_job,
            log_check_args="",
            options=SimpleNamespace(skip_parse_sim_log=skip_parse_sim_log),
            post_sim_commands=[],
            pre_run_cmd=pre_run_cmd,
            pre_sim_commands=pre_sim_commands,
            sim_working_dir=str(sim_working_dir or Path(job_dir) / "sim work"),
            simulation_command=simulation_command,
            sockets=socket_sidecars,
        )

    def setUp(self):
        self._original_vcs_runner = os.environ.pop("RV_VCS_RUNNER", None)

    def tearDown(self):
        if self._original_vcs_runner is not None:
            os.environ["RV_VCS_RUNNER"] = self._original_vcs_runner
        else:
            os.environ.pop("RV_VCS_RUNNER", None)

    def _validated(self, argv):
        options = parse_args(argv)
        simulator_type = VcsSimulator if options.simulator == "VCS" else XceliumSimulator
        simulator = simulator_type(options, DummyRegressionConfig(), None)
        simulator.validate_resolved_options()
        return options, simulator

    def test_normal_vcs_simmer_invocation_does_not_require_runner_override(self):
        options, simulator = self._validated(["-t", "unit:test", "--simulator", "VCS", "--waves"])

        self.assertEqual("VCS", options.simulator)
        self.assertIsNone(options.vcs_runner)
        self.assertEqual("fsdb", options.wave_type)

        self.assertEqual("runmod vcs --", simulator.get_tool_runner())

    def test_xprop_is_opt_in_for_vcs_and_defaults_to_fox_for_xcelium(self):
        vcs_options, vcs_simulator = self._validated(["-t", "unit:test", "--simulator", "VCS"])
        xcelium_options, xcelium_simulator = self._validated(["-t", "unit:test", "--simulator", "XRUN"])

        self.assertIsNone(vcs_options.xprop)
        self.assertFalse(vcs_options.xprop_was_explicit)
        self.assertEqual("F", xcelium_options.xprop)
        xcelium_vcomp = DummyVcompJob()
        Path(xcelium_vcomp.bench_dir, "fox_xprop.txt").touch()
        self.assertIn("fox_xprop.txt", xcelium_simulator.generate_compile_options(xcelium_vcomp)["xprop_cmd"])
        self.assertIsNone(vcs_simulator.generate_compile_options(DummyVcompJob())["xprop_cmd"])

        mce_options, mce_simulator = self._validated(["--simulator", "XRUN", "--mce"])
        self.assertEqual("F", mce_options.xprop)
        self.assertIsNone(mce_simulator.generate_compile_options(DummyVcompJob())["xprop_cmd"])

        _, msie_simulator = self._validated(["--simulator", "XRUN", "--msie-incr", "dut", "--xprop", "F"])
        msie_vcomp = DummyVcompJob()
        Path(msie_vcomp.bench_dir, "fox_xprop.txt").touch()
        self.assertIn("fox_xprop.txt", msie_simulator.generate_compile_options(msie_vcomp)["xprop_cmd"])

    def test_explicit_vcs_xprop_f_enables_compile_option(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--vcs-xprop", "F"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        simulator._vcs_tool_identity = "VCS Y-2026.03 unit test"
        vcomp = DummyVcompJob()
        xprop_config = Path(vcomp.bench_dir, "vcs_fox_xprop.cfg")
        xprop_config.write_text("merge = xmerge\n", encoding="utf-8")

        self.assertIn(str(xprop_config), simulator.generate_compile_options(vcomp)["xprop_cmd"])
        self.assertIn(str(xprop_config), simulator.get_compile_fingerprint_inputs(vcomp)["extra_input_paths"])

    def test_vcs_xprop_config_path_is_one_shell_argument(self):
        options = parse_args(["--simulator", "VCS", "--vcs-xprop", "F", "--vcs-xprop-flowctrl"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = DummyVcompJob()
        bench_dir = Path(vcomp.bench_dir, "xprop config;$(not-executed)")
        bench_dir.mkdir()
        vcomp.bench_dir = str(bench_dir)
        xprop_config = bench_dir / "vcs_fox_xprop.cfg"
        xprop_config.write_text("merge = xmerge\n", encoding="utf-8")

        xprop_cmd = simulator.generate_compile_options(vcomp)["xprop_cmd"]

        self.assertEqual(["-xprop={}".format(xprop_config), "-xprop=flowctrl"], shlex.split(xprop_cmd))

    def test_explicit_xprop_disable_still_maps_to_none(self):
        vcs_options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--vcs-xprop", "D"])

        self.assertIsNone(vcs_options.xprop)
        self.assertTrue(vcs_options.xprop_was_explicit)

    def test_vcs_primary_switches_keep_compatibility_aliases(self):
        primary = parse_args(["--simulator", "VCS", "--vcs-cm", "line+tgl", "--vcs-xprop", "C"])
        compatible = parse_args(["--simulator", "VCS", "--cm", "line+tgl", "--xprop", "C"])

        self.assertEqual(primary.cm, compatible.cm)
        self.assertEqual(primary.xprop, compatible.xprop)
        self.assertTrue(primary.xprop_was_explicit)
        self.assertIn("--vcs-cm", primary.vcs_explicit_switches)
        self.assertIn("--vcs-xprop", primary.vcs_explicit_switches)

        with self.assertRaisesRegex(ValueError, "VCS-only"):
            self._validated(["--simulator", "XRUN", "--vcs-xprop", "F"])
        with self.assertRaisesRegex(ValueError, "VCS-only"):
            self._validated(["--simulator", "XRUN", "--vcs-cm", "line"])

    def test_jobs_option_requires_a_positive_integer(self):
        self.assertEqual(3, parse_args(["--jobs", "3"]).jobs)
        with self.assertRaises(SystemExit):
            parse_args(["--jobs", "0"])

    def test_simulator_adapters_report_scheduler_thread_cost(self):
        vcs_options = parse_args(["--simulator", "VCS", "--fgp", "4"])
        xrun_options = parse_args(["--simulator", "XRUN", "--mce", "--mce-sim-count", "3"])

        self.assertEqual(4, VcsSimulator(vcs_options, DummyRegressionConfig(), None).get_scheduler_threads_per_test())
        self.assertEqual(3,
                         XceliumSimulator(xrun_options, DummyRegressionConfig(), None).get_scheduler_threads_per_test())

    def test_vcs_adapter_uses_documented_ico_shared_regression_options(self):
        options = parse_args([
            "--simulator",
            "VCS",
            "--ico",
            "--ico-workdir",
            "ico work",
            "--ico-shared-record",
            "ico shared",
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        command, _ = simulator.build_ico_init_command()

        self.assertEqual("crg", command[-5])
        self.assertEqual(["-shared", "init"], command[-2:])
        test_job = SimpleNamespace(name="smoke", iteration=2)
        sim_options = shlex.split(simulator.generate_sim_options(test_job, 42))
        self.assertIn("+ntb_solver_bias_mode_auto_config=2", sim_options)
        self.assertIn("+ntb_solver_bias_test_type=uvm", sim_options)
        self.assertIn("+ntb_solver_bias_test_name=smoke_sv42_i2", sim_options)
        self.assertTrue(any(arg.startswith("+ntb_solver_bias_shared_record=") for arg in sim_options))
        self.assertTrue(any(arg.startswith("+ntb_solver_bias_wdir=") for arg in sim_options))
        self.assertNotIn("-vso", sim_options)

    def test_vcs_adapter_uses_documented_vso_cso_three_step_flow(self):
        options = parse_args([
            "--simulator",
            "VCS",
            "--vso",
            "--vso-target-metric",
            "line,tgl",
            "--vso-phase",
            "stress:2",
        ])
        rcfg = DummyRegressionConfig()
        simulator = VcsSimulator(options, rcfg, None)
        with mock.patch.dict(os.environ, {"VSO_HOME": "/tools/vso"}):
            simulator.validate_resolved_options()
            simulator.validate_run_options(1)
            self.assertEqual("/tools/vso/bin/driver", simulator.vso_workflow.driver_path())

        vcomp = DummyVcompJob()
        vcomp.bazel_vcomp_target = "//tb:unit"
        test = SimpleNamespace(target="//tb:smoke", vcomper=vcomp)
        iteration_cfg = SimpleNamespace(target=3, backend_assignments=[], jobs=[])
        all_vcomp = {"//tb:unit": ([iteration_cfg], [test])}
        init_args, _ = simulator.vso_workflow.build_init_command(all_vcomp, {"//tb:unit": vcomp})

        self.assertIn("--simv_path_list", init_args)
        self.assertIn("line,tgl", init_args)
        self.assertEqual(["--phase", "stress:2"], init_args[-2:])
        config = Path(init_args[init_args.index("--regr_config") + 1]).read_text(encoding="utf-8")
        self.assertIn('name: "//tb:smoke"', config)
        self.assertIn("count: 3", config)

        ask_log = Path(rcfg.regression_dir) / "ask.log"
        ask_log.write_text(
            "CSO_RESULT:TEST=//tb:smoke BUILD=unit_vcomp RUN_ID=run-7 "
            "SEED=0x2a SEED_TYPE=golden PHASE=stress\n",
            encoding="utf-8",
        )
        result = simulator.vso_workflow.apply_ask_results(all_vcomp, str(ask_log))
        self.assertEqual(1, result["planned_runs"])
        run = SimpleNamespace(target="//tb:smoke", icfg=iteration_cfg, name="smoke", iteration=1)
        self.assertEqual(42, simulator.prepare_test_job(run))
        sim_options = shlex.split(simulator.generate_sim_options(run, 42))
        self.assertEqual(["-vso", "cso"], sim_options[:2])
        self.assertIn("run_id=run-7", sim_options)

    def test_vso_driver_uses_bounded_process_contract(self):
        options = parse_args(["--simulator", "VCS", "--vso"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        completed = SimpleNamespace(returncode=0)

        with tempfile.TemporaryDirectory() as temp_dir, \
             mock.patch.object(simulator.vso_workflow, "driver_path", return_value="/tools/vso/bin/driver"), \
             mock.patch("lib.simulators.vso.run_bounded_process", return_value=completed) as run:
            log_path = os.path.join(temp_dir, "vso.log")
            simulator.vso_workflow._run_driver(["--init"], log_path, "init")

        run.assert_called_once_with(
            ["/tools/vso/bin/driver", "--init"],
            cwd=simulator.rcfg.regression_dir,
            stdout=mock.ANY,
            stderr=subprocess.STDOUT,
            text=True,
        )

    def test_vso_ccex_is_separate_from_cso_and_ico(self):
        merge_dir = tempfile.mkdtemp(prefix="ccex merge ")
        options, simulator = self._validated([
            "--simulator",
            "VCS",
            "--vso-ccex",
            "--vso-ccex-rca",
            "--vso-ccex-auto-merge-dir",
            merge_dir,
        ])
        sim_options = shlex.split(simulator.generate_sim_options(SimpleNamespace(name="smoke", iteration=1), 7))

        self.assertIn("ccex", sim_options)
        self.assertIn("rca", sim_options)
        self.assertIn("auto_merge_dir={}".format(merge_dir), sim_options)
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--ico", "--vso-ccex"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--vso-ccex"])

    def test_vso_cbv_adds_compile_workdir_only_when_requested(self):
        _, normal = self._validated([
            "--simulator",
            "VCS",
            "--vso",
            "--vcs-cm",
            "line",
        ])
        self.assertEqual("", normal.get_compile_template_context(DummyVcompJob())["vso_workdir"])

        _, cbv = self._validated([
            "--simulator",
            "VCS",
            "--vso",
            "--vso-cbv",
            "--cm",
            "line",
        ])
        workdir = cbv.get_compile_template_context(DummyVcompJob())["vso_workdir"]
        self.assertTrue(os.path.isdir(workdir))

        with self.assertRaises(ValueError):
            self._validated([
                "--simulator",
                "VCS",
                "--vso",
                "--vso-cbv",
                "--vso-target-metric",
                "line",
            ])

    def test_sim_platform_defers_backend_validation_until_discovery(self):
        with mock.patch("args_parse.parser.SIM_PLATFORM", "VCS"):
            options = parse_args(["--probe-packed", "64"])

        self.assertEqual("VCS", options.simulator)
        self.assertEqual(["--probe-packed"], options.xcelium_explicit_switches)

    def test_custom_wave_tcl_is_not_rendered_over(self):
        with tempfile.NamedTemporaryFile(suffix=".tcl") as wave_tcl:
            for simulator_name, simulator_type, wave_type in (
                ("VCS", VcsSimulator, "fsdb"),
                ("XRUN", XceliumSimulator, "shm"),
            ):
                options = parse_args([
                    "--simulator",
                    simulator_name,
                    "--waves",
                    "--wave-type",
                    wave_type,
                    "--wave-tcl",
                    wave_tcl.name,
                ])
                simulator = simulator_type(options, DummyRegressionConfig(), None)
                capture = simulator.get_wave_capture_options(
                    SimpleNamespace(job_dir=tempfile.mkdtemp()),
                    "/tmp/generated-waves.tcl",
                )

                self.assertEqual(wave_tcl.name, capture["wave_tcl_path"])
                self.assertFalse(capture["render_template"])

    def test_vcs_custom_wave_tcl_path_is_resolved_before_the_run_directory_changes(self):
        with tempfile.NamedTemporaryFile(suffix=".tcl") as wave_tcl:
            relative_path = os.path.relpath(wave_tcl.name)
            options, simulator = self._validated([
                "--simulator",
                "VCS",
                "--waves",
                "--wave-tcl",
                relative_path,
            ])

            capture = simulator.get_wave_capture_options(
                SimpleNamespace(job_dir=tempfile.mkdtemp()),
                "/tmp/generated-waves.tcl",
            )

            self.assertEqual(os.path.abspath(relative_path), capture["wave_tcl_path"])

    def test_xcelium_custom_wave_tcl_path_is_resolved_before_the_run_directory_changes(self):
        with tempfile.NamedTemporaryFile(suffix=".tcl") as wave_tcl:
            relative_path = os.path.relpath(wave_tcl.name)
            options, simulator = self._validated([
                "--simulator",
                "XRUN",
                "--waves",
                "--wave-tcl",
                relative_path,
            ])

            capture = simulator.get_wave_capture_options(
                SimpleNamespace(job_dir=tempfile.mkdtemp()),
                "/tmp/generated-waves.tcl",
            )

            self.assertEqual(os.path.abspath(relative_path), capture["wave_tcl_path"])

    def test_xcelium_pldm_modes_use_separate_bazel_filelists(self):
        for mode, suffix in (("pldm_sa", "pldm_sa"), ("pldm_sim", "pldm_ice")):
            options = parse_args(["--simulator", "XRUN", "--emulator", mode])
            simulator = XceliumSimulator(options, DummyRegressionConfig(), None)

            self.assertEqual(
                "/runfiles/tb/unit_compile_args_{}.f".format(suffix),
                simulator.get_bazel_compile_args_file("/runfiles", "tb", "unit"),
            )

        clean_options, clean_simulator = self._validated(["--simulator", "XRUN", "--emulator", "clean"])
        self.assertTrue(clean_options.no_run)
        with self.assertRaisesRegex(RuntimeError, "does not run simulations"):
            clean_simulator.get_sim_command(None, "", "/tmp/vcomp", "/tmp/stdout.log")

    def test_simmer_dispatches_backend_validation_and_scheduler_capabilities(self):
        simmer_source = self._read_repo_file("bin/simmer.py")

        self.assertIn("simulator.validate_resolved_options()", simmer_source)
        self.assertIn("simulator.validate_run_options(len(rcfg.all_vcomp))", simmer_source)
        self.assertIn("simulator.get_scheduler_threads_per_test()", simmer_source)
        self.assertNotIn('options.simulator == "VCS"', simmer_source)
        self.assertNotIn('options.simulator == "XRUN"', simmer_source)
        self.assertNotIn("options.ico", simmer_source)
        self.assertNotIn("options.vso", simmer_source)
        self.assertNotIn("options.cm", simmer_source)
        self.assertNotIn("options.coverage", simmer_source)

    def test_compile_fingerprint_inputs_remain_backend_owned(self):
        with tempfile.NamedTemporaryFile() as vcs_hier, tempfile.NamedTemporaryFile() as xrun_covfile:
            vcs_options = parse_args([
                "--simulator",
                "VCS",
                "--cm",
                "line",
                "--vcs-cm-hier",
                vcs_hier.name,
            ])
            vcs_simulator = VcsSimulator(vcs_options, DummyRegressionConfig(), None)
            vcs_simulator._vcs_tool_identity = "VCS Y-2026.03 unit test"
            vcs_inputs = vcs_simulator.get_compile_fingerprint_inputs(DummyVcompJob())
            self.assertIn(vcs_hier.name, vcs_inputs["extra_input_paths"])
            self.assertNotIn("LM_LICENSE_FILE", vcs_inputs["environment"])

            xrun_options = parse_args([
                "--simulator",
                "XRUN",
                "--coverage",
                "B",
                "--covfile",
                xrun_covfile.name,
            ])
            xrun_simulator = XceliumSimulator(xrun_options, DummyRegressionConfig(), None)
            xrun_simulator._xcelium_tool_identity = "xrun release = 25.03-s001"
            xrun_inputs = xrun_simulator.get_compile_fingerprint_inputs(DummyVcompJob())
            self.assertIn(xrun_covfile.name, xrun_inputs["extra_input_paths"])
            self.assertEqual("xrun release = 25.03-s001", xrun_inputs["environment"]["XCELIUM_TOOL_ID"])
            self.assertNotIn("LM_LICENSE_FILE", xrun_inputs["environment"])

    def test_vcs_compile_fingerprint_ignores_interactive_shell_noise(self):
        options = parse_args(["--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        simulator._vcs_tool_identity = "VCS X-2025.06-SP2-4"
        stable_environment = {
            "VCS_HOME": "/tools/vcs/X-2025.06-SP2-4",
            "VSO_HOME": "/tools/vso/X-2025.06-SP2-4",
        }
        first_session = dict(
            stable_environment,
            PATH="/tools/vcs/bin:/home/user/bin:/usr/bin",
            LOADEDMODULES="vcs/2025.06:gvim/9.1:python/3.12",
            MODULEPATH="/site/modulefiles:/user/modulefiles",
        )
        second_session = dict(
            stable_environment,
            PATH="/home/user/.local/bin:/tools/vcs/bin:/usr/bin",
            LOADEDMODULES="vs_code/1.123:python/3.12:vcs/2025.06",
            MODULEPATH="/user/modulefiles:/site/modulefiles",
        )

        with mock.patch.dict(os.environ, first_session, clear=False):
            first_inputs = simulator.get_compile_fingerprint_inputs(DummyVcompJob())
        with mock.patch.dict(os.environ, second_session, clear=False):
            second_inputs = simulator.get_compile_fingerprint_inputs(DummyVcompJob())

        self.assertEqual(first_inputs["environment"], second_inputs["environment"])
        self.assertEqual(
            dict(stable_environment, VCS_TOOL_ID="VCS X-2025.06-SP2-4"),
            first_inputs["environment"],
        )

    def test_shell_templates_quote_runtime_paths(self):
        for template_path in (
                "bin/templates/sim_template.sh.j2",
                "bin/templates/vcs_compile_template.sh.j2",
                "bin/templates/xrun_compile_template.sh.j2",
        ):
            self.assertIn("|shell_quote", self._read_repo_file(template_path), template_path)

    def test_simulator_adapters_reject_opposite_backend_switches(self):
        vcs_options = parse_args(["--simulator", "VCS"])
        vcs_options.xcelium_explicit_switches = ["--mce"]
        with self.assertRaisesRegex(ValueError, "Xcelium-only"):
            VcsSimulator(vcs_options, DummyRegressionConfig(), None).validate_resolved_options()

        xrun_options = parse_args(["--simulator", "XRUN"])
        xrun_options.vcs_explicit_switches = ["--fgp"]
        with self.assertRaisesRegex(ValueError, "VCS-only"):
            XceliumSimulator(xrun_options, DummyRegressionConfig(), None).validate_resolved_options()

    def test_iterations_are_preplanned_for_parallel_execution(self):
        simmer_source = self._read_repo_file("bin/simmer.py")
        vcs_jobs_source = self._read_repo_file("lib/simulators/vcs_jobs.py")

        self.assertEqual("0", parse_args(["--python-seed", "0"]).python_seed)
        self.assertIn("range(1, iterations + 1)", simmer_source)
        self.assertNotIn("IcoInitJob", simmer_source)
        self.assertNotIn("VsoAskJob", simmer_source)
        self.assertIn("IcoInitJob", vcs_jobs_source)
        self.assertIn("VsoAskJob", vcs_jobs_source)
        self.assertIn("simulator.create_regression_jobs(vcomp_jobs)", simmer_source)
        self.assertIn("simulator.finalize_regression_workflow()", simmer_source)
        self.assertNotIn("vso_assignments", simmer_source)
        self.assertNotIn("random.seed(options.python_seed)", simmer_source)

    def test_category_config_is_explicitly_enabled(self):
        self.assertIsNone(parse_args([]).category_cfg)
        self.assertEqual("", parse_args(["--category-cfg"]).category_cfg)
        self.assertEqual("custom.json", parse_args(["--category-cfg", "custom.json"]).category_cfg)

    def test_vcs_simv_runtime_keeps_dash_f_filelist(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        command = simulator.get_sim_command(
            test_job=None,
            sim_opts="-f bazel_runfiles_main/unit/test_runtime_args.f +UVM_TESTNAME=test",
            vcomp_job_dir="/tmp/example_vcomp",
            log_path="/tmp/example_test/stdout.log",
        )

        self.assertIn("runmod vcs -- /tmp/example_vcomp/simv", command)
        self.assertIn("-f bazel_runfiles_main/unit/test_runtime_args.f", command)
        self.assertNotIn("-file bazel_runfiles_main/unit/test_runtime_args.f", command)
        self.assertNotIn(" -sml ", command)

    def test_runtime_options_are_shell_escaped_once(self):
        value = "label with spaces;$(touch should_not_run)"
        formatted = format_sim_opts_dict({"+LABEL=": value})

        self.assertEqual(["+LABEL=" + value], shlex.split(formatted))

        options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        command = simulator.get_sim_command(
            test_job=None,
            sim_opts=formatted,
            vcomp_job_dir="/tmp/vcomp with spaces",
            log_path="/tmp/log with spaces/stdout.log",
        )
        self.assertIn("/tmp/vcomp with spaces/simv", shlex.split(command))
        self.assertIn("+LABEL=" + value, shlex.split(command))

    def test_vcs_smartlog_is_explicit_for_waves_and_gui(self):
        default_options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        smartlog_options, smartlog = self._validated(
            ["-t", "unit:test", "--simulator", "VCS", "--smartlog", "--no-vcs-partcomp"])
        waves_options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--waves"])
        gui_options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--gui"])

        default = VcsSimulator(default_options, DummyRegressionConfig(), None)
        waves = VcsSimulator(waves_options, DummyRegressionConfig(), None)
        gui = VcsSimulator(gui_options, DummyRegressionConfig(), None)

        self.assertFalse(smartlog_options.vcs_partcomp)
        self.assertFalse(default.use_smartlog())
        self.assertTrue(smartlog.use_smartlog())
        self.assertFalse(waves.use_smartlog())
        self.assertFalse(gui.use_smartlog())

        def simulation_command(simulator):
            return simulator.get_sim_command(None, "", "/tmp/vcomp", "/tmp/stdout.log")

        self.assertNotIn(" -sml ", simulation_command(waves))
        self.assertIn(" -sml ", simulation_command(smartlog))
        self.assertNotIn(" -sml ", simulation_command(gui))

        with self.assertRaisesRegex(ValueError, "SmartLog.*incompatible"):
            self._validated(["-t", "unit:test", "--simulator", "VCS", "--smartlog"])

    def test_vcs_compile_template_separates_light_waves_from_full_gui_debug(self):
        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["shell_quote"] = shlex.quote
        template = environment.from_string(self._read_repo_file("bin/templates/vcs_compile_template.sh.j2"))

        def render(debug_mode, *, gui=False, smartlog=False, waves=None):
            return template.render(
                VCOMP_DIR="/tmp/vcomp",
                additional_defines=[],
                bazel_compile_args="/tmp/compile_args.f",
                bazel_runfiles_main="/tmp/runfiles",
                cov_opts="",
                debug_mode=debug_mode,
                options=SimpleNamespace(
                    compile_args_file=None,
                    dtl=False,
                    fgp=None,
                    gui=gui,
                    smartlog=smartlog,
                    vcs_profile=False,
                    vso=False,
                    vso_cbv=False,
                    vso_ccex=False,
                    waves=waves,
                    xprop_was_explicit=False,
                ),
                partcomp_opts="",
                vcs_runner="vcs-runner",
                vso_build_name="",
                vso_workdir="",
                xprop_cmd=None,
            )

        waves = render("waves", waves=[])
        self.assertIn("-debug_access", waves)
        self.assertNotIn("-debug_access+pp", waves)
        self.assertNotIn("+vpi", waves)
        self.assertNotIn("-debug_access+all+designer+simctrl", waves)
        self.assertNotIn("+define+UVM_VERDI_COMPWAVE", waves)
        self.assertNotIn("+define+UVM_VCS_RECORD", waves)
        self.assertNotIn(" -sml ", " ".join(waves.split()))

        waves_with_smartlog = render("waves", smartlog=True, waves=[])
        self.assertIn(" -sml ", " ".join(waves_with_smartlog.split()))

        gui = render("gui", gui=True)
        self.assertIn("-debug_access+all+reverse", gui)
        self.assertIn("+vpi", gui)
        self.assertIn("+define+UVM_VERDI_COMPWAVE", gui)
        self.assertIn("+define+UVM_VCS_RECORD", gui)
        self.assertNotIn(" -sml ", " ".join(gui.split()))

    def test_vcs_partition_compile_and_cache_are_enabled_by_default(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        self.assertTrue(options.vcs_partcomp)
        self.assertTrue(options.vcs_auto_compile_cache)
        self.assertEqual("auto", simulator.get_effective_partcomp_mode())
        self.assertTrue(simulator.should_auto_reuse_compile())

        disabled_options = parse_args([
            "-t",
            "unit:test",
            "--simulator",
            "VCS",
            "--no-vcs-partcomp",
            "--no-vcs-auto-compile-cache",
        ])
        disabled_simulator = VcsSimulator(disabled_options, DummyRegressionConfig(), None)
        self.assertFalse(disabled_options.vcs_partcomp)
        self.assertFalse(disabled_options.vcs_auto_compile_cache)
        self.assertEqual("", disabled_simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"])
        self.assertEqual("disabled", disabled_simulator.get_effective_partcomp_mode())
        self.assertFalse(disabled_simulator.should_auto_reuse_compile())

    def test_vcs_partition_compile_opt_in_uses_vcomp_owned_database(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--vcs-partcomp"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = DummyVcompJob()

        with mock.patch("lib.simulators.vcs.detect_allocated_cpus", return_value=(8, "unit test")):
            partcomp_args = shlex.split(simulator.generate_compile_options(vcomp)["partcomp_opts"])

        self.assertIn("-partcomp", partcomp_args)
        self.assertNotIn("-partcomp=adaptive_sched", partcomp_args)
        self.assertIn("-partcomp_dir={}".format(os.path.join(vcomp.job_dir, "partitionlib")), partcomp_args)
        self.assertIn("-partcomp=incr_clean", partcomp_args)
        self.assertIn("-fastpartcomp=j8", partcomp_args)

    def test_vcs_partition_compile_separates_kdb_modes(self):
        vcomp = DummyVcompJob()
        expected = {
            "--gui": "partitionlib_gui",
            "--waves": "partitionlib_waves",
        }

        for option, dirname in expected.items():
            with self.subTest(option=option):
                options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--vcs-partcomp", option])
                simulator = VcsSimulator(options, DummyRegressionConfig(), None)
                partcomp_args = shlex.split(simulator.generate_compile_options(vcomp)["partcomp_opts"])

                self.assertIn("-partcomp_dir={}".format(os.path.join(vcomp.job_dir, dirname)), partcomp_args)

    def test_vcs_custom_partition_directory_is_not_renamed_for_waves(self):
        custom_dir = os.path.join(tempfile.gettempdir(), "custom_partitionlib")
        options = parse_args([
            "-t",
            "unit:test",
            "--simulator",
            "VCS",
            "--waves",
            "--vcs-partcomp",
            "--vcs-partcomp-dir",
            custom_dir,
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        partcomp_args = shlex.split(simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"])

        self.assertIn("-partcomp_dir={}".format(os.path.abspath(custom_dir)), partcomp_args)
        self.assertNotIn("-partcomp_dir={}_waves".format(os.path.abspath(custom_dir)), partcomp_args)

    def test_vcs_coverage_detail_options_follow_command_reference(self):
        options, simulator = self._validated([
            "--simulator",
            "VCS",
            "--cm",
            "line+cond+tgl",
            "--vcs-cm-report",
            "svpackages",
            "--vcs-cm-report",
            "noinitial",
            "--vcs-cm-cond",
            "obs+event",
            "--vcs-cm-tgl",
            "portsonly",
            "--vcs-urg-parallel",
            "--vcs-urg-show-tests",
        ])
        simulator.env = SimpleNamespace(get_template=lambda _: SimpleNamespace(render=lambda **kwargs: "#!/bin/sh\n"))
        compile_options = shlex.split(simulator.generate_compile_options(DummyVcompJob())["cov_opts"])

        self.assertEqual(2, compile_options.count("-cm_report"))
        self.assertIn("obs+event", compile_options)
        self.assertIn("portsonly", compile_options)
        merge_template = self._read_repo_file("bin/templates/vcs_cov_merge_template.sh.j2")
        self.assertIn("{% if urg_parallel -%}", merge_template)
        self.assertIn("{% if urg_show_tests -%}", merge_template)

        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--cm", "line", "--vcs-cm-cond", "obs"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--cm", "tgl", "--vcs-cm-tgl", "modportarr"])

    def test_vcs_partition_compile_supports_external_shared_database(self):
        sharedlib = tempfile.mkdtemp(prefix="shared partition ")
        writable = os.path.join(tempfile.mkdtemp(prefix="writable parent "), "partition database")
        options = parse_args([
            "-t",
            "unit:test",
            "--simulator",
            "VCS",
            "--vcs-partcomp",
            "--vcs-partcomp-mode",
            "high",
            "--vcs-partcomp-jobs",
            "4",
            "--vcs-partcomp-dir",
            writable,
            "--vcs-partcomp-sharedlib",
            sharedlib,
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        partcomp_args = shlex.split(simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"])

        self.assertIn("-partcomp=autopart_high", partcomp_args)
        self.assertIn("-partcomp_dir={}".format(writable), partcomp_args)
        self.assertIn("-partcomp_sharedlib={}".format(sharedlib), partcomp_args)
        self.assertIn("-fastpartcomp=j4", partcomp_args)

    def test_vcs_partition_compile_rejects_invalid_configuration(self):
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--vcs-partcomp-jobs", "0"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--no-vcs-partcomp", "--vcs-partcomp-jobs", "4"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--no-vcs-partcomp", "--vcs-partcomp-mode", "adaptive"])
        with self.assertRaises(SystemExit):
            parse_args(["--simulator", "VCS", "--vcs-partcomp-mode", "disabled"])
        sharedlib = tempfile.mkdtemp()
        with self.assertRaises(ValueError):
            self._validated([
                "--simulator",
                "VCS",
                "--vcs-partcomp",
                "--vcs-partcomp-dir",
                sharedlib,
                "--vcs-partcomp-sharedlib",
                sharedlib,
            ])

        for flow_control in ("--recompile", "--no-compile"):
            with self.subTest(flow_control=flow_control):
                options, _ = self._validated(["--simulator", "VCS", flow_control])
                self.assertTrue(options.vcs_auto_compile_cache)

    def test_vcs_partcomp_auto_jobs_use_scheduler_allocation(self):
        with mock.patch("lib.simulators.vcs.os.sched_getaffinity", create=True, return_value=set(range(64))):
            self.assertEqual((6, "LSB_MCPU_HOSTS"), detect_allocated_cpus({"LSB_MCPU_HOSTS": "local 6"}))
            with mock.patch("lib.simulators.vcs.socket.gethostname", return_value="local.example.com"):
                self.assertEqual((6, "LSB_MCPU_HOSTS"), detect_allocated_cpus({"LSB_MCPU_HOSTS": "other 3 local 6"}))
            with mock.patch("lib.simulators.vcs.socket.gethostname", return_value="unknown"):
                self.assertEqual((3, "LSB_MCPU_HOSTS"), detect_allocated_cpus({"LSB_MCPU_HOSTS": "other 3 local 6"}))
        self.assertEqual((1, "LSB_DJOB_NUMPROC without per-host allocation (conservative)"),
                         detect_allocated_cpus({"LSB_DJOB_NUMPROC": "4"}))
        with mock.patch("lib.simulators.vcs.socket.gethostname", return_value="local.example.com"):
            self.assertEqual((4, "LSB_HOSTS"),
                             detect_allocated_cpus({
                                 "LSB_DJOB_NUMPROC": "4",
                                 "LSB_HOSTS": "local local local local",
                             }))
        with mock.patch("lib.simulators.vcs.os.sched_getaffinity", create=True, return_value=set(range(32))):
            self.assertEqual((8, "CPU affinity fallback (capped at 8)"), detect_allocated_cpus({}))
        with mock.patch("lib.simulators.vcs.os.sched_getaffinity", create=True, return_value=set(range(4))):
            self.assertEqual((4, "LSB_DJOB_NUMPROC capped by CPU affinity"),
                             detect_allocated_cpus({"LSB_DJOB_NUMPROC": "16"}))

        options = parse_args(["--simulator", "VCS", "--vcs-partcomp", "--vcs-partcomp-jobs", "3"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        self.assertEqual(3, simulator.get_partcomp_jobs())
        self.assertIn("jAUTO", simulator.compile_script_for_fingerprint("vcs -fastpartcomp=j3"))
        self.assertEqual("auto", parse_args(["--simulator", "VCS"]).vcs_partcomp_jobs)

    def test_vcs_compile_fingerprint_normalizes_only_standalone_partcomp_argument(self):
        simulator = VcsSimulator(parse_args(["--simulator", "VCS"]), DummyRegressionConfig(), None)
        script = "vcs +define+OPTION=-fastpartcomp=j4 /tmp/-fastpartcomp=j5 -fastpartcomp=j3"
        self.assertEqual(
            "vcs +define+OPTION=-fastpartcomp=j4 /tmp/-fastpartcomp=j5 -fastpartcomp=jAUTO",
            simulator.compile_script_for_fingerprint(script),
        )

    def test_vcs_tool_identity_ignores_runner_and_host_noise(self):
        options = parse_args(["--simulator", "VCS"])
        with mock.patch.dict(os.environ, {"RV_VCS_TOOL_ID": "VCS Y-2026.03"}):
            simulator = VcsSimulator(options, DummyRegressionConfig(), None)
            self.assertEqual("VCS Y-2026.03", simulator.get_tool_identity())

        identities = []
        for host in ("sh-cloud24", "sh-cloud25"):
            stdout = ("runmod: selected host {}\n"
                      "Compiler version = VCS X-2025.06-SP2-4_Full64; "
                      "Runtime version = VCS X-2025.06-SP2-4_Full64; Jul 16 2026\n".format(host))
            probe = VcsSimulator(options, DummyRegressionConfig(), None)
            with mock.patch("lib.simulators.vcs.subprocess.run",
                            return_value=SimpleNamespace(returncode=0,
                                                         stdout=stdout,
                                                         stderr="transient license warning\n")) as run:
                identities.append(probe.get_tool_identity())
            self.assertEqual(["vcs", "-full64", "-ID"], run.call_args.args[0][-3:])

        self.assertEqual([
            "Compiler version = VCS X-2025.06-SP2-4_Full64",
            "Compiler version = VCS X-2025.06-SP2-4_Full64",
        ], identities)

    def test_vcs_tool_identity_rejects_unstructured_runner_output(self):
        options = parse_args(["--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        with mock.patch("lib.simulators.vcs.subprocess.run",
                        return_value=SimpleNamespace(returncode=0,
                                                     stdout="runmod: selected host sh-cloud24\n",
                                                     stderr="")):
            with self.assertRaisesRegex(RuntimeError, "Unable to find a stable 'Compiler version'"):
                simulator.get_tool_identity()

    def test_xcelium_tool_identity_uses_supported_release_query_and_ignores_host_noise(self):
        options = parse_args(["--simulator", "XRUN"])
        with mock.patch.dict(os.environ, {"RV_XCELIUM_TOOL_ID": "Xcelium 25.03 unit test"}):
            simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
            self.assertEqual("Xcelium 25.03 unit test", simulator.get_tool_identity())

        identities = []
        for host in ("sh-cloud24", "sh-cloud25"):
            stdout = "runmod: selected host {}\n".format(host)
            stderr = "TOOL: xrun(64) 25.03-s001: Started on Jul 17, 2026 at 12:34:56 CST\n"
            probe = XceliumSimulator(options, DummyRegressionConfig(), None)
            with mock.patch("lib.simulators.xcelium.subprocess.run",
                            return_value=SimpleNamespace(returncode=0, stdout=stdout, stderr=stderr)) as run:
                identities.append(probe.get_tool_identity())
            self.assertEqual(["runmod", "-t", "xrun", "--", "-64", "-version"], run.call_args.args[0])

        self.assertEqual(["xrun release = 25.03-s001", "xrun release = 25.03-s001"], identities)

    def test_xcelium_emulator_tool_identity_uses_direct_xrun_launcher(self):
        result = SimpleNamespace(
            returncode=0,
            stdout="xrun(64): 25.03-s001\n",
            stderr="",
        )
        for mode in ("pldm_sa", "pldm_sim", "sim"):
            simulator = XceliumSimulator(
                parse_args(["--simulator", "XRUN", "--emulator", mode]),
                DummyRegressionConfig(),
                None,
            )
            with self.subTest(mode=mode), mock.patch("lib.simulators.xcelium.subprocess.run",
                                                     return_value=result) as run:
                self.assertEqual("xrun release = 25.03-s001", simulator.get_tool_identity())
                self.assertEqual(["xrun", "-64", "-version"], run.call_args.args[0])

    def test_vcs_partcomp_default_preserves_single_slot_lsf_job(self):
        lsf_environment = {
            "LSB_DJOB_NUMPROC": "1",
            "LSB_HOSTS": "sh-cloud30",
            "LSB_MCPU_HOSTS": "sh-cloud30 1",
        }
        with mock.patch("lib.simulators.vcs.os.sched_getaffinity", create=True, return_value=set(range(64))):
            self.assertEqual((1, "LSB_MCPU_HOSTS"), detect_allocated_cpus(lsf_environment))

        options = parse_args(["--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        with mock.patch.dict(os.environ, lsf_environment, clear=True), \
             mock.patch("lib.simulators.vcs.os.sched_getaffinity", create=True, return_value=set(range(64))):
            partcomp_opts = simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"]
            metrics = simulator.collect_compile_metrics(SimpleNamespace(log_path="missing", compile_cache_hit=False))

        self.assertIn("-partcomp", shlex.split(partcomp_opts))
        self.assertIn("-fastpartcomp=j1", shlex.split(partcomp_opts))
        self.assertEqual("auto", metrics["partcomp_mode"])
        self.assertEqual(1, metrics["partcomp_jobs"])

    def test_vcs_explicit_partcomp_jobs_preserve_single_worker_flow(self):
        options = parse_args(["--simulator", "VCS", "--vcs-partcomp", "--vcs-partcomp-jobs", "1"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        partcomp_args = shlex.split(simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"])

        self.assertIn("-partcomp", partcomp_args)
        self.assertIn("-fastpartcomp=j1", partcomp_args)

    def test_vcs_explicit_partcomp_request_preserves_single_worker_flow(self):
        lsf_environment = {
            "LSB_DJOB_NUMPROC": "1",
            "LSB_HOSTS": "sh-cloud30",
            "LSB_MCPU_HOSTS": "sh-cloud30 1",
        }
        options = parse_args([
            "--simulator",
            "VCS",
            "--vcs-partcomp",
            "--vcs-partcomp-mode",
            "adaptive",
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)

        with mock.patch.dict(os.environ, lsf_environment, clear=True), \
             mock.patch("lib.simulators.vcs.os.sched_getaffinity", create=True, return_value=set(range(64))):
            partcomp_args = shlex.split(simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"])

        self.assertIn("-partcomp=adaptive_sched", partcomp_args)
        self.assertIn("-fastpartcomp=j1", partcomp_args)

    def test_vcs_dtl_uses_required_partition_compile_flow(self):
        disabled_options = parse_args([
            "-t",
            "unit:test",
            "--simulator",
            "VCS",
            "--no-vcs-partcomp",
            "--dtl",
        ])
        disabled_simulator = VcsSimulator(disabled_options, DummyRegressionConfig(), None)
        self.assertEqual("", disabled_simulator.generate_compile_options(DummyVcompJob())["partcomp_opts"])

        with self.assertRaises(ValueError):
            self._validated([
                "-t",
                "unit:test",
                "--simulator",
                "VCS",
                "--no-vcs-partcomp",
                "--dtl",
            ])

        options, simulator = self._validated([
            "-t",
            "unit:test",
            "--simulator",
            "VCS",
            "--dtl",
        ])
        vcomp = DummyVcompJob()

        self.assertEqual("auto", options.vcs_partcomp_mode)

        with mock.patch("lib.simulators.vcs.detect_allocated_cpus", return_value=(1, "unit test")):
            partcomp_args = shlex.split(simulator.generate_compile_options(vcomp)["partcomp_opts"])

        self.assertEqual("-partcomp", partcomp_args[0])
        self.assertIn("-dir={}".format(os.path.join(vcomp.job_dir, "dtl_static")), partcomp_args)
        self.assertIn("-fastpartcomp=j1", partcomp_args)

    def test_vcs_partcomp_manifest_is_written_and_validated(self):
        partition_dir = tempfile.mkdtemp(prefix="partcomp baseline ")
        options = parse_args([
            "--simulator",
            "VCS",
            "--vcs-partcomp",
            "--vcs-partcomp-dir",
            partition_dir,
            "--vcs-partcomp-jobs",
            "2",
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        simulator._vcs_tool_identity = "VCS Y-2026.03 unit test"
        vcomp = DummyVcompJob()
        Path(vcomp.job_dir, "simv").touch()
        Path(vcomp.job_dir, "simv").chmod(0o755)
        vcomp.compile_fingerprint = {
            "compile_args_sha256": "args",
            "compile_inputs_manifest_sha256": "inventory",
            "extra_inputs_content_sha256": "extra",
        }

        simulator.record_compile_artifacts(vcomp)
        manifest_path = Path(partition_dir, PARTCOMP_MANIFEST_FILENAME)
        self.assertTrue(manifest_path.is_file())
        self.assertEqual(
            "inventory",
            json.loads(manifest_path.read_text(encoding="utf-8"))["inputs"]["compile_inputs_manifest_sha256"])

        consumer_options = parse_args([
            "--simulator",
            "VCS",
            "--vcs-partcomp",
            "--vcs-partcomp-sharedlib",
            partition_dir,
            "--vcs-partcomp-jobs",
            "4",
        ])
        consumer = VcsSimulator(consumer_options, DummyRegressionConfig(), None)
        consumer._vcs_tool_identity = "VCS Y-2026.03 unit test"
        consumer.validate_compile_cache_context(vcomp)

        vso_options = parse_args([
            "--simulator",
            "VCS",
            "--vcs-partcomp",
            "--vcs-partcomp-sharedlib",
            partition_dir,
            "--vso",
            "--vso-target-metric",
            "line",
        ])
        vso_simulator = VcsSimulator(vso_options, DummyRegressionConfig(), None)
        vso_simulator._vcs_tool_identity = "VCS Y-2026.03 unit test"
        with self.assertRaises(RuntimeError):
            vso_simulator.validate_compile_cache_context(vcomp)

        vcomp.compile_fingerprint["compile_args_sha256"] = "changed"
        with self.assertRaises(RuntimeError):
            consumer.validate_compile_cache_context(vcomp)

    def test_vcs_profile_metrics_are_optional_and_stable(self):
        options = parse_args([
            "--simulator",
            "VCS",
            "--vcs-profile",
            "--vcs-partcomp",
            "--vcs-partcomp-jobs",
            "2",
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        log_path = Path(tempfile.mkdtemp(), "cmp.log")
        log_path.write_text("PC_SHARED partition_a\nPC_RECOMPILE partition_b\nPC_SHARED partition_c\n",
                            encoding="utf-8")
        vcomp = SimpleNamespace(log_path=str(log_path), compile_cache_hit=False)

        metrics = simulator.collect_compile_metrics(vcomp)

        self.assertEqual({"PC_SHARED": 2, "PC_RECOMPILE": 1}, metrics["profile_marker_lines"])

        vcomp.compile_cache_hit = True
        reused_metrics = simulator.collect_compile_metrics(vcomp)
        self.assertTrue(reused_metrics["compile_cache_hit"])
        self.assertIsNone(reused_metrics["partcomp_jobs"])
        self.assertNotIn("profile_marker_lines", reused_metrics)

    def test_smartlog_is_vcs_only_and_simmer_profile_is_common(self):
        self.assertTrue(parse_args(["-t", "unit:test", "--simulator", "XRUN", "--simmer-profile"]).simmer_profile)
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--smartlog"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--vcs-partcomp"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--no-vcs-partcomp"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--no-vcs-auto-compile-cache"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--vcs-partcomp-jobs", "4"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--vcs-partcomp-mode", "adaptive"])

    def test_tool_specific_arguments_are_rejected_by_the_other_backend(self):
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "VCS", "--probe-packed", "64"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "VCS", "--probe-packed", "128"])
        with self.assertRaises(ValueError):
            self._validated(["-t", "unit:test", "--simulator", "XRUN", "--gui"])
        with mock.patch("args_parse.parser.SIM_PLATFORM", "VCS"):
            with self.assertRaises(ValueError):
                self._validated(["-t", "unit:test", "--probe-packed", "64"])

        common = self._read_repo_file("bin/args_parse/common.py")
        vcs = self._read_repo_file("bin/args_parse/vcs.py")
        xcelium = self._read_repo_file("bin/args_parse/xcelium.py")
        self.assertNotIn("--gui", common)
        self.assertNotIn("--wave-delta", common)
        self.assertNotIn("--probe-packed", common)
        self.assertNotIn("fsdb", common.lower())
        self.assertIn("--gui", vcs)
        self.assertIn("--wave-delta", xcelium)
        self.assertIn("--probe-packed", xcelium)
        self.assertNotIn("--wave-exclude", xcelium)

    def test_wave_time_range_is_validated(self):
        with self.assertRaises(SystemExit):
            parse_args(["--wave-start", "-1"])
        with self.assertRaises(SystemExit):
            parse_args(["--wave-start", "20", "--wave-end", "10"])
        with self.assertRaises(SystemExit):
            parse_args(["--wave-type", "fsdb"])
        with self.assertRaises(SystemExit):
            parse_args(["--wave-depth", "0", "--waves"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--wave-delta"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--waves", "--wave-type", "vwdb", "--wave-delta"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "VCS", "--waves", "--wave-type", "unknown"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--waves", "--wave-type", "unknown"])

    def test_xcelium_msie_incremental_requires_primary_snapshot_name(self):
        with self.assertRaises(SystemExit):
            parse_args(["--simulator", "XRUN", "--msie-incr"])
        self.assertEqual("pcie_primary", parse_args(["--simulator", "XRUN", "--msie-incr", "pcie_primary"]).msie_incr)

        with self.assertRaises(SystemExit):
            parse_args(["--simulator", "XRUN", "--msie-prim"])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--msie-primary-name", "snapshot"])

    def test_xcelium_msie_template_separates_primary_top_and_snapshot(self):
        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["shell_quote"] = shlex.quote
        template = environment.from_string(self._read_repo_file("bin/templates/xrun_compile_template.sh.j2"))
        rendered = template.render(
            VCOMP_DIR="/results/sys__XRUN_VCOMP_PRIM",
            additional_defines=[],
            bazel_compile_args="/runfiles/sys_msie_primary_compile_args.f",
            bazel_runfiles_main="/runfiles",
            cov_opts="",
            debug_mode="default",
            msie_extern_files=["/results/MSIE artifacts/dut_externs.v"],
            msie_href_file="/results/MSIE artifacts/href.txt",
            msie_primary_dir="/results/MSIE primary",
            msie_primary_name="dut_sdf_wc",
            msie_primary_top="dut",
            options=SimpleNamespace(
                compile_args_file=None,
                mce=False,
                msie=None,
                msie_href=None,
                msie_incr=None,
                msie_prim="dut",
            ),
            xprop_cmd=None,
        )

        self.assertIn("-top dut -snapshot dut_sdf_wc", rendered)
        self.assertIn("-href '/results/MSIE artifacts/href.txt'", rendered)
        self.assertIn("'/results/MSIE artifacts/dut_externs.v'", rendered)
        self.assertNotIn("-name dut", rendered)
        self.assertIn("dut_externs.v", rendered)
        self.assertNotIn("incr_pkg", rendered)

    @mock.patch.dict(os.environ, {"RV_XCELIUM_TOOL_ID": "Xcelium MSIE unit-test release"})
    def test_xcelium_msie_manifest_rejects_wrong_primary_key(self):
        root = Path(tempfile.mkdtemp(prefix="xrun_msie_"))
        runfiles = root / "runfiles"
        (runfiles / "tb").mkdir(parents=True)
        (runfiles / "tb/dut.sv").write_text("module dut; endmodule\n", encoding="utf-8")
        (runfiles / "tb/sys_msie_primary_compile_args.f").write_text("tb/dut.sv\n", encoding="utf-8")
        (runfiles / "tb/sys_msie_incremental_compile_args.f").write_text("tb/test.sv\n", encoding="utf-8")
        (runfiles / "tb/sys_msie_primary_inputs.txt").write_text("source\ttb/dut.sv\n", encoding="utf-8")
        base_job_dir = str(root / "sys__XRUN_VCOMP")
        artifact_dir = Path(base_job_dir + "_MSIE")
        artifact_dir.mkdir()
        (artifact_dir / "href.txt").write_text("@dut *\n", encoding="utf-8")
        tb_options = {
            "dut_top": "dut",
            "msie_incremental_compile_args": "tb/sys_msie_incremental_compile_args.f",
            "msie_primary_compile_args": "tb/sys_msie_primary_compile_args.f",
            "msie_primary_inputs": "tb/sys_msie_primary_inputs.txt",
            "xcelium_covfile": "",
        }

        def vcomp():
            return SimpleNamespace(
                base_job_dir=base_job_dir,
                bazel_compile_args=str(runfiles / "tb/sys_compile_args.f"),
                bazel_runfiles_main=str(runfiles),
                bazel_vcomp_target="//tb:sys",
                tb_options=tb_options,
            )

        primary_options = parse_args([
            "--simulator",
            "XRUN",
            "--msie-prim",
            "dut",
            "--msie-primary-name",
            "dut_sdf_wc",
            "--msie-primary-key",
            "XCELIUM-25.03:netlist-r42:sdf_wc",
        ])
        primary = XceliumSimulator(primary_options, DummyRegressionConfig(), None)
        primary_vcomp = vcomp()
        primary.prepare_compile_job(primary_vcomp)
        Path(primary_vcomp.msie_primary_dir).mkdir()
        primary.record_compile_artifacts(primary_vcomp)

        incremental_options = parse_args([
            "--simulator",
            "XRUN",
            "--msie-incr",
            "dut_sdf_wc",
            "--msie-primary-key",
            "XCELIUM-25.03:netlist-r42:sdf_wc",
        ])
        incremental = XceliumSimulator(incremental_options, DummyRegressionConfig(), None)
        incremental.prepare_compile_job(vcomp())

        source_path = runfiles / "tb/dut.sv"
        source_stat = source_path.stat()
        source_contents = source_path.read_bytes()
        source_path.write_bytes(source_contents.replace(b"dut", b"dux", 1))
        os.utime(source_path, ns=(source_stat.st_atime_ns, source_stat.st_mtime_ns))
        with self.assertRaisesRegex(RuntimeError, "inputs_sha256"):
            XceliumSimulator(incremental_options, DummyRegressionConfig(), None).prepare_compile_job(vcomp())
        source_path.write_bytes(source_contents)

        wrong_key_options = parse_args([
            "--simulator",
            "XRUN",
            "--msie-incr",
            "dut_sdf_wc",
            "--msie-primary-key",
            "XCELIUM-25.03:netlist-r43:sdf_wc",
        ])
        with self.assertRaisesRegex(RuntimeError, "primary_key"):
            XceliumSimulator(wrong_key_options, DummyRegressionConfig(), None).prepare_compile_job(vcomp())

    def test_xcelium_wave_template_honors_delta_and_end_time(self):
        template_text = self._read_repo_file("bin/templates/xrun_wave_cmd_template.tcl.j2")

        self.assertIn("-default{{ delta }}", template_text)
        self.assertNotIn("options.delta", template_text)
        self.assertIn("options.wave_end - options.wave_start", template_text)
        self.assertIn("database -close shm_db", template_text)
        self.assertIn("database -close vcd_db", template_text)

        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["tcl_quote"] = _tcl_quote
        rendered = environment.from_string(template_text).render(
            delta=" -event",
            options=SimpleNamespace(
                probe_packed=128,
                probe_unpacked=128,
                probes=["hdl_top.genblk[0].u"],
                wave_depth=8,
                wave_end=100,
                wave_end_was_explicit=True,
                wave_start=20,
                wave_type="shm",
            ),
            waves_db="/tmp/waves directory/waves.shm",
        )
        self.assertIn("-default -event", rendered)
        self.assertIn('-into "/tmp/waves directory/waves.shm"', rendered)
        self.assertIn(_tcl_quote("hdl_top.genblk[0].u"), rendered)
        self.assertIn("run 80ns", rendered)
        self.assertIn("database -close shm_db", rendered)

    def test_vcs_wave_template_uses_returned_fsdb_id_and_unlimited_default_depth(self):
        wave_template = self._read_repo_file("bin/templates/vcs_wave_cmd_template.tcl.j2")
        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["tcl_quote"] = _vcs_tcl_quote
        wave_options = SimpleNamespace(
            probes=["hdl_top.genblk[0].u"],
            wave_depth=999,
            wave_end=100,
            wave_end_was_explicit=True,
            wave_start=20,
        )

        rendered_tcl = environment.from_string(wave_template).render(
            options=wave_options,
            waves_db="/tmp/waves.fsdb",
        )

        self.assertIn('set wave_fid [dump -file "/tmp/waves.fsdb" -type FSDB]', rendered_tcl)
        self.assertNotIn("FSDB0", rendered_tcl)
        self.assertIn("-fid $wave_fid -depth 0", rendered_tcl)
        self.assertIn(_vcs_tcl_quote("hdl_top.genblk[0].u"), rendered_tcl)
        self.assertIn("dump -close", rendered_tcl)
        self.assertNotIn("dump -close $wave_fid", rendered_tcl)

        wave_options.wave_depth = 8
        rendered_tcl = environment.from_string(wave_template).render(
            options=wave_options,
            waves_db="/tmp/waves.fsdb",
        )
        self.assertIn("-fid $wave_fid -depth 8", rendered_tcl)

    def test_vcs_fsdb_glitch_and_force_capture_is_enabled_with_waves(self):
        options, simulator = self._validated([
            "--simulator",
            "VCS",
            "--waves",
        ])
        sim_options = shlex.split(simulator.generate_sim_options(SimpleNamespace(name="smoke", iteration=1), 42))
        wave_template = self._read_repo_file("bin/templates/vcs_wave_cmd_template.tcl.j2")
        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["tcl_quote"] = _vcs_tcl_quote
        options.probes = ["hdl_top.dut"]
        rendered_tcl = environment.from_string(wave_template).render(
            options=options,
            waves_db="/tmp/waves.fsdb",
        )

        self.assertIn("+fsdb+glitch=0", sim_options)
        self.assertIn("+fsdb+force", sim_options)
        self.assertIn("dump -glitch on -fid $wave_fid", rendered_tcl)

    def test_vcs_wave_template_quotes_tcl_substitutions_in_fsdb_path(self):
        wave_template = self._read_repo_file("bin/templates/vcs_wave_cmd_template.tcl.j2")
        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["tcl_quote"] = _vcs_tcl_quote
        rendered_tcl = environment.from_string(wave_template).render(
            options=SimpleNamespace(
                probes=["hdl_top"],
                wave_depth=1,
                wave_end=99999999,
                wave_end_was_explicit=False,
                wave_start=0,
            ),
            waves_db='/tmp/$USER/[exec touch injected]/waves".fsdb',
        )

        self.assertIn(r'\$USER', rendered_tcl)
        self.assertIn(r'\[exec touch injected\]', rendered_tcl)

    def test_vcs_custom_wave_tcl_example_controls_scope_depth_and_time(self):
        example = self._read_repo_file("docs/examples/vcs_fsdb_dump.tcl")

        self.assertIn('$::env(SIMRESULTS)/waves.fsdb', example)
        self.assertIn("dump -add hdl_top.dut -fid $wave_fid -depth 0", example)
        self.assertIn("dump -add hdl_top.env.agent -fid $wave_fid -depth 2", example)
        self.assertIn("dump -glitch on -fid $wave_fid", example)
        self.assertIn("+fsdb+force", example)
        self.assertIn("stop -absolute 1000ns", example)
        self.assertIn("stop -absolute 50000ns", example)
        self.assertIn("dump -close", example)
        self.assertNotIn("dump -close $wave_fid", example)

    def test_shell_templates_preserve_failures_and_argv(self):
        coverage_template = self._read_repo_file("bin/templates/vcs_cov_merge_template.sh.j2")
        vcs_compile_template = self._read_repo_file("bin/templates/vcs_compile_template.sh.j2")
        simulation_template = self._read_repo_file("bin/templates/sim_template.sh.j2")
        svunit_template = self._read_repo_file("vendors/cadence/verilog_rtl_unit_test_svunit.sh.template")
        vcs_svunit_template = self._read_repo_file("vendors/synopsys/verilog_rtl_unit_test_svunit.sh.template")
        vcs_svunit_waves_template = self._read_repo_file(
            "vendors/synopsys/verilog_rtl_unit_test_svunit_waves.tcl.template")
        cdc_template = self._read_repo_file("vendors/cadence/verilog_rtl_cdc_test.sh.template")
        lint_templates = [
            self._read_repo_file("vendors/cadence/verilog_rtl_lint_test.sh.template"),
            self._read_repo_file("vendors/synopsys/verilog_rtl_lint_test.sh.template"),
            self._read_repo_file("vendors/real_intent/verilog_rtl_lint_test.sh.template"),
        ]

        self.assertIn("set -Eeuo pipefail", coverage_template)
        self.assertIn("set -Eeuo pipefail", vcs_compile_template)
        self.assertIn("VCS compile failed at line", vcs_compile_template)
        self.assertIn("simulation script failed at line", simulation_template)
        self.assertNotIn('time eval "{{ simulation_command }}"', simulation_template)
        self.assertIn("time {{ simulation_command }}", simulation_template)
        self.assertNotIn("simulation_duration_s", simulation_template)
        self.assertNotIn("simulation_started", simulation_template)
        self.assertIn("record_simulation_duration", simulation_template)
        self.assertIn("%I:sim: Simulation duration:", simulation_template)
        self.assertIn(': > "$TEST_LOG_PATH"', simulation_template)
        self.assertIn("SIMULATION_START_SECONDS=$SECONDS", simulation_template)
        simmer_source = self._read_repo_file("bin/simmer.py")
        self.assertNotIn("sidecar_command_template.format", simmer_source)
        self.assertIn('sidecar_command_template.replace("{socket_file}", socket_endpoint_path)', simmer_source)
        self.assertIn("socket_identity.encode('utf-8')", simmer_source)
        self.assertNotIn("socket_identity.encode('ascii')", simmer_source)
        self.assertIn("sim_artifacts.materialize_python_script(check_test.__file__", simmer_source)
        self.assertIn("'check_test_python': sys.executable", simmer_source)
        self.assertNotIn("find_bazel_executable", simmer_source)
        self.assertIn("set -m", simulation_template)
        dv_rule = self._read_repo_file("verilog/private/dv.bzl")
        self.assertIn("must match [A-Za-z_][A-Za-z0-9_]*", dv_rule)
        self.assertIn("other shell braces are preserved", dv_rule)
        self.assertIn("{POST_FLIST_ARGS} \\", svunit_template)
        self.assertIn('"${remaining_args[@]}"', svunit_template)
        self.assertIn("set -Eeuo pipefail", vcs_svunit_template)
        self.assertIn("-s vcs", vcs_svunit_template)
        self.assertIn("{SVUNIT_COMPILE_ARGS}", vcs_svunit_template)
        self.assertIn("{SVUNIT_FLISTS}", vcs_svunit_template)
        self.assertIn("{SVUNIT_RUN_ARGS}", vcs_svunit_template)
        self.assertNotIn("xcelium", vcs_svunit_template)
        self.assertIn("wave dumping is intentionally disabled", vcs_svunit_waves_template)
        self.assertNotIn("database -open", vcs_svunit_waves_template)
        self.assertIn("completed without cdc_run/jg.log", cdc_template)
        for template in lint_templates:
            self.assertIn("set -Eeuo pipefail", template)
            self.assertIn('"$@"', template)
        self.assertIn('"${PYTHON:-python3}" ./{LINT_PARSER}', lint_templates[1])

    def test_vcs_lint_template_uses_fresh_compile_workspace(self):
        template = self._read_repo_file("vendors/synopsys/verilog_rtl_lint_test.sh.template")

        self.assertIn('work_dir="$(mktemp -d ', template)
        self.assertIn('-Mdir="$work_dir/csrc"', template)
        self.assertIn('-o "$work_dir/simv"', template)
        self.assertIn('rm -rf -- "$work_dir"', template)
        self.assertIn("trap - ERR", template)

    def test_vcs_coverage_viewer_messages_do_not_expand_result_paths(self):
        root = Path(tempfile.mkdtemp(prefix="vcs coverage quoting "))
        marker = root / "injected"
        template_text = self._read_repo_file("bin/templates/vcs_cov_merge_template.sh.j2")
        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["shell_quote"] = shlex.quote
        rendered = environment.from_string(template_text).render(
            cov_db_path="{}$(touch {})".format(root / "cov", marker),
            merged_db_path="{}$(touch {})".format(root / "merged", marker),
            report_dir=str(root / "report"),
            urg_command="true",
            urg_parallel=False,
            urg_show_tests=False,
            verdi_command="verdi",
        )
        script = root / "merge.sh"
        script.write_text(rendered, encoding="utf-8")

        subprocess.run(["bash", str(script)], check=True, capture_output=True, text=True)

        self.assertFalse(marker.exists())

    def test_svunit_waves_and_launch_preserve_execution_argv(self):
        root = Path(tempfile.mkdtemp(prefix="svunit argv contract "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        simulator_stub = root / "simulator stub.sh"
        viewer_stub = root / "wave viewer stub.sh"
        simulator_args = root / "simulator args.txt"
        viewer_args = root / "viewer args.txt"
        wave_tcl = root / "wave commands with spaces.tcl"
        wave_tcl.touch()
        simulator_stub.write_text(
            "#!/usr/bin/env bash\nprintf '%s\\n' \"$@\" > {}\nprintf '[testrunner]: PASSED\\n' > run.log\n".format(
                shlex.quote(simulator_args.name)),
            encoding="utf-8",
            newline="\n",
        )
        viewer_stub.write_text(
            "#!/usr/bin/env bash\n"
            "printf '%s\\n' \"$@\" > {}\n".format(shlex.quote(viewer_args.name)),
            encoding="utf-8",
            newline="\n",
        )
        simulator_stub.chmod(0o755)
        viewer_stub.chmod(0o755)

        template = self._read_repo_file("vendors/cadence/verilog_rtl_unit_test_svunit.sh.template").replace(
            "\r\n", "\n")
        script_text = template.replace("{SIMULATOR_COMMAND}", shlex.quote("./" + simulator_stub.name))
        script_text = script_text.replace("{WAVES_RENDER_CMD_PATH}", wave_tcl.name)
        script_text = script_text.replace("{WAVE_VIEWER_COMMAND}", shlex.quote("./" + viewer_stub.name))
        for placeholder in ("{PRE_FLIST_ARGS}", "{FLISTS}", "{POST_FLIST_ARGS}"):
            script_text = script_text.replace(placeholder, "")
        script = root / "run svunit.sh"
        script.write_text(script_text, encoding="utf-8", newline="\n")

        subprocess.run(
            ["bash", script.name, "--waves", "--launch", "user argument with spaces"],
            cwd=root,
            check=True,
        )

        arguments = simulator_args.read_text(encoding="utf-8").splitlines()
        wave_index = arguments.index("-input {}".format(wave_tcl.name))
        self.assertEqual(["-r", "-input {}".format(wave_tcl.name), "-r", "-access r"],
                         arguments[wave_index - 1:wave_index + 3])
        self.assertEqual("user argument with spaces", arguments[-1])
        self.assertEqual(["waves.shm"], viewer_args.read_text(encoding="utf-8").splitlines())

    def test_vcs_svunit_uses_vcs_backend_and_preserves_runtime_argv(self):
        root = Path(tempfile.mkdtemp(prefix="vcs svunit argv contract "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        runner_stub = root / "runSVUnit"
        runner_args = root / "runner args.txt"
        runner_stub.write_text(
            "#!/usr/bin/env bash\nprintf '%s\\n' \"$@\" > {}\nprintf '[testrunner]: PASSED\\n' > run.log\n".format(
                shlex.quote(runner_args.name)),
            encoding="utf-8",
            newline="\n",
        )
        runner_stub.chmod(0o755)

        template = self._read_repo_file("vendors/synopsys/verilog_rtl_unit_test_svunit.sh.template").replace(
            "\r\n", "\n")
        script_text = template.replace("{SIMULATOR_COMMAND}", "")
        script_text = script_text.replace("{SVUNIT_COMPILE_ARGS}", "-c '+define+COMPILE_ARG'")
        script_text = script_text.replace("{SVUNIT_FLISTS}", "-f input.f")
        script_text = script_text.replace("{POST_FLIST_ARGS}", "--directory .")
        script_text = script_text.replace("{SVUNIT_RUN_ARGS}", "-r '+RUNTIME_ARG=with space'")
        script = root / "run vcs svunit.sh"
        script.write_text(script_text, encoding="utf-8", newline="\n")

        environment = os.environ.copy()
        environment["PATH"] = "{}{}{}".format(root, os.pathsep, environment["PATH"])
        subprocess.run(
            ["bash", script.name, "--waves", "--launch", "user argument with spaces"],
            cwd=root,
            env=environment,
            check=True,
        )

        arguments = runner_args.read_text(encoding="utf-8").splitlines()
        self.assertEqual("vcs", arguments[arguments.index("-s") + 1])
        self.assertEqual("input.f", arguments[arguments.index("-f") + 1])
        self.assertIn("+define+COMPILE_ARG", arguments)
        self.assertIn("+RUNTIME_ARG=with space", arguments)
        self.assertNotIn("--waves", arguments)
        self.assertNotIn("--launch", arguments)
        self.assertEqual("user argument with spaces", arguments[-1])

    def test_rtl_unit_test_waves_and_launch_preserve_execution_argv(self):
        root = Path(tempfile.mkdtemp(prefix="rtl unit argv contract "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        simulator_stub = root / "simulator stub.sh"
        viewer_stub = root / "wave viewer stub.sh"
        simulator_args = root / "simulator args.txt"
        viewer_args = root / "viewer args.txt"
        wave_tcl = root / "wave commands with spaces.tcl"
        wave_tcl.touch()
        simulator_stub.write_text(
            "#!/usr/bin/env bash\nprintf '%s\\n' \"$@\" > {}\n".format(shlex.quote(simulator_args.name)),
            encoding="utf-8",
            newline="\n",
        )
        viewer_stub.write_text(
            "#!/usr/bin/env bash\nprintf '%s\\n' \"$@\" > {}\n".format(shlex.quote(viewer_args.name)),
            encoding="utf-8",
            newline="\n",
        )
        simulator_stub.chmod(0o755)
        viewer_stub.chmod(0o755)

        template = self._read_repo_file("vendors/cadence/verilog_rtl_unit_test.sh.template").replace("\r\n", "\n")
        script_text = template.replace("{SIMULATOR_COMMAND}", shlex.quote("./" + simulator_stub.name))
        script_text = script_text.replace("{WAVES_RENDER_CMD_PATH}", wave_tcl.name)
        script_text = script_text.replace("{WAVE_VIEWER_COMMAND}", shlex.quote("./" + viewer_stub.name))
        script_text = script_text.replace("{PRE_FLIST_ARGS}", "    \\")
        for placeholder in ("{FLISTS}", "{TOP}", "{POST_FLIST_ARGS}"):
            script_text = script_text.replace(placeholder, "")
        script = root / "run rtl unit.sh"
        script.write_text(script_text, encoding="utf-8", newline="\n")

        subprocess.run(
            ["bash", script.name, "--waves", "--launch", "user argument with spaces"],
            cwd=root,
            check=True,
        )

        arguments = simulator_args.read_text(encoding="utf-8").splitlines()
        wave_index = arguments.index(str(wave_tcl.name))
        self.assertEqual(["-input", wave_tcl.name, "-access", "r"], arguments[wave_index - 1:wave_index + 3])
        self.assertEqual("user argument with spaces", arguments[-1])
        self.assertEqual(["waves.shm"], viewer_args.read_text(encoding="utf-8").splitlines())

    @unittest.skipUnless(os.name == "posix" and os.path.isdir("/proc"), "Linux process-group behavior")
    def test_sim_template_cleans_socket_sidecar_after_unexpected_failure(self):
        # Given: a long-running socket sidecar and an invalid simulation work directory.
        temporary_root = Path(tempfile.mkdtemp(prefix="sim socket contract "))
        project_dir = temporary_root / "project root"
        job_dir = temporary_root / "job output"
        project_dir.mkdir()
        job_dir.mkdir()
        socket_endpoint = temporary_root / "sidecar.socket"
        sidecar_pid_file = temporary_root / "sidecar.pid"
        sidecar_script = temporary_root / "socket sidecar.sh"
        sidecar_script.write_text(
            "#!/usr/bin/env bash\n"
            "printf '%s\\n' \"$PWD\"\n"
            "printf '%s\\n' \"$$\" > \"$2\"\n"
            ": > \"$1\"\n"
            "trap 'exit 0' TERM\n"
            "while :; do sleep 1; done\n",
            encoding="utf-8",
        )
        sidecar_script.chmod(0o755)
        sidecar_command = shlex.join([str(sidecar_script), str(socket_endpoint), str(sidecar_pid_file)])
        rendered_script = self._render_simulation_script(
            project_dir,
            job_dir,
            "true",
            socket_sidecars=[("bridge", sidecar_command, str(socket_endpoint))],
            sim_working_dir="/dev/null/not-a-directory",
        )
        sim_script = job_dir / "sim.sh"
        sim_script.write_text(rendered_script, encoding="utf-8")

        # When: strict shell setup fails after the sidecar starts.
        completed_process = subprocess.run(["bash", str(sim_script)],
                                           cwd=temporary_root,
                                           capture_output=True,
                                           text=True,
                                           timeout=10)

        # Then: the script fails, removes the endpoint, and terminates the sidecar group.
        self.assertNotEqual(0, completed_process.returncode)
        self.assertFalse(socket_endpoint.exists())
        self.assertEqual(str(project_dir), (job_dir / "bridge.log").read_text(encoding="utf-8").splitlines()[0])
        sidecar_pid = int(sidecar_pid_file.read_text(encoding="utf-8"))
        for _ in range(20):
            try:
                os.kill(sidecar_pid, 0)
            except ProcessLookupError:
                break
            time.sleep(0.05)
        else:
            self.fail("socket sidecar was left running after the simulation script exited")

    @unittest.skipUnless(os.name == "posix" and os.path.isdir("/proc"), "Linux process-group behavior")
    def test_sim_template_fails_when_sidecar_is_killed_without_simmer_request(self):
        for signal_name, expected_exit_code in (("TERM", 143), ("KILL", 137)):
            with self.subTest(signal_name=signal_name), tempfile.TemporaryDirectory(
                    prefix="unexpected sidecar signal ") as temporary_dir:
                temporary_root = Path(temporary_dir)
                project_dir = temporary_root / "project"
                job_dir = temporary_root / "job"
                project_dir.mkdir()
                job_dir.mkdir()
                socket_endpoint = temporary_root / "sidecar.socket"
                sidecar_pid_file = temporary_root / "sidecar.pid"
                sidecar_command = (
                    "printf '%s\\n' \"$$\" > {pid_file}; : > {endpoint}; while :; do sleep 1; done".format(
                        pid_file=shlex.quote(str(sidecar_pid_file)),
                        endpoint=shlex.quote(str(socket_endpoint)),
                    ))
                simulation_command = "kill -{signal_name} -- \"-$(cat {pid_file})\"".format(
                    signal_name=signal_name,
                    pid_file=shlex.quote(str(sidecar_pid_file)),
                )
                rendered_script = self._render_simulation_script(
                    project_dir,
                    job_dir,
                    simulation_command,
                    socket_sidecars=[("bridge", sidecar_command, str(socket_endpoint))],
                )
                sim_script = job_dir / "sim.sh"
                sim_script.write_text(rendered_script, encoding="utf-8")

                completed_process = subprocess.run(
                    ["bash", str(sim_script)],
                    cwd=temporary_root,
                    capture_output=True,
                    text=True,
                    timeout=10,
                )

                self.assertEqual(1, completed_process.returncode, completed_process.stderr)
                self.assertIn(
                    "returned non-zero exit code {}".format(expected_exit_code),
                    completed_process.stdout,
                )

    @unittest.skipUnless(os.name == "posix" and os.path.isdir("/proc"), "Linux process-group behavior")
    def test_sim_template_accepts_simmer_requested_sidecar_term_and_kill(self):
        for ignore_term, expected_exit_code in ((False, 143), (True, 137)):
            with self.subTest(ignore_term=ignore_term), tempfile.TemporaryDirectory(
                    prefix="requested sidecar signal ") as temporary_dir:
                temporary_root = Path(temporary_dir)
                project_dir = temporary_root / "project"
                job_dir = temporary_root / "job"
                fast_bin = temporary_root / "bin"
                project_dir.mkdir()
                job_dir.mkdir()
                fast_bin.mkdir()
                fast_sleep = fast_bin / "sleep"
                fast_sleep.write_text(
                    "#!/usr/bin/env bash\n{} -c 'import time; time.sleep(0.01)'\n".format(shlex.quote(sys.executable)),
                    encoding="utf-8",
                )
                fast_sleep.chmod(0o755)
                socket_endpoint = temporary_root / "sidecar.socket"
                term_behavior = "trap '' TERM; " if ignore_term else ""
                sidecar_command = "{}: > {}; while :; do :; done".format(
                    term_behavior,
                    shlex.quote(str(socket_endpoint)),
                )
                rendered_script = self._render_simulation_script(
                    project_dir,
                    job_dir,
                    "true",
                    socket_sidecars=[("bridge", sidecar_command, str(socket_endpoint))],
                )
                sim_script = job_dir / "sim.sh"
                sim_script.write_text(rendered_script, encoding="utf-8")
                environment = os.environ.copy()
                environment["PATH"] = str(fast_bin) + os.pathsep + environment["PATH"]

                completed_process = subprocess.run(
                    ["bash", str(sim_script)],
                    cwd=temporary_root,
                    env=environment,
                    capture_output=True,
                    text=True,
                    timeout=10,
                )

                self.assertEqual(0, completed_process.returncode, completed_process.stderr)
                self.assertIn(
                    "Socket bridge exited with code: {}".format(expected_exit_code),
                    completed_process.stdout,
                )

    @unittest.skipUnless(os.name == "posix" and os.path.isdir("/proc"), "Linux process-group behavior")
    def test_sim_template_socket_startup_timeout_still_fails(self):
        with tempfile.TemporaryDirectory(prefix="sidecar startup timeout ") as temporary_dir:
            temporary_root = Path(temporary_dir)
            project_dir = temporary_root / "project"
            job_dir = temporary_root / "job"
            fast_bin = temporary_root / "bin"
            project_dir.mkdir()
            job_dir.mkdir()
            fast_bin.mkdir()
            fast_sleep = fast_bin / "sleep"
            fast_sleep.write_text(
                "#!/usr/bin/env bash\n{} -c 'import time; time.sleep(0.01)'\n".format(shlex.quote(sys.executable)),
                encoding="utf-8",
            )
            fast_sleep.chmod(0o755)
            socket_endpoint = temporary_root / "missing.socket"
            simulation_marker = temporary_root / "simulation-ran"
            sidecar_command = "trap '' TERM; while :; do :; done"
            rendered_script = self._render_simulation_script(
                project_dir,
                job_dir,
                "touch {}".format(shlex.quote(str(simulation_marker))),
                socket_sidecars=[("bridge", sidecar_command, str(socket_endpoint))],
            )
            sim_script = job_dir / "sim.sh"
            sim_script.write_text(rendered_script, encoding="utf-8")
            environment = os.environ.copy()
            environment["PATH"] = str(fast_bin) + os.pathsep + environment["PATH"]

            completed_process = subprocess.run(
                ["bash", str(sim_script)],
                cwd=temporary_root,
                env=environment,
                capture_output=True,
                text=True,
                timeout=10,
            )

            self.assertEqual(1, completed_process.returncode, completed_process.stderr)
            self.assertIn("Timeout waiting for socket bridge", completed_process.stdout)
            self.assertFalse(simulation_marker.exists())

    def test_sim_template_does_not_report_captured_sim_failure_as_shell_error(self):
        # Given: a simulation command that exits with a known non-zero status.
        temporary_root = Path(tempfile.mkdtemp(prefix="sim failure contract "))
        project_dir = temporary_root / "project root"
        job_dir = temporary_root / "job output"
        project_dir.mkdir()
        job_dir.mkdir()
        rendered_script = self._render_simulation_script(project_dir, job_dir, "bash -c 'exit 7'")
        sim_script = job_dir / "sim.sh"
        sim_script.write_text(rendered_script, encoding="utf-8")

        # When: the generated wrapper runs the simulation.
        completed_process = subprocess.run(["bash", str(sim_script)],
                                           cwd=temporary_root,
                                           capture_output=True,
                                           text=True,
                                           timeout=10)

        # Then: the simulator status is preserved without a misleading ERR-trap message.
        self.assertEqual(7, completed_process.returncode)
        self.assertNotIn("simulation script failed at line", completed_process.stderr)
        self.assertFalse((job_dir / "simulation_duration_s").exists())
        self.assertFalse((job_dir / "simulation_started").exists())
        self.assertIn("%I:sim: Simulation duration:", (job_dir / "simulation.log").read_text(encoding="utf-8"))

    def test_sim_template_runs_job_local_log_checker_with_python(self):
        temporary_root = Path(tempfile.mkdtemp(prefix="sim log checker contract "))
        project_dir = temporary_root / "project root"
        job_dir = temporary_root / "job output"
        project_dir.mkdir()
        job_dir.mkdir()
        checker = job_dir / "check test.py"
        checker.write_text(self._read_repo_file("bin/check_test.py"), encoding="utf-8")
        simulation_command = "printf '%s\\n' 'finish at simulation time' >> \"$TEST_LOG_PATH\""
        rendered_script = self._render_simulation_script(
            project_dir,
            job_dir,
            simulation_command,
            skip_parse_sim_log=0,
            check_test_path=checker,
        )
        sim_script = job_dir / "sim.sh"
        sim_script.write_text(rendered_script, encoding="utf-8")

        completed_process = subprocess.run(["bash", str(sim_script)],
                                           cwd=temporary_root,
                                           capture_output=True,
                                           text=True,
                                           timeout=10)

        self.assertEqual(0, completed_process.returncode, completed_process.stderr)
        self.assertTrue((job_dir / "simulation.log.pass").is_file())
        self.assertNotIn("Cannot exec()", completed_process.stderr)

    def test_sim_template_skips_simulation_after_preparation_failure(self):
        temporary_root = Path(tempfile.mkdtemp(prefix="sim preparation failure "))
        project_dir = temporary_root / "project root"
        job_dir = temporary_root / "job output"
        simulation_marker = temporary_root / "simulation-ran"
        project_dir.mkdir()
        job_dir.mkdir()
        rendered_script = self._render_simulation_script(
            project_dir,
            job_dir,
            "touch {}".format(shlex.quote(str(simulation_marker))),
            pre_sim_commands=["false"],
        )
        sim_script = job_dir / "sim.sh"
        sim_script.write_text(rendered_script, encoding="utf-8")

        completed_process = subprocess.run(["bash", str(sim_script)],
                                           cwd=temporary_root,
                                           capture_output=True,
                                           text=True,
                                           timeout=10)

        self.assertEqual(1, completed_process.returncode)
        self.assertFalse(simulation_marker.exists())
        self.assertFalse((job_dir / "simulation.log").exists())
        self.assertIn("Simulation preparation failed; skipping main simulation.", completed_process.stdout)

    def test_cdc_template_passes_one_command_payload(self):
        template = self._read_repo_file("vendors/cadence/verilog_rtl_cdc_test.sh.template")
        with tempfile.TemporaryDirectory() as temporary_dir:
            root = Path(temporary_dir)
            command = root / "jasper_stub.sh"
            command.write_text(
                "#!/usr/bin/env bash\n"
                "printf '%s\\n' \"$#\" > jasper_args.txt\n"
                "printf '<%s>\\n' \"$@\" >> jasper_args.txt\n"
                "mkdir -p cdc_run\n"
                ": > cdc_run/jg.log\n",
                encoding="utf-8",
            )
            command.chmod(0o755)
            script = root / "run_cdc.sh"
            script.write_text(
                template.replace("{CDC_COMMAND}",
                                 shlex.quote(str(command))).replace("{PREAMBLE_CMDS}", "preamble.tcl").replace(
                                     "{CMD_FILES}", "commands.tcl").replace("{EPILOGUE_CMDS}", "epilogue.tcl"),
                encoding="utf-8",
            )
            subprocess.run(["bash", str(script), "first", "second"], cwd=root, check=True)

            arguments = (root / "jasper_args.txt").read_text(encoding="utf-8").splitlines()
            self.assertEqual("1", arguments[0])
            self.assertIn("first second", arguments[1])

    def test_vcs_compile_template_defaults_to_incremental_compile(self):
        template = self._read_repo_file("bin/templates/vcs_compile_template.sh.j2")
        compile_args = self._read_repo_file("vendors/synopsys/verilog_dv_tb_compile_args.f.template")

        self.assertIn("mkdir -p {{ (VCOMP_DIR ~ '/csrc')|shell_quote }}", template)
        self.assertIn("-Mdir={{ (VCOMP_DIR ~ '/csrc')|shell_quote }}", template)
        self.assertIn("-Mlib={{ (VCOMP_DIR ~ '/csrc')|shell_quote }}", template)
        self.assertNotIn("-p1800_macro_expansion", template)
        self.assertIn("{{ partcomp_opts }}", template)
        self.assertIn("{% if options.vso -%}", template)
        self.assertIn("-vso_opts buildname={{ vso_build_name|shell_quote }}", template)
        self.assertIn("{% elif options.vso_ccex -%}", template)
        self.assertNotIn("-partcomp", compile_args)
        self.assertNotIn("-std=1800-2023", compile_args)
        self.assertIn("-sverilog", compile_args)
        self.assertNotIn("+systemverilogext", compile_args)
        self.assertIn("-Mupdate", compile_args)

    def test_vcs_compile_template_preserves_defines_and_coverage_paths_with_spaces(self):
        root = Path(tempfile.mkdtemp(prefix="vcs compile argv "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        runfiles = root / "runfiles root"
        vcomp_dir = root / "compile output"
        runfiles.mkdir()
        stub = root / "vcs stub.sh"
        captured = root / "vcs args.txt"
        stub.write_text("#!/usr/bin/env bash\nprintf '%s\\n' \"$@\" > {}\n".format(shlex.quote("../" + captured.name)),
                        encoding="utf-8",
                        newline="\n")
        stub.chmod(0o755)

        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["shell_quote"] = shlex.quote
        template = environment.from_string(
            self._read_repo_file("bin/templates/vcs_compile_template.sh.j2").replace("\r\n", "\n"))
        rendered = template.render(
            VCOMP_DIR=vcomp_dir.name,
            additional_defines=["MESSAGE=value with spaces", "APOSTROPHE=a'b"],
            bazel_compile_args="compile args.f",
            bazel_runfiles_main=runfiles.name,
            cov_opts=shlex.join(["-cm_dir", "../coverage database"]),
            debug_mode="default",
            options=SimpleNamespace(
                compile_args_file=None,
                dtl=False,
                fgp=None,
                gui=False,
                smartlog=False,
                vcs_profile=False,
                vso=False,
                vso_cbv=False,
                vso_ccex=False,
                waves=None,
                xprop_was_explicit=False,
            ),
            partcomp_opts="",
            vcs_runner=shlex.quote("../" + stub.name),
            vso_build_name="",
            vso_workdir="",
            xprop_cmd=None,
        )
        script = root / "compile.sh"
        script.write_text(rendered, encoding="utf-8", newline="\n")
        subprocess.run(["bash", script.name], cwd=root, check=True)

        arguments = captured.read_text(encoding="utf-8").splitlines()
        self.assertIn("+define+MESSAGE=value with spaces", arguments)
        self.assertIn("+define+APOSTROPHE=a'b", arguments)
        self.assertEqual("../coverage database", arguments[arguments.index("-cm_dir") + 1])
        self.assertNotIn("-p1800_macro_expansion", arguments)

    def test_vcs_three_step_template_analyzes_each_library_incrementally(self):
        root = Path(tempfile.mkdtemp(prefix="vcs three step "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)

        def shell_path(path):
            if os.name == "nt":
                drive, tail = os.path.splitdrive(os.path.abspath(path))
                return "/mnt/{}/{}".format(
                    drive.rstrip(":").lower(),
                    tail.lstrip("\\/").replace("\\", "/"),
                )
            return str(path)

        runfiles = root / "runfiles"
        vcomp_dir = root / "vcomp"
        runfiles.mkdir()
        vcomp_dir.mkdir()
        vlogan_args = runfiles / "vlogan_args.f"
        vlogan_args.write_text("-sverilog\n", encoding="utf-8", newline="\n")
        elab_args = runfiles / "elab_args.f"
        elab_args.write_text("-top\nunit_test_top\n", encoding="utf-8", newline="\n")
        first_flist = runfiles / "vip.f"
        second_flist = runfiles / "project.f"
        first_flist.write_text("+incdir+vip/includes\nvip.sv\n", encoding="utf-8", newline="\n")
        second_flist.write_text("+incdir+project/includes\nproject.sv\n", encoding="utf-8", newline="\n")
        filelists = runfiles / "filelists.txt"
        filelists.write_text(
            "precompile\tvip.f\nproject\tproject.f\n",
            encoding="utf-8",
            newline="\n",
        )
        vcs_home = root / "vcs home"
        uvm_pkg = vcs_home / "etc" / "uvm-1.2" / "uvm_pkg.sv"
        uvm_pkg.parent.mkdir(parents=True)
        uvm_pkg.touch()

        captured = root / "calls.txt"
        stub = root / "vcs_stub.sh"
        stub.write_text(
            "#!/usr/bin/env bash\n"
            "if [[ \"${{1:-}}\" == printenv && \"${{2:-}}\" == VCS_HOME ]]; then\n"
            "  printf '%s\\n' {}\n"
            "  exit 0\n"
            "fi\n"
            "printf '<CALL>\\n' >> {}\n"
            "printf '%s\\n' \"$@\" >> {}\n".format(
                shlex.quote(shell_path(vcs_home)),
                shlex.quote(shell_path(captured)),
                shlex.quote(shell_path(captured)),
            ),
            encoding="utf-8",
            newline="\n",
        )
        stub.chmod(0o755)

        environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
        environment.filters["shell_quote"] = shlex.quote
        template = environment.from_string(
            self._read_repo_file("bin/templates/vcs_three_step_compile_template.sh.j2").replace("\r\n", "\n"))
        rendered = template.render(
            VCOMP_DIR=shell_path(vcomp_dir),
            additional_defines=["PROJECT_DEFINE"],
            bazel_runfiles_main=shell_path(runfiles),
            cov_opts="",
            debug_mode="default",
            options=SimpleNamespace(
                dtl=False,
                fgp=None,
                gui=False,
                smartlog=False,
                vcs_profile=False,
                vso=False,
                vso_cbv=False,
                vso_ccex=False,
                waves=None,
                xprop_was_explicit=False,
            ),
            partcomp_opts="-partcomp -fastpartcomp=j2",
            vcs_analysis_work_dir=shell_path(vcomp_dir / "vlogan_work"),
            vcs_elab_args=shell_path(elab_args),
            vcs_incr_vlogan_ignore_env="-vts_ignore_env=HOSTNAME,LSB_JOBID",
            vcs_runner=shlex.quote(shell_path(stub)),
            vcs_setup_file=shell_path(vcomp_dir / "synopsys_sim.setup"),
            vcs_vlogan_args=shell_path(vlogan_args),
            vcs_vlogan_filelists=shell_path(filelists),
            vso_build_name="",
            vso_workdir="",
            xprop_cmd=None,
        )
        script = root / "compile.sh"
        script.write_text(rendered, encoding="utf-8", newline="\n")
        subprocess.run(["bash", script.name], cwd=root, check=True)

        calls = captured.read_text(encoding="utf-8").split("<CALL>\n")[1:]
        self.assertEqual(4, len(calls))
        uvm_analysis = calls[0].splitlines()
        first_analysis = calls[1].splitlines()
        second_analysis = calls[2].splitlines()
        elaboration = calls[3].splitlines()
        self.assertEqual("vlogan", uvm_analysis[0])
        self.assertIn(shell_path(uvm_pkg), uvm_analysis)
        self.assertNotIn("-file", uvm_analysis)
        self.assertEqual("vlogan", first_analysis[0])
        self.assertEqual("vlogan", second_analysis[0])
        self.assertIn("-incr_vlogan", first_analysis)
        self.assertIn("-vts_ignore_env=HOSTNAME,LSB_JOBID", first_analysis)
        self.assertIn("-sverilog", first_analysis)
        self.assertIn("+incdir+vip/includes", first_analysis)
        self.assertIn("+incdir+project/includes", first_analysis)
        self.assertIn("+incdir+vip/includes", second_analysis)
        self.assertIn("+incdir+project/includes", second_analysis)
        self.assertIn("-file", first_analysis)
        self.assertIn("vip.f", first_analysis)
        self.assertIn("project.f", second_analysis)
        self.assertIn("+define+PROJECT_DEFINE", first_analysis)
        self.assertNotIn(shell_path(vlogan_args), first_analysis)
        self.assertEqual("vcs", elaboration[0])
        self.assertIn("-partcomp", elaboration)
        self.assertIn("-fastpartcomp=j2", elaboration)
        self.assertIn(shell_path(elab_args), elaboration)
        setup = (vcomp_dir / "synopsys_sim.setup").read_text(encoding="utf-8")
        self.assertIn("DEFAULT : {}".format(shell_path(vcomp_dir / "vlogan_work")), setup)

    def test_vcs_three_step_resolves_generated_inputs_and_runtime_setup(self):
        root = Path(tempfile.mkdtemp(prefix="vcs_three_step_inputs_"))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        for name in ("vlogan_args.f", "vlogan_filelists.txt", "elab_args.f"):
            (root / name).touch()
        options = parse_args(["--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = SimpleNamespace(
            bazel_runfiles_main=str(root),
            job_dir=str(root / "vcomp"),
            tb_options={
                "vcs_three_step": True,
                "vcs_vlogan_args": "vlogan_args.f",
                "vcs_vlogan_filelists": "vlogan_filelists.txt",
                "vcs_elab_args": "elab_args.f",
            },
        )

        simulator.prepare_compile_job(vcomp)

        self.assertTrue(vcomp.vcs_three_step)
        self.assertEqual(str(root / "vlogan_args.f"), vcomp.vcs_vlogan_args)
        self.assertEqual(str(root / "vlogan_filelists.txt"), vcomp.vcs_vlogan_filelists)
        self.assertEqual(str(root / "elab_args.f"), vcomp.vcs_elab_args)
        test_job = SimpleNamespace(vcomper=vcomp)
        self.assertEqual(
            ["export SYNOPSYS_SIM_SETUP={}".format(shlex.quote(str(root / "vcomp" / "synopsys_sim.setup")))],
            simulator.get_pre_sim_commands(test_job),
        )

        custom_file = root / "custom.f"
        custom_file.touch()
        options_with_file = parse_args(["--simulator", "VCS", "--file", str(custom_file)])
        simulator_with_file = VcsSimulator(options_with_file, DummyRegressionConfig(), None)
        with self.assertRaisesRegex(ValueError, "does not accept --file"):
            simulator_with_file.prepare_compile_job(vcomp)

    def test_reusable_compile_artifacts_require_backend_elaboration_outputs(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        job_dir = Path(tempfile.mkdtemp())
        vcomp = SimpleNamespace(job_dir=str(job_dir))

        with self.assertRaises(FileNotFoundError):
            simulator.validate_reusable_compile_artifacts(vcomp)
        (job_dir / "simv").mkdir()
        with self.assertRaises(FileNotFoundError):
            simulator.validate_reusable_compile_artifacts(vcomp)
        (job_dir / "simv").rmdir()
        (job_dir / "simv").touch(mode=0o600)
        with mock.patch("lib.simulators.vcs.os.access", return_value=False):
            with self.assertRaises(FileNotFoundError):
                simulator.validate_reusable_compile_artifacts(vcomp)
        (job_dir / "simv").chmod(0o755)
        simulator.validate_reusable_compile_artifacts(vcomp)

        xcelium_options = parse_args(["-t", "unit:test", "--simulator", "XRUN"])
        xcelium = XceliumSimulator(xcelium_options, DummyRegressionConfig(), None)
        xcelium_job_dir = Path(tempfile.mkdtemp())
        xcelium_vcomp = SimpleNamespace(job_dir=str(xcelium_job_dir))
        with self.assertRaises(FileNotFoundError):
            xcelium.validate_reusable_compile_artifacts(xcelium_vcomp)
        (xcelium_job_dir / "run.lnx8664.25.03.d").mkdir()
        xcelium.validate_reusable_compile_artifacts(xcelium_vcomp)

    def test_xcelium_batch_vwdb_and_xprop_contract(self):
        options, simulator = self._validated(["-t", "unit:test", "--simulator", "XRUN", "--waves", "--xprop", "F"])
        self.assertEqual("vwdb", options.wave_type)
        self.assertFalse(options.gui)

        test_job = SimpleNamespace(job_dir=tempfile.mkdtemp())
        capture = simulator.get_wave_capture_options(test_job, "/tmp/waves.tcl")
        self.assertEqual("hdl_top", capture["default_capture"])
        self.assertIn("-debug_opts verisium_pp", capture["sim_opts"])

        vcomp = DummyVcompJob()
        Path(vcomp.bench_dir, "fox_xprop.txt").touch()
        self.assertIn("fox_xprop.txt", simulator.generate_compile_options(vcomp)["xprop_cmd"])

        Path(vcomp.bench_dir, "fox_xprop.txt").unlink()
        with self.assertLogs("lib.simulators.xcelium", level="WARNING") as messages:
            self.assertIsNone(simulator.generate_compile_options(vcomp)["xprop_cmd"])
        self.assertIn("fox_xprop.txt", messages.output[0])

    def test_xcelium_coverage_uses_explicit_ccf_and_unique_base_runs(self):
        with tempfile.NamedTemporaryFile() as covfile:
            options = parse_args([
                "-t",
                "unit:test",
                "--simulator",
                "XRUN",
                "--coverage",
                "A",
                "--covfile",
                covfile.name,
            ])
            simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
            compile_args = shlex.split(simulator.generate_compile_options(DummyVcompJob())["cov_opts"])

        self.assertIn("-coverage", compile_args)
        self.assertEqual("unit_test_top", compile_args[compile_args.index("-covdut") + 1])
        self.assertIn("-covfile", compile_args)
        self.assertIn(covfile.name, compile_args)

        test_job = SimpleNamespace(
            iteration=2,
            name="same_test",
            vcomper=SimpleNamespace(cov_work_dir="/tmp/cov", name="unit_vcomp"),
        )
        sim_args = shlex.split(simulator.generate_sim_options(test_job, 42))
        self.assertEqual("same_test_sv42_i2", sim_args[sim_args.index("-covbaserun") + 1])
        Path(test_job.coverage_db_path).mkdir(parents=True)
        simulator.cleanup_test_coverage(test_job)
        self.assertFalse(Path(test_job.coverage_db_path).exists())

    def test_backend_generated_coverage_paths_with_spaces_remain_single_arguments(self):
        root = Path(tempfile.mkdtemp(prefix="coverage path contract "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        hierarchy = root / "coverage hierarchy.cfg"
        hierarchy.touch()
        vcs_options = parse_args([
            "--simulator",
            "VCS",
            "--cm",
            "line",
            "--vcs-cm-hier",
            str(hierarchy),
        ])
        vcs_config = DummyRegressionConfig()
        vcs_config.regression_dir = str(root / "vcs regression")
        vcs = VcsSimulator(vcs_options, vcs_config, None)
        with mock.patch.object(vcs, "setup_coverage_merge"):
            vcs_vcomp = DummyVcompJob()
            vcs_arguments = shlex.split(vcs.generate_compile_options(vcs_vcomp)["cov_opts"])
        self.assertEqual(vcs_vcomp.cov_work_dir, vcs_arguments[vcs_arguments.index("-cm_dir") + 1])
        self.assertEqual([vcs_vcomp.cov_work_dir], vcs_vcomp.shared_runtime_lock_paths)
        self.assertEqual(str(hierarchy), vcs_arguments[vcs_arguments.index("-cm_hier") + 1])

        xcelium_options = parse_args(["--simulator", "XRUN", "--coverage", "A"])
        xcelium_config = DummyRegressionConfig()
        xcelium_config.regression_dir = str(root / "xrun regression")
        xcelium = XceliumSimulator(xcelium_options, xcelium_config, None)
        xcelium_vcomp = DummyVcompJob()
        xcelium_vcomp.bazel_runfiles_main = str(root)
        xcelium.generate_compile_options(xcelium_vcomp)
        coverage_root = Path(xcelium_vcomp.cov_work_dir)
        self.assertEqual([xcelium_vcomp.cov_work_dir], xcelium_vcomp.shared_runtime_lock_paths)
        merge_tcl = (coverage_root / "merge_exec.tcl").read_text(encoding="utf-8")
        report_tcl = (coverage_root / "imc_report.tcl").read_text(encoding="utf-8")
        merge_script = (coverage_root / "merge.sh").read_text(encoding="utf-8")
        self.assertIn(_tcl_quote(str(coverage_root / "merged_db")), merge_tcl)
        self.assertIn(_tcl_quote(str(coverage_root / "coverage_code.txt")), report_tcl)
        self.assertEqual(
            str(coverage_root / "merge_exec.tcl"),
            shlex.split(merge_script.splitlines()[1])[shlex.split(merge_script.splitlines()[1]).index("-exec") + 1],
        )

    def test_regression_shared_runtime_locks_use_global_path_order(self):
        root = Path(tempfile.mkdtemp(prefix="runtime lock order "))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)

        def jobs(trace):
            result = {}
            for name, runfiles_name in (("z_tb", "a.runfiles"), ("a_tb", "z.runfiles")):
                job = SimpleNamespace(name=name, cov_work_dir=None)
                job.resolve_bazel_runfiles_main = lambda value=str(root / runfiles_name): value
                job.acquire_shared_runtime_lock = lambda path, value=name: trace.append((os.path.abspath(path), value))
                result[name] = job
            return result

        vcs_trace = []
        vcs_options = parse_args(["--simulator", "VCS", "--cm", "line"])
        vcs_config = DummyRegressionConfig()
        vcs_config.regression_dir = str(root / "vcs")
        VcsSimulator(vcs_options, vcs_config, None).prepare_regression_runtime(jobs(vcs_trace))
        self.assertEqual(sorted(vcs_trace), vcs_trace)

        xrun_trace = []
        xrun_options = parse_args(["--simulator", "XRUN", "--coverage", "A"])
        xrun_config = DummyRegressionConfig()
        xrun_config.regression_dir = str(root / "xrun")
        XceliumSimulator(xrun_options, xrun_config, None).prepare_regression_runtime(jobs(xrun_trace))
        self.assertEqual(sorted(xrun_trace), xrun_trace)
        self.assertEqual(4, len(xrun_trace))

    def test_xcelium_shared_cleanup_keeps_top_level_names_matched_only_by_old_globs(self):
        runfiles = Path(tempfile.mkdtemp(prefix="xrun shared runfiles "))
        self.addCleanup(shutil.rmtree, runfiles, ignore_errors=True)
        for name in ("environment.sv", "xmsim_source.err", "xp_elab.log.backup"):
            (runfiles / name).write_text("legitimate runfile\n", encoding="utf-8")
        (runfiles / "waves.shm").mkdir()
        (runfiles / "waves.shm" / "source.sv").touch()
        (runfiles / "xp_elab.log").touch()
        (runfiles / "verisium_debug_logs").mkdir()

        options = parse_args(["--simulator", "XRUN"])
        simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
        release_locks = mock.Mock()
        simulator.cleanup_shared_runtime_artifacts({
            "//unit:tb":
            SimpleNamespace(
                bazel_runfiles_main=str(runfiles),
                release_shared_runtime_locks=release_locks,
            ),
        })

        for name in ("environment.sv", "xmsim_source.err", "xp_elab.log.backup", "waves.shm"):
            self.assertTrue((runfiles / name).exists(), name)
        self.assertFalse((runfiles / "xp_elab.log").exists())
        self.assertFalse((runfiles / "verisium_debug_logs").exists())
        release_locks.assert_called_once_with()

    def test_xcelium_coverage_report_command_preserves_paths_with_spaces(self):
        options = parse_args(["--simulator", "XRUN", "--coverage", "A"])
        simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
        merged_coverage_dir = tempfile.mkdtemp(prefix="merged coverage ")
        job = SimpleNamespace(
            coverage_report_tcl="/tmp/path with spaces/imc_report.tcl",
            coverage_code_report="/tmp/code.txt",
            coverage_functional_report="/tmp/functional.txt",
            merged_coverage_dir=merged_coverage_dir,
        )
        failed = SimpleNamespace(returncode=1, stderr="failed")

        with mock.patch("lib.simulators.xcelium.run_bounded_process", return_value=failed) as run:
            coverage = simulator.collect_coverage_data({"//pkg:sys_tb": job})

        run.assert_called_once_with(
            ["runmod", "xrun", "--", "imc", "-exec", job.coverage_report_tcl, "-verbose"],
            capture_output=True,
            text=True,
        )
        self.assertEqual({"sys_tb": {
            "total": None,
            "vendor_score": None,
            "cc": {},
            "cf": {},
        }}, coverage)

    def test_xcelium_missing_merged_coverage_returns_empty_metrics(self):
        options = parse_args(["--simulator", "XRUN", "--coverage", "A"])
        simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
        job = SimpleNamespace(coverage_report_tcl="/tmp/imc_report.tcl", merged_coverage_dir="/missing")

        with mock.patch("lib.simulators.xcelium.run_bounded_process") as run:
            coverage = simulator.collect_coverage_data({"//pkg:sys_tb": job})

        run.assert_not_called()
        self.assertEqual({"sys_tb": {
            "total": None,
            "vendor_score": None,
            "cc": {},
            "cf": {},
        }}, coverage)

    def test_xcelium_dashboard_combines_code_and_functional_reports(self):
        options = parse_args(["--simulator", "XRUN", "--coverage", "A"])
        simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
        report_dir = Path(tempfile.mkdtemp())
        code_report = report_dir / "coverage_code.txt"
        functional_report = report_dir / "coverage_functional.txt"
        code_report.write_text(
            "Metric Overall Block Statement Branch Expression FSM Toggle Assertion\n"
            "Cumulative 82.00 1.00 80.00 60.00 70.00 100.00 90.00 95.00\n",
            encoding="utf-8",
        )
        functional_report.write_text(
            "Metric Overall CoverGroup\n"
            "Cumulative 76.00 76.00\n",
            encoding="utf-8",
        )
        job = SimpleNamespace(
            coverage_report_tcl=str(report_dir / "imc_report.tcl"),
            coverage_code_report=str(code_report),
            coverage_functional_report=str(functional_report),
            merged_coverage_dir=str(report_dir),
        )

        with mock.patch("lib.simulators.xcelium.run_bounded_process", return_value=SimpleNamespace(returncode=0)):
            coverage = simulator.collect_coverage_data({"//pkg:sys_tb": job})["sys_tb"]

        self.assertEqual("80.00%", coverage["cc"]["Overall"])
        self.assertEqual("83.67%", coverage["total"])
        self.assertEqual("82.00%", coverage["vendor_score"])
        self.assertEqual("76.00%", coverage["cf"]["Overall"])

    def test_xcelium_coverage_and_mce_details_are_validated(self):
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--covfile", "/missing/coverage.ccf"])
        with self.assertRaises(ValueError):
            self._validated([
                "--simulator",
                "XRUN",
                "--coverage",
                "A",
                "--covfile",
                "/missing/coverage.ccf",
            ])
        with self.assertRaises(ValueError):
            self._validated(["--simulator", "XRUN", "--mce-sim-count", "4"])

    def test_hal_empty_direct_waiver_does_not_match_every_message(self):
        with tempfile.NamedTemporaryFile(mode="w", suffix=".xml") as logfile:
            logfile.write("<messages></messages>")
            logfile.flush()

            self.assertIsNone(HalLintLog(logfile.name, None).waiver_direct_regex)
            self.assertIsNone(HalLintLog(logfile.name, "").waiver_direct_regex)

    def test_vcs_warning_parser_accepts_compile_and_elaboration_diagnostics(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        pattern = VcsSimulator(options, DummyRegressionConfig(), None).get_log_parsing_info()["warning_regex"]

        diagnostics = [
            "Warning-[INC-LDNE] Library directory does not exist",
            "  Warning: timing checks are disabled",
            "/tmp/vcs/generated.cc:17:9: warning: unused variable 'value'",
        ]
        for diagnostic in diagnostics:
            with self.subTest(diagnostic=diagnostic):
                self.assertRegex(diagnostic, pattern)

    def _run_vcs_compile_post_run(self, warning_line, warning_waivers):
        root = Path(tempfile.mkdtemp(prefix="vcs_warning_gate_"))
        self.addCleanup(shutil.rmtree, root, ignore_errors=True)
        log_path = root / "cmp.log"
        waivers_path = root / "compile_warning_waivers"
        log_path.write_text(warning_line + "\n", encoding="utf-8")
        waivers_path.write_text(repr(warning_waivers), encoding="utf-8")

        options = parse_args(["-t", "unit:test", "--simulator", "VCS"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = simmer.VCompJob.__new__(simmer.VCompJob)
        vcomp._jobstatus = JobStatus.NOT_STARTED
        vcomp._children = []
        vcomp.job_lib = SimpleNamespace(returncode=0)
        vcomp.compile_cache_hit = False
        vcomp.simulator = simulator
        vcomp.compile_warning_waivers_path = str(waivers_path)
        vcomp.log_path = str(log_path)
        vcomp.rcfg = SimpleNamespace(options=SimpleNamespace(no_compile=False), simmer_results_run=None)
        vcomp.name = "unit_vcomp"
        vcomp.bazel_vcomp_target = "//unit:unit_vcomp"
        vcomp.job_dir = str(root)
        vcomp.compile_fingerprint = "unit-fingerprint"
        vcomp.job_start_time = datetime.datetime.now()
        vcomp.log = mock.Mock()

        with mock.patch.object(simmer, "log", mock.Mock()), \
             mock.patch.object(simulator, "record_compile_artifacts"), \
             mock.patch.object(simmer.compile_cache, "write_compile_fingerprint") as write_fingerprint:
            vcomp.post_run()
        vcomp.write_compile_fingerprint = write_fingerprint
        return vcomp

    def test_vcs_unwaived_compile_warning_blocks_simulation(self):
        vcomp = self._run_vcs_compile_post_run(
            "  Warning-[INC-LDNE] Library directory does not exist",
            [],
        )
        self.assertEqual(JobStatus.FAILED, vcomp.jobstatus)

        simulation = Job.__new__(Job)
        simulation._jobstatus = JobStatus.NOT_STARTED
        simulation._children = []
        simulation._dependencies = [vcomp]
        vcomp._children = [simulation]
        manager = JobManager.__new__(JobManager)
        manager.log = mock.Mock()
        manager._todo = [simulation]
        manager._skipped = []
        manager._condition = threading.Condition()

        manager._move_children_to_skipped(vcomp)

        self.assertEqual(JobStatus.SKIPPED, simulation.jobstatus)
        self.assertNotIn(simulation, manager._todo)

    def test_vcs_waived_compile_warning_allows_simulation_dependency(self):
        vcomp = self._run_vcs_compile_post_run(
            "Warning-[INC-LDNE] Library directory does not exist",
            [r"Warning-\[INC-LDNE\]"],
        )

        self.assertEqual(JobStatus.PASSED, vcomp.jobstatus)

    def test_vcs_tiny_make_clock_skew_allows_compile_fingerprint(self):
        vcomp = self._run_vcs_compile_post_run(
            "make[1]: Warning: File 'filelist.hsopt.objs' has modification time 0.0061 s in the future\n"
            "make[1]: warning:  Clock skew detected.  Your build may be incomplete.",
            [],
        )

        self.assertEqual(JobStatus.PASSED, vcomp.jobstatus)
        vcomp.write_compile_fingerprint.assert_called_once_with(vcomp.job_dir, vcomp.compile_fingerprint)

    def test_vcs_material_make_clock_skew_still_fails(self):
        vcomp = self._run_vcs_compile_post_run(
            "make[1]: Warning: File 'filelist.hsopt.objs' has modification time 0.1 s in the future\n"
            "make[1]: warning:  Clock skew detected.  Your build may be incomplete.",
            [],
        )

        self.assertEqual(JobStatus.FAILED, vcomp.jobstatus)
        vcomp.write_compile_fingerprint.assert_not_called()

    def test_vcs_unexplained_make_clock_skew_still_fails(self):
        vcomp = self._run_vcs_compile_post_run(
            "make[1]: warning:  Clock skew detected.  Your build may be incomplete.",
            [],
        )

        self.assertEqual(JobStatus.FAILED, vcomp.jobstatus)
        vcomp.write_compile_fingerprint.assert_not_called()

    def test_xcelium_warning_format_remains_compatible_with_tb_waivers(self):
        options = parse_args(["-t", "unit:test", "--simulator", "XRUN"])
        pattern = XceliumSimulator(options, DummyRegressionConfig(), None).get_log_parsing_info()["warning_regex"]
        warning = "xmelab: *W,DEAPF: file xp_elab.log already exists and will be appended"

        self.assertRegex(warning, pattern)
        self.assertRegex(warning, r"\*W,DEAPF")

    def test_vcs_report_runs_generated_coverage_merge_script(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--cm", "line"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = SimpleNamespace(coverage_merge_script="/tmp/unit_vcs_cov_merge.sh")

        with mock.patch("lib.simulators.vcs.run_bounded_process", return_value=SimpleNamespace(returncode=0)) as run:
            self.assertFalse(simulator.run_report_coverage_merge({"//unit:tb": vcomp}))

        run.assert_called_once_with(
            ["bash", "/tmp/unit_vcs_cov_merge.sh"],
            capture_output=True,
            text=True,
        )

    def test_vcs_failed_coverage_merge_is_reported(self):
        options = parse_args(["-t", "unit:test", "--simulator", "VCS", "--cm", "line"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = SimpleNamespace(coverage_merge_script="/tmp/unit_vcs_cov_merge.sh")

        with mock.patch("lib.simulators.vcs.run_bounded_process",
                        return_value=SimpleNamespace(returncode=1, stdout="", stderr="failed")):
            self.assertTrue(simulator.run_report_coverage_merge({"//unit:tb": vcomp}))

    def test_xcelium_failed_coverage_merge_is_reported(self):
        options = parse_args(["--simulator", "XRUN", "--coverage", "A"])
        simulator = XceliumSimulator(options, DummyRegressionConfig(), None)
        vcomp = SimpleNamespace(cov_work_dir=tempfile.mkdtemp())

        with mock.patch("lib.simulators.xcelium.run_bounded_process",
                        return_value=SimpleNamespace(returncode=1, stdout="", stderr="failed")):
            self.assertTrue(simulator.run_report_coverage_merge({"//unit:tb": vcomp}))

    def test_vcs_coverage_uses_one_vdb_path_for_simulation_and_merge(self):
        options = parse_args([
            "-t",
            "unit:test",
            "--simulator",
            "VCS",
            "--cm",
            "line",
            "--vcs-runner",
            "site-vcs --",
        ])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        vcomp = DummyVcompJob()

        with mock.patch.object(simulator, "setup_coverage_merge"):
            compile_options = simulator.generate_compile_options(vcomp)

        self.assertTrue(vcomp.cov_work_dir.endswith(".vdb"))
        self.assertIn("-cm_dir {}".format(vcomp.cov_work_dir), compile_options["cov_opts"])
        self.assertIn("-cm_hier tests/coverage_hier.cfg", compile_options["cov_opts"])

        template = self._read_repo_file("bin/templates/vcs_cov_merge_template.sh.j2")
        self.assertIn("{{ urg_command }}", template)
        self.assertIn("~ verdi_command ~", template)

    def test_vcs_coverage_names_include_iteration_and_failed_db_can_be_removed(self):
        options = parse_args(["--simulator", "VCS", "--cm", "line"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        coverage_root = tempfile.mkdtemp()
        test_job = SimpleNamespace(
            iteration=3,
            name="same_test",
            vcomper=SimpleNamespace(cov_work_dir=coverage_root),
        )

        sim_args = shlex.split(simulator.generate_sim_options(test_job, 42))

        self.assertEqual("same_test_sv42_i3", sim_args[sim_args.index("-cm_name") + 1])
        Path(test_job.coverage_db_path).mkdir(parents=True)
        simulator.cleanup_test_coverage(test_job)
        self.assertFalse(Path(test_job.coverage_db_path).exists())

    def test_vcs_dashboard_reads_urg_text_report(self):
        options = parse_args(["--simulator", "VCS", "--cm", "line"])
        simulator = VcsSimulator(options, DummyRegressionConfig(), None)
        report_dir = Path(tempfile.mkdtemp())
        (report_dir / "dashboard.txt").write_text(
            "SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP\n"
            "87.50 90.00 80.00 70.00 100.00 85.00 95.00 76.00\n",
            encoding="utf-8",
        )

        coverage = simulator.collect_coverage_data(
            {"//pkg:sys_tb": SimpleNamespace(coverage_report_dir=str(report_dir))})

        self.assertEqual("85.00%", coverage["sys_tb"]["cc"]["Overall"])
        self.assertEqual("85.33%", coverage["sys_tb"]["total"])
        self.assertEqual("87.50%", coverage["sys_tb"]["vendor_score"])
        self.assertEqual("76.00%", coverage["sys_tb"]["cf"]["Overall"])

    def test_rerun_preserves_original_options_without_forcing_waves(self):
        template = self._read_repo_file("bin/templates/rerun_template.sh.j2")

        self.assertIn("{{ reproduce_args }}", template)
        self.assertIn("{{ rerun_target }}", template)
        self.assertIn("SIMMER_KEEP_TERMINAL", template)
        self.assertNotIn('exec "$SIMMER_BIN"', template)
        self.assertIn("${SIMMER_BIN:-simmer}", template)
        self.assertIn("{{ project_dir }}", template)
        self.assertIn('cd "$PROJECT_DIR"', template)
        self.assertNotIn("job.vcomper.name", template)
        self.assertNotIn("--waves --simulator", template)

    def test_rerun_argument_filtering_is_positional(self):
        options = parse_args([
            "--timeout",
            "42",
            "-t",
            "unit:test",
            "--seed",
            "42",
            "--simulator",
            "VCS",
        ])

        self.assertEqual(["--timeout", "42", "--simulator", "VCS"], options.reproduce_args)

    def test_generated_helper_scripts_are_workspace_and_launcher_portable(self):
        sim_template = self._read_repo_file("bin/templates/sim_template.sh.j2")
        waves_template = self._read_repo_file("bin/templates/run_waves_template.sh.j2")

        self.assertIn("{{ check_test_path|shell_quote }}", sim_template)
        self.assertIn("{{ check_test_python|shell_quote }}", sim_template)
        self.assertIn('"$log_check_python" "$log_check_script"', sim_template)
        self.assertNotIn("bazel-bin/external/rules_verilog", sim_template)
        self.assertIn("SIMMER_WAVE_LAUNCHER", waves_template)
        self.assertIn("Parse shell-style quoting without evaluating", waves_template)
        self.assertIn("shlex.split", waves_template)
        self.assertIn('WAVE_VIEW_ARGV+=("$wave_view_arg")', waves_template)
        self.assertIn("{{ job_dir|shell_quote }}", waves_template)
        self.assertNotIn("eval ", waves_template)
        self.assertNotIn("/global/tools/lsf", waves_template)

    @unittest.skipIf(os.name == "nt", "requires a POSIX executable-path contract")
    def test_wave_launcher_prefix_and_viewer_command_are_executed_as_literal_argv(self):
        with tempfile.TemporaryDirectory() as root_dir:
            root = Path(root_dir)
            job_dir = root / "job dir;$(not-executed)"
            runfiles_dir = job_dir / "bazel runfiles;literal"
            runfiles_dir.mkdir(parents=True)
            wave_path = job_dir / "waves ;$(not-executed).fsdb"
            prefix_capture = root / "prefix-argv.txt"
            viewer_capture = root / "viewer-argv.txt"
            injection_sentinel = root / "injection-ran"

            launcher = root / "launcher.sh"
            launcher.write_text(
                "#!/usr/bin/env bash\n"
                ": > \"${WAVE_PREFIX_CAPTURE:?}\"\n"
                "while [[ $# -gt 0 && \"$1\" != --launcher-end ]]; do\n"
                "  printf '%s\\n' \"$1\" >> \"${WAVE_PREFIX_CAPTURE}\"\n"
                "  shift\n"
                "done\n"
                "[[ $# -gt 0 ]]\n"
                "shift\n"
                "exec \"$@\"\n",
                encoding="utf-8",
                newline="\n",
            )
            viewer = root / "viewer.sh"
            viewer.write_text(
                "#!/usr/bin/env bash\n"
                "printf '%s\\n' \"$@\" > \"${WAVE_VIEW_CAPTURE:?}\"\n",
                encoding="utf-8",
                newline="\n",
            )
            injector = root / "injector.sh"
            injector.write_text(
                "#!/usr/bin/env bash\n"
                "touch \"${WAVE_INJECTION_SENTINEL:?}\"\n",
                encoding="utf-8",
                newline="\n",
            )
            for executable in (launcher, viewer, injector):
                executable.chmod(0o755)

            viewer_argv = [str(viewer), "--wave", str(wave_path), ";", "$(still-literal)"]
            jinja_environment = jinja2.Environment(undefined=jinja2.StrictUndefined)
            jinja_environment.filters["shell_quote"] = shlex.quote
            template = jinja_environment.from_string(self._read_repo_file("bin/templates/run_waves_template.sh.j2"))
            rendered = template.render(
                job_dir=str(job_dir),
                wave_file_path=str(wave_path),
                bazel_runfiles_dir=str(runfiles_dir),
                wave_view_command=shlex.quote("\n".join(viewer_argv)),
            )
            script = root / "run_waves.sh"
            script.write_text(rendered, encoding="utf-8", newline="\n")

            env = os.environ.copy()
            env.update({
                "SIMMER_WAVE_LAUNCHER":
                "bash {} -R 'select[osver == ws7]' ; $({}) --launcher-end".format(launcher, injector),
                "WAVE_PREFIX_CAPTURE":
                str(prefix_capture),
                "WAVE_VIEW_CAPTURE":
                str(viewer_capture),
                "WAVE_INJECTION_SENTINEL":
                str(injection_sentinel),
            })
            subprocess.run(["bash", str(script)], check=True, env=env, capture_output=True, text=True)

            self.assertEqual(
                ["-R", "select[osver == ws7]", ";", "$({})".format(injector)],
                prefix_capture.read_text(encoding="utf-8").splitlines(),
            )
            self.assertEqual(viewer_argv[1:], viewer_capture.read_text(encoding="utf-8").splitlines())
            self.assertFalse(injection_sentinel.exists())

    def test_simmer_log_and_profile_performance_contracts(self):
        source = self._read_repo_file("bin/simmer.py")

        self.assertIn("for line_number, warning_line in enumerate(logp, start=1)", source)
        self.assertNotIn("text = logp.read()", source)
        self.assertNotIn('subprocess.run(["chmod", "-R"', source)
        self.assertIn("completed without simulation log", source)
        self.assertIn("ENV_CAPTURE_KEYS", source)
        self.assertNotIn("sorted(os.environ.items())", source)
        self.assertIn("j.jobstatus == JobStatus.FAILED", source)
        self.assertIn("coverage_merge_failed = rcfg._profile_step", source)
        self.assertIn("workflow_finalize_failed or coverage_merge_failed", source)
        self.assertLess(source.index('"coverage_merge"'), source.index("print_simmer_profile(rcfg, jm)"))
        self.assertLess(source.index("cleanup_shared_runtime_artifacts"), source.index("simmer_results.save_run"))

    def test_vcs_backends_remain_separate_and_support_unit_tests(self):
        dv_bzl = self._read_repo_file("verilog/private/dv.bzl")
        pldm_backend = self._read_repo_file("verilog/private/simulators/pldm.bzl")
        vcs_backend = self._read_repo_file("verilog/private/simulators/vcs.bzl")
        xcelium_backend = self._read_repo_file("verilog/private/simulators/xcelium.bzl")
        vcs_python = self._read_repo_file("lib/simulators/vcs.py")
        xcelium_python = self._read_repo_file("lib/simulators/xcelium.py")
        rtl_bzl = self._read_repo_file("verilog/private/rtl.bzl")

        self.assertIn("vcs_dv_backend", dv_bzl)
        self.assertIn("xcelium_dv_backend", dv_bzl)
        self.assertNotIn('filelist_flag = "-file"', dv_bzl)
        self.assertIn('"\\n-file"', vcs_backend)
        self.assertIn('"transitive_vcs_flists"', vcs_backend)
        self.assertIn('fallback_field = "transitive_flists"', vcs_backend)
        self.assertIn('ctx.label.name + "_vcs.f"', vcs_backend)
        self.assertNotIn('ctx.label.name + "_vcs.f"', dv_bzl)
        self.assertNotIn('"-makelib"', dv_bzl)
        self.assertIn('["-makelib", ctx.attr.makelib]', xcelium_backend)
        self.assertIn('"vcs_cm_hier"', vcs_backend)
        self.assertNotIn('"msie_primary_compile_args"', vcs_backend)
        self.assertIn('"msie_primary_compile_args"', xcelium_backend)
        self.assertIn("tb_options.update(backend.tb_options", dv_bzl)
        self.assertIn("xcelium_dv_unit_test_impl", dv_bzl)
        self.assertIn("vcs_dv_unit_test_impl", dv_bzl)
        self.assertIn("def _verilog_dv_unit_test_impl", dv_bzl)
        self.assertIn("def vcs_dv_unit_test_impl", vcs_backend)
        self.assertNotIn("does not support simulator = 'VCS'", xcelium_backend)
        self.assertNotIn("unit_test_config", xcelium_backend)
        self.assertNotIn("_ut_sim_template_vcs_default", dv_bzl)
        self.assertNotIn("simulators/xcelium.bzl", vcs_backend)
        self.assertNotIn("simulators/vcs.bzl", xcelium_backend)
        self.assertNotIn("xcelium_options", vcs_python)
        self.assertNotIn("vcs_options", xcelium_python)
        self.assertIn("compile_args_pldm_ice", pldm_backend)
        self.assertIn("expand_msie_compile_args", xcelium_backend)
        self.assertIn('flist_field = "transitive_vcs_flists" if simulator == "VCS"', rtl_bzl)
        self.assertIn('filelist_flag = "-file" if simulator == "VCS" else "-f"', rtl_bzl)
        self.assertIn("_ut_sim_template_svunit_vcs", rtl_bzl)
        self.assertIn("_command_override_svunit_vcs", rtl_bzl)
        self.assertNotIn("uses the Xcelium-only SVUnit template", rtl_bzl)
        self.assertIn('defines.extend(["+define+{}{}', rtl_bzl)
        self.assertNotIn('defines.extend(["+{}{}', rtl_bzl)
        self.assertIn("[_gatesim_target(inherit, corner) for inherit in inherits]", dv_bzl)
        self.assertIn("Compatibility marker for downstream synthesis", rtl_bzl)
        self.assertNotIn("sets no_synth=True", rtl_bzl)
        self.assertNotIn('"_runtime_args_template"', dv_bzl)


if __name__ == "__main__":
    unittest.main()
