0.7
2020.2
Nov  8 2024
22:36:57
D:/BTL_TKVM/RISC_CPU/RISC_CPU.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sim_1/imports/new/RISC_CPU_tb.v,1735647601,verilog,,,,RISC_CPU_tb,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/ALU.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Accumulator_Register.v,,ALU,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Accumulator_Register.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Controller.v,,Accumulator_Register,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Controller.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Instruction_Register.v,,Controller,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Instruction_Register.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Program_Counter.v,,Instruction_Register,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/Program_Counter.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/RISC_CPU.v,,Program_Counter,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/RISC_CPU.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/addr_mux.v,,RISC_CPU,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/addr_mux.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/dataMemory.v,,addr_mux,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/dataMemory.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/instructionMemory.v,,dataMemory,,,,,,,,
D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sources_1/imports/new/instructionMemory.v,1735647601,verilog,,D:/BTL_TKVM/RISC_CPU/RISC_CPU.srcs/sim_1/imports/new/RISC_CPU_tb.v,,instructionMemory,,,,,,,,
