library ieee;
use ieee.std_logic_1164.all;

entity ALU is
	port (a,b : in std_logic_vector(15 downto 0); 
			ALU_Sel: in std_logic_vector(1 downto 0); --0 for Add, 1 for Negate, 2 for AND
			c : out std_logic_vector(15 downto 0));
end entity;

architecture str of ALU is
	begin
	
end architecture;