# Generated by Yosys 0.26+1 (git sha1 b1a011138, gcc 10.2.1-6 -fPIC -Os)

.model top
.inputs i_glob_clock i_rst_b i_iq_rx_09_p i_iq_rx_24_n i_iq_rx_clk_p i_config[0] i_config[1] i_config[2] i_config[3] i_button io_pmod[0] io_pmod[1] io_pmod[2] io_pmod[3] io_pmod[4] io_pmod[5] io_pmod[6] io_pmod[7] i_smi_a2 i_smi_a3 i_smi_soe_se i_smi_swe_srw io_smi_data[0] io_smi_data[1] io_smi_data[2] io_smi_data[3] io_smi_data[4] io_smi_data[5] io_smi_data[6] io_smi_data[7] i_mosi i_sck i_ss
.outputs o_rx_h_tx_l o_rx_h_tx_l_b o_tr_vc1 o_tr_vc1_b o_tr_vc2 o_shdn_rx_lna o_shdn_tx_lna o_iq_tx_p o_iq_tx_n o_iq_tx_clk_p o_iq_tx_clk_n o_mixer_fm o_mixer_en io_pmod[0] io_pmod[1] io_pmod[2] io_pmod[3] io_pmod[4] io_pmod[5] io_pmod[6] io_pmod[7] o_led0 o_led1 io_smi_data[0] io_smi_data[1] io_smi_data[2] io_smi_data[3] io_smi_data[4] io_smi_data[5] io_smi_data[6] io_smi_data[7] o_smi_write_req o_smi_read_req o_miso
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=i_button I2=i_button_SB_LUT4_I1_I2[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2] O=i_button_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_ioc[0] I2=spi_if_ins.o_ioc[1] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] O=i_button_SB_LUT4_I1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=i_rst_b O=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=io_pmod[1] I3=i_rst_b O=rx_fifo.rd_addr_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=io_pmod[0] I3=i_rst_b O=rx_fifo.wr_addr_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=i_ss O=o_miso_$_TBUF__Y_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[1] E=io_ctrl_ins.rf_mode_SB_DFFER_Q_E Q=io_ctrl_ins.debug_mode[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[0] E=io_ctrl_ins.rf_mode_SB_DFFER_Q_E Q=io_ctrl_ins.debug_mode[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=io_ctrl_ins.debug_mode[0] I1=io_ctrl_ins.rf_mode[2] I2=io_ctrl_ins.rf_mode[1] I3=i_rst_b O=io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=io_ctrl_ins.debug_mode[0] I3=io_ctrl_ins.debug_mode[1] O=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=io_ctrl_ins.debug_mode[1] I3=io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1] O=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=io_ctrl_ins.rf_mode[0] I3=io_ctrl_ins.rf_mode[2] O=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESR C=r_counter D=spi_if_ins.o_cs_SB_DFFESR_Q_D[9] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=io_ctrl_ins.i_cs R=sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[0] E=io_ctrl_ins.led1_state_SB_DFFER_Q_E Q=io_ctrl_ins.led0_state R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=io_ctrl_ins.led0_state I1=i_button_SB_LUT4_I1_I2[0] I2=io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2] I3=io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3] O=io_ctrl_ins.o_data_out_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111111111111
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[1] E=io_ctrl_ins.led1_state_SB_DFFER_Q_E Q=io_ctrl_ins.led1_state R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=i_button_SB_LUT4_I1_I2[0] I2=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] I3=io_ctrl_ins.i_cs O=io_ctrl_ins.led1_state_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=io_ctrl_ins.led1_state I1=i_button_SB_LUT4_I1_I2[0] I2=io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2] I3=io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I1=io_ctrl_ins.pmod_dir_state[1] I2=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] I3=io_ctrl_ins.debug_mode[1] O=io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_DFFE C=r_counter D=io_ctrl_ins.lna_rx_shutdown_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.lna_rx_shutdown_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.rf_pin_state[1] I2=io_ctrl_ins.rf_mode[1] I3=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] O=io_ctrl_ins.lna_rx_shutdown_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[1] I1=io_ctrl_ins.lna_rx_shutdown_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_DFFE C=r_counter D=io_ctrl_ins.lna_tx_shutdown_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.lna_tx_shutdown_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=io_ctrl_ins.rf_mode[1] I1=io_ctrl_ins.rf_mode[2] I2=io_ctrl_ins.rf_pin_state[2] I3=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] O=io_ctrl_ins.lna_tx_shutdown_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[2] I1=io_ctrl_ins.lna_tx_shutdown_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.rf_mode[0] I2=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] I3=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2] O=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I2=spi_if_ins.o_ioc[1] I3=spi_if_ins.o_ioc[0] O=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_DFFE C=r_counter D=io_ctrl_ins.mixer_en_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.mixer_en_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=io_ctrl_ins.rf_pin_state[0] I1=io_ctrl_ins.rf_mode[1] I2=io_ctrl_ins.rf_mode[2] I3=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] O=io_ctrl_ins.mixer_en_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011110010101010
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[0] I1=io_ctrl_ins.mixer_en_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I1=io_ctrl_ins.pmod_dir_state[0] I2=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] I3=io_ctrl_ins.debug_mode[0] O=io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E Q=io_ctrl_ins.o_data_out[2] R=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_1_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] Q=io_ctrl_ins.o_data_out[1] R=io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] Q=io_ctrl_ins.o_data_out[3] R=io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=i_config[0] I1=i_button_SB_LUT4_I1_I2[0] I2=io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2] I3=io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111111111111
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] Q=io_ctrl_ins.o_data_out[4] R=io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=io_ctrl_ins.pmod_dir_state[4] I1=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2] I3=io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111111111111
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E Q=io_ctrl_ins.o_data_out[5] R=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=i_button_SB_LUT4_I1_I2[0] I2=i_config[2] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E Q=io_ctrl_ins.o_data_out[6] R=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=i_button_SB_LUT4_I1_I2[0] I2=i_config[3] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_DFFESR C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E Q=io_ctrl_ins.o_data_out[7] R=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=io_ctrl_ins.pmod_dir_state[7] I3=i_button_SB_LUT4_I1_O[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] I1=spi_if_ins.o_ioc[1] I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_ioc[1] I2=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I2=io_ctrl_ins.pmod_dir_state[2] I3=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0] I2=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_ioc[1] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I2=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] I3=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=i_rst_b I2=io_ctrl_ins.i_cs I3=spi_if_ins.o_fetch_cmd O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_ioc[0] I2=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_ioc[2] I2=spi_if_ins.o_ioc[4] I3=spi_if_ins.o_ioc[3] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFESS C=r_counter D=io_ctrl_ins.o_data_out_SB_DFFESS_Q_D E=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3] Q=io_ctrl_ins.o_data_out[0] S=io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0] I3=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] O=io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[7] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[6] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[5] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[4] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[3] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[2] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[1] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[0] E=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_dir_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[7] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[6] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[5] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[4] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[3] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[2] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[1] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[0] E=io_ctrl_ins.pmod_state_SB_DFFE_Q_E Q=io_ctrl_ins.pmod_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_ioc[0] I2=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] I3=spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0] O=io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[4] E=io_ctrl_ins.rf_mode_SB_DFFER_Q_E Q=io_ctrl_ins.rf_mode[2] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[3] E=io_ctrl_ins.rf_mode_SB_DFFER_Q_E Q=io_ctrl_ins.rf_mode[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[2] E=io_ctrl_ins.rf_mode_SB_DFFER_Q_E Q=io_ctrl_ins.rf_mode[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[7] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[6] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[5] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[4] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[3] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[2] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[1] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[0] E=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E Q=io_ctrl_ins.rf_pin_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:108.5-203.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=io_ctrl_ins.rx_h_b_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.rx_h_b_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] I2=io_ctrl_ins.rf_pin_state[6] I3=io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=io_ctrl_ins.rx_h_b_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[6] I1=io_ctrl_ins.rx_h_b_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.pmod_dir_state[6] I2=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_DFFE C=r_counter D=io_ctrl_ins.rx_h_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.rx_h_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.rf_pin_state[7] I2=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] I3=io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=io_ctrl_ins.rx_h_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] I1=io_ctrl_ins.rf_mode[1] I2=io_ctrl_ins.rf_mode[0] I3=io_ctrl_ins.rf_mode[2] O=io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101010100010
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[7] I1=io_ctrl_ins.rx_h_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=spi_if_ins.o_ioc[1] I1=spi_if_ins.o_ioc[4] I2=spi_if_ins.o_ioc[3] I3=spi_if_ins.o_ioc[2] O=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFFE C=r_counter D=io_ctrl_ins.tr_vc_1_b_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.tr_vc_1_b_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0] I1=io_ctrl_ins.rf_mode[1] I2=io_ctrl_ins.rf_pin_state[4] I3=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] O=io_ctrl_ins.tr_vc_1_b_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[4] I1=io_ctrl_ins.tr_vc_1_b_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=i_button_SB_LUT4_I1_I2[0] I1=i_config[1] I2=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] I3=io_ctrl_ins.rf_mode[2] O=io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000001110111
.gate SB_DFFE C=r_counter D=io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.tr_vc_1_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0] I1=io_ctrl_ins.rf_mode[1] I2=io_ctrl_ins.rf_pin_state[5] I3=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] O=io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[5] I1=io_ctrl_ins.tr_vc_1_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.pmod_dir_state[5] I2=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I3=io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2] O=io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100000000
.gate SB_DFFE C=r_counter D=io_ctrl_ins.tr_vc_2_state_SB_DFFE_Q_D E=io_ctrl_ins.rx_h_state_SB_DFFE_Q_E Q=io_ctrl_ins.tr_vc_2_state
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:154.10-182.3|io_ctrl.v:206.5-304.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=io_ctrl_ins.rf_pin_state[3] I1=io_ctrl_ins.rf_mode[1] I2=io_ctrl_ins.rf_mode[2] I3=io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] O=io_ctrl_ins.tr_vc_2_state_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011110010101010
.gate SB_LUT4 I0=io_ctrl_ins.pmod_state[3] I1=io_ctrl_ins.tr_vc_2_state I2=spi_if_ins.o_ioc[0] I3=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] O=io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] I1=io_ctrl_ins.pmod_dir_state[3] I2=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] I3=io_ctrl_ins.rf_mode[1] O=io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_DFFE C=r_counter D=spi_if_ins.o_data_in[0] E=io_pmod_SB_DFFE_Q_E Q=io_pmod[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:45.5-81.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=i_button_SB_LUT4_I1_I2[0] I1=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] I2=i_rst_b I3=smi_ctrl_ins.i_cs O=io_pmod_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=lvds_rx_09_inst.i_ddr_clk D=io_pmod_SB_DFFSR_Q_D Q=io_pmod[3] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:56.2-62.72|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0] I1=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3] O=io_pmod_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=rx_fifo.rd_addr_gray_wr_r[2] I1=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1] I2=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2] I3=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=rx_fifo.rd_addr_gray_wr_r[3] I1=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100100000000
.gate SB_LUT4 I0=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] I1=rx_fifo.rd_addr_gray_wr_r[1] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1] I3=rx_fifo.wr_addr[1] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100101000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[0] I3=rx_fifo.rd_addr_gray_wr_r[0] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=rx_fifo.rd_addr_gray_wr_r[5] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[4] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[5] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=$false I1=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[8] I2=rx_fifo.rd_addr_gray_wr_r[8] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110000
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr_gray_wr_r[6] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[5] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr_gray_wr_r[7] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] I1=rx_fifo.rd_addr_gray_wr_r[2] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr_gray_wr_r[4] I2=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[4] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[8] I1=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1] I2=rx_fifo.rd_addr_gray_wr_r[9] I3=io_pmod[0] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_wr_r[8] I3=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[8] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[7] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[6] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[5] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[4] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[3] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[2] I3=rx_fifo.wr_addr[1] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSS C=r_counter D=io_pmod_SB_DFFSS_Q_D Q=io_pmod[4] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:81.2-87.67|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0] I1=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1] I2=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2] I3=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3] O=io_pmod_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=rx_fifo.rd_addr[5] I3=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_rd_r[6] I3=rx_fifo.rd_addr[7] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_rd_r[4] I3=rx_fifo.rd_addr[4] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I1=rx_fifo.wr_addr_gray_rd_r[5] I2=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] I3=rx_fifo.rd_addr[6] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000000001001
.gate SB_LUT4 I0=$false I1=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I3=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=rx_fifo.wr_addr_gray_rd_r[8] I1=rx_fifo.wr_addr_gray_rd_r[9] I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100001010000001
.gate SB_LUT4 I0=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] I1=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4] I2=rx_fifo.wr_addr_gray_rd_r[4] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001100010000001
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_rd_r[3] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=rx_fifo.wr_addr_gray_rd_r[1] I1=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1] I2=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2] I3=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rx_fifo.wr_addr_gray_rd_r[1] I1=rx_fifo.rd_addr[1] I2=rx_fifo.rd_addr[2] I3=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100100000000
.gate SB_LUT4 I0=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I1=rx_fifo.wr_addr_gray_rd_r[8] I2=rx_fifo.rd_addr_gray[9] I3=rx_fifo.wr_addr_gray_rd_r[9] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000000001001
.gate SB_LUT4 I0=$false I1=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=rx_fifo.rd_addr[8] I3=io_pmod[4] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_rd_r[7] I3=rx_fifo.rd_addr[7] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=rx_fifo.wr_addr_gray_rd_r[2] I2=rx_fifo.rd_addr[2] I3=rx_fifo.rd_addr[3] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr[0] I2=rx_fifo.wr_addr_gray_rd_r[0] I3=rx_fifo.rd_addr[1] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=rx_fifo.wr_addr_gray_rd_r[3] I2=rx_fifo.rd_addr[3] I3=rx_fifo.rd_addr[4] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=sys_ctrl_ins.debug_smi_test I3=io_pmod[4] O=io_pmod[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=io_pmod[4] I2=smi_ctrl_ins.r_fifo_pull_1 I3=smi_ctrl_ins.r_fifo_pull O=io_pmod[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=lvds_rx_24_inst.o_fifo_push I2=lvds_rx_09_inst.o_fifo_push I3=io_pmod[6] O=io_pmod[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[7] E=i_smi_a2 Y=io_smi_data[7]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[6] E=i_smi_a2 Y=io_smi_data[6]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[5] E=i_smi_a2 Y=io_smi_data[5]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[4] E=i_smi_a2 Y=io_smi_data[4]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[3] E=i_smi_a2 Y=io_smi_data[3]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[2] E=i_smi_a2 Y=io_smi_data[2]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[1] E=i_smi_a2 Y=io_smi_data[1]
.attr src "top.v:351.23-351.56"
.gate $_TBUF_ A=smi_ctrl_ins.o_smi_data_out[0] E=i_smi_a2 Y=io_smi_data[0]
.attr src "top.v:351.23-351.56"
.gate SB_IO CLOCK_ENABLE=$true D_IN_0=w_lvds_rx_09_d1 D_IN_1=w_lvds_rx_09_d0 INPUT_CLK=lvds_rx_09_inst.i_ddr_clk PACKAGE_PIN=i_iq_rx_09_p
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:239.2-242.34"
.param IO_STANDARD "SB_LVDS_INPUT"
.param NEG_TRIGGER 0
.param PIN_TYPE 000000
.gate SB_IO CLOCK_ENABLE=$true D_IN_0=w_lvds_rx_24_d1 D_IN_1=w_lvds_rx_24_d0 INPUT_CLK=lvds_rx_09_inst.i_ddr_clk PACKAGE_PIN=i_iq_rx_24_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:227.2-231.33"
.param IO_STANDARD "SB_LVDS_INPUT"
.param NEG_TRIGGER 0
.param PIN_TYPE 000000
.gate SB_IO CLOCK_ENABLE=$true D_IN_0=lvds_rx_09_inst.i_ddr_clk PACKAGE_PIN=i_iq_rx_clk_p
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:216.2-217.28"
.param IO_STANDARD "SB_LVDS_INPUT"
.param PIN_TYPE 000001
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[1] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[2] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[2] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[3] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[11] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[12] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[12] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[13] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[13] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[14] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[14] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[15] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[15] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[16] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[16] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[17] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[17] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[18] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[18] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[19] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[19] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[20] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[20] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[21] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[3] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[4] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[21] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[22] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[22] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[23] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[23] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[24] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[24] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[25] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[25] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[26] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[26] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[27] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[27] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[28] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[28] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[29] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[29] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[30] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[30] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[31] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[4] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[5] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[5] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[6] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[6] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[7] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[7] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[8] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[8] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[9] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[9] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[10] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[10] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[11] R=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lvds_rx_09_inst.r_state_if[0] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=lvds_rx_09_inst.i_ddr_clk D=w_lvds_rx_09_d1 E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_data_SB_DFFE_Q_1_D[0] E=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_09_inst.o_fifo_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_D E=lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E Q=lvds_rx_09_inst.o_fifo_push R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=io_pmod[3] I2=lvds_rx_09_inst.r_state_if[1] I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] O=lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.r_state_if[1] O=lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] O=lvds_rx_09_inst.r_phase_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3 O=lvds_rx_09_inst.r_phase_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_D E=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E Q=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3 R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lvds_rx_09_inst.r_state_if[1] I1=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I2=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1] I3=lvds_rx_09_inst.r_state_if[0] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_D E=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E Q=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_D E=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E Q=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] I1=lvds_rx_09_inst.r_state_if[0] I2=lvds_rx_09_inst.r_state_if[1] I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] I1=$false I2=$true I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:72.42-72.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=lvds_rx_09_inst.r_phase_count[1] I2=$true I3=lvds_rx_09_inst.r_phase_count[0] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:72.42-72.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lvds_rx_09_inst.r_phase_count[0] CO=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2] I0=lvds_rx_09_inst.r_phase_count[1] I1=$true
.attr src "top.v:261.10-275.3|lvds_rx.v:72.42-72.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lvds_rx_09_inst.r_state_if[1] I1=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I2=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2] I3=lvds_rx_09_inst.r_state_if[0] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3 I1=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_D[1] E=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E Q=lvds_rx_09_inst.r_state_if[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_D[0] E=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E Q=lvds_rx_09_inst.r_state_if[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:261.10-275.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=lvds_rx_09_inst.r_state_if[1] I2=lvds_rx_09_inst.r_state_if[0] I3=w_lvds_rx_09_d1_SB_LUT4_I2_O[1] O=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=lvds_rx_09_inst.r_state_if[1] I2=w_lvds_rx_09_d1_SB_LUT4_I2_O[1] I3=lvds_rx_09_inst.r_state_if[0] O=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.r_state_if[0] I1=lvds_rx_09_inst.r_state_if[1] I2=w_lvds_rx_09_d0_SB_LUT4_I2_O[1] I3=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] O=lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[29] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[28] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[19] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[18] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[17] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[16] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[15] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[14] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[13] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[12] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[11] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[10] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[27] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[9] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[8] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[7] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[6] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[5] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[4] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[3] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[2] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[1] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[0] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[26] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[25] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[24] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[23] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[22] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[21] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_09_inst.r_state_if[0] I3=lvds_rx_09_inst.o_fifo_data[20] O=lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=w_lvds_rx_24_d1 O=lvds_rx_24_inst.i_ddr_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[1] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[2] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[2] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[3] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[11] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[12] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[12] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[13] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[13] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[14] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[14] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[15] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[15] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[16] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[16] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[17] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[17] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[18] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[18] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[19] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[19] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[20] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[20] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[21] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[3] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[4] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[21] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[22] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[22] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[23] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[23] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[24] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[24] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[25] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[25] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[26] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[26] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[27] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[27] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[28] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[28] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[29] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[29] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[30] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[30] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[31] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[4] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[5] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[5] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[6] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[6] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[7] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[7] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[8] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[8] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[9] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[9] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[10] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[10] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[11] R=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lvds_rx_24_inst.r_state_if[0] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.i_ddr_data[1] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_data_SB_DFFE_Q_1_D[0] E=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O Q=lvds_rx_24_inst.o_fifo_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_D E=lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E Q=lvds_rx_24_inst.o_fifo_push R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=io_pmod[3] I2=lvds_rx_24_inst.r_state_if[1] I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] O=lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.r_state_if[1] O=lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] O=lvds_rx_24_inst.r_phase_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3 O=lvds_rx_24_inst.r_phase_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_D E=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E Q=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3 R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lvds_rx_24_inst.r_state_if[1] I1=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I2=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1] I3=lvds_rx_24_inst.r_state_if[0] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_D E=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E Q=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_D E=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E Q=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] I1=lvds_rx_24_inst.r_state_if[0] I2=lvds_rx_24_inst.r_state_if[1] I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] I1=$false I2=$true I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:72.42-72.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=lvds_rx_24_inst.r_phase_count[1] I2=$true I3=lvds_rx_24_inst.r_phase_count[0] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:72.42-72.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lvds_rx_24_inst.r_phase_count[0] CO=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2] I0=lvds_rx_24_inst.r_phase_count[1] I1=$true
.attr src "top.v:277.10-291.3|lvds_rx.v:72.42-72.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=lvds_rx_24_inst.r_state_if[1] I1=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I2=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2] I3=lvds_rx_24_inst.r_state_if[0] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3 I1=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1] I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1] E=lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E Q=lvds_rx_24_inst.r_state_if[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=lvds_rx_09_inst.i_ddr_clk D=w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[0] E=lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E Q=lvds_rx_24_inst.r_state_if[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:277.10-291.3|lvds_rx.v:43.5-93.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=lvds_rx_24_inst.r_state_if[0] I1=lvds_rx_24_inst.r_state_if[1] I2=w_lvds_rx_24_d1_SB_LUT4_I2_O[1] I3=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] O=lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[29] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[28] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[19] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[18] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[17] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[16] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[15] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[14] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[13] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[12] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[11] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[10] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[27] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[9] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[8] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[7] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[6] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[5] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[4] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[3] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[2] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[1] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[0] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[26] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[25] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[24] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[23] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[22] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[21] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=lvds_rx_24_inst.r_state_if[0] I3=lvds_rx_24_inst.o_fifo_data[20] O=lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate $_TBUF_ A=spi_if_ins.spi.o_spi_miso E=o_miso_$_TBUF__Y_E Y=o_miso
.attr src "top.v:129.18-129.38"
.gate SB_DFFSR C=i_glob_clock D=r_counter_SB_DFFSR_Q_D Q=r_counter R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=r_counter O=r_counter_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=i_glob_clock D=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[1] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[1] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_glob_clock D=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[2] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[2] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_glob_clock D=r_tx_data_SB_DFFESR_Q_5_D[27] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[3] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_glob_clock D=r_tx_data_SB_DFFESR_Q_5_D[28] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[4] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_glob_clock D=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[5] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[5] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=i_glob_clock D=r_tx_data_SB_DFFESR_Q_5_D[30] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[6] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I3=io_ctrl_ins.o_data_out[6] O=r_tx_data_SB_DFFESR_Q_5_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I3=io_ctrl_ins.o_data_out[4] O=r_tx_data_SB_DFFESR_Q_5_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I3=io_ctrl_ins.o_data_out[3] O=r_tx_data_SB_DFFESR_Q_5_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=i_glob_clock D=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[7] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[7] R=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFE C=i_glob_clock D=r_tx_data_SB_DFFE_Q_D[0] E=r_tx_data_SB_DFFE_Q_E Q=r_tx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:189.2-204.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_cs_SB_LUT4_I3_O[0] I3=i_rst_b O=r_tx_data_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_i.0.0_RDATA_4[0] RDATA[1]=rx_fifo.mem_i.0.0_RDATA_3[0] RDATA[2]=rx_fifo.mem_i.0.0_RDATA_4[2] RDATA[3]=rx_fifo.mem_i.0.0_RDATA_4[3] RDATA[4]=rx_fifo.mem_i.0.0_RDATA_4[4] RDATA[5]=rx_fifo.mem_i.0.0_RDATA_2[0] RDATA[6]=rx_fifo.mem_i.0.0_RDATA_4[6] RDATA[7]=rx_fifo.mem_i.0.0_RDATA_4[7] RDATA[8]=rx_fifo.mem_i.0.0_RDATA_4[8] RDATA[9]=rx_fifo.mem_i.0.0_RDATA_1[1] RDATA[10]=rx_fifo.mem_i.0.0_RDATA_4[10] RDATA[11]=rx_fifo.mem_i.0.0_RDATA_4[11] RDATA[12]=rx_fifo.mem_i.0.0_RDATA_4[12] RDATA[13]=rx_fifo.mem_i.0.0_RDATA[0] RDATA[14]=rx_fifo.mem_i.0.0_RDATA_4[14] RDATA[15]=rx_fifo.mem_i.0.0_RDATA_4[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_i.0.0_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_i.0.0_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_i.0.0_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_i.0.0_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_i.0.0_RDATA_1[0] I2=rx_fifo.mem_i.0.0_RDATA_1[1] I3=smi_ctrl_ins.int_cnt[4] O=rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rx_fifo.mem_i.0.0_RDATA_2[0] I1=rx_fifo.mem_i.0.0_RDATA_2[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=rx_fifo.mem_i.0.0_RDATA[0] I1=rx_fifo.mem_i.0.0_RDATA[1] I2=smi_ctrl_ins.int_cnt[3] I3=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] O=rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0] I2=rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1] I3=smi_ctrl_ins.int_cnt[4] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[17] I1=lvds_rx_24_inst.o_fifo_data[17] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[18] I1=lvds_rx_24_inst.o_fifo_data[18] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[16] I1=lvds_rx_24_inst.o_fifo_data[16] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[19] I1=lvds_rx_24_inst.o_fifo_data[19] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_i.0.1_RDATA_4[0] RDATA[1]=rx_fifo.mem_i.0.1_RDATA_3[0] RDATA[2]=rx_fifo.mem_i.0.1_RDATA_4[2] RDATA[3]=rx_fifo.mem_i.0.1_RDATA_4[3] RDATA[4]=rx_fifo.mem_i.0.1_RDATA_4[4] RDATA[5]=rx_fifo.mem_i.0.1_RDATA_2[0] RDATA[6]=rx_fifo.mem_i.0.1_RDATA_4[6] RDATA[7]=rx_fifo.mem_i.0.1_RDATA_4[7] RDATA[8]=rx_fifo.mem_i.0.1_RDATA_4[8] RDATA[9]=rx_fifo.mem_i.0.1_RDATA_1[1] RDATA[10]=rx_fifo.mem_i.0.1_RDATA_4[10] RDATA[11]=rx_fifo.mem_i.0.1_RDATA_4[11] RDATA[12]=rx_fifo.mem_i.0.1_RDATA_4[12] RDATA[13]=rx_fifo.mem_i.0.1_RDATA[0] RDATA[14]=rx_fifo.mem_i.0.1_RDATA_4[14] RDATA[15]=rx_fifo.mem_i.0.1_RDATA_4[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_i.0.1_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_i.0.1_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_i.0.1_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_i.0.1_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_i.0.1_RDATA_1[0] I2=rx_fifo.mem_i.0.1_RDATA_1[1] I3=smi_ctrl_ins.int_cnt[4] O=rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rx_fifo.mem_i.0.1_RDATA_2[0] I1=rx_fifo.mem_i.0.1_RDATA_2[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=rx_fifo.mem_i.0.1_RDATA[0] I1=rx_fifo.mem_i.0.1_RDATA[1] I2=smi_ctrl_ins.int_cnt[3] I3=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] O=rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[0] I2=rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1] I3=smi_ctrl_ins.int_cnt[4] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[21] I1=lvds_rx_24_inst.o_fifo_data[21] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.1_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[22] I1=lvds_rx_24_inst.o_fifo_data[22] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.1_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[20] I1=lvds_rx_24_inst.o_fifo_data[20] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.1_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[23] I1=lvds_rx_24_inst.o_fifo_data[23] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.1_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_i.0.2_RDATA_1[0] RDATA[1]=rx_fifo.mem_i.0.0_RDATA_3[1] RDATA[2]=rx_fifo.mem_i.0.2_RDATA_1[2] RDATA[3]=rx_fifo.mem_i.0.2_RDATA_1[3] RDATA[4]=rx_fifo.mem_i.0.2_RDATA_1[4] RDATA[5]=rx_fifo.mem_i.0.0_RDATA_2[1] RDATA[6]=rx_fifo.mem_i.0.2_RDATA_1[6] RDATA[7]=rx_fifo.mem_i.0.2_RDATA_1[7] RDATA[8]=rx_fifo.mem_i.0.2_RDATA_1[8] RDATA[9]=rx_fifo.mem_i.0.2_RDATA[1] RDATA[10]=rx_fifo.mem_i.0.2_RDATA_1[10] RDATA[11]=rx_fifo.mem_i.0.2_RDATA_1[11] RDATA[12]=rx_fifo.mem_i.0.2_RDATA_1[12] RDATA[13]=rx_fifo.mem_i.0.0_RDATA[1] RDATA[14]=rx_fifo.mem_i.0.2_RDATA_1[14] RDATA[15]=rx_fifo.mem_i.0.2_RDATA_1[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_i.0.2_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_i.0.2_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_i.0.2_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_i.0.2_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_i.0.2_RDATA[0] I2=rx_fifo.mem_i.0.2_RDATA[1] I3=smi_ctrl_ins.int_cnt[4] O=rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0] I1=rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[25] I1=lvds_rx_24_inst.o_fifo_data[25] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.2_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[26] I1=lvds_rx_24_inst.o_fifo_data[26] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.2_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[24] I1=lvds_rx_24_inst.o_fifo_data[24] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.2_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[27] I1=lvds_rx_24_inst.o_fifo_data[27] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.2_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_i.0.3_RDATA_1[0] RDATA[1]=rx_fifo.mem_i.0.1_RDATA_3[1] RDATA[2]=rx_fifo.mem_i.0.3_RDATA_1[2] RDATA[3]=rx_fifo.mem_i.0.3_RDATA_1[3] RDATA[4]=rx_fifo.mem_i.0.3_RDATA_1[4] RDATA[5]=rx_fifo.mem_i.0.1_RDATA_2[1] RDATA[6]=rx_fifo.mem_i.0.3_RDATA_1[6] RDATA[7]=rx_fifo.mem_i.0.3_RDATA_1[7] RDATA[8]=rx_fifo.mem_i.0.3_RDATA_1[8] RDATA[9]=rx_fifo.mem_i.0.3_RDATA[1] RDATA[10]=rx_fifo.mem_i.0.3_RDATA_1[10] RDATA[11]=rx_fifo.mem_i.0.3_RDATA_1[11] RDATA[12]=rx_fifo.mem_i.0.3_RDATA_1[12] RDATA[13]=rx_fifo.mem_i.0.1_RDATA[1] RDATA[14]=rx_fifo.mem_i.0.3_RDATA_1[14] RDATA[15]=rx_fifo.mem_i.0.3_RDATA_1[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_i.0.3_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_i.0.3_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_i.0.3_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_i.0.3_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_i.0.3_RDATA[0] I2=rx_fifo.mem_i.0.3_RDATA[1] I3=smi_ctrl_ins.int_cnt[4] O=rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0] I1=rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[29] I1=lvds_rx_24_inst.o_fifo_data[29] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.3_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[30] I1=lvds_rx_24_inst.o_fifo_data[30] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.3_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[28] I1=lvds_rx_24_inst.o_fifo_data[28] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.3_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[31] I1=lvds_rx_24_inst.o_fifo_data[31] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_i.0.3_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_q.0.0_RDATA_3[0] RDATA[1]=rx_fifo.mem_q.0.0_RDATA_2[0] RDATA[2]=rx_fifo.mem_q.0.0_RDATA_3[2] RDATA[3]=rx_fifo.mem_q.0.0_RDATA_3[3] RDATA[4]=rx_fifo.mem_q.0.0_RDATA_3[4] RDATA[5]=rx_fifo.mem_q.0.0_RDATA_1[1] RDATA[6]=rx_fifo.mem_q.0.0_RDATA_3[6] RDATA[7]=rx_fifo.mem_q.0.0_RDATA_3[7] RDATA[8]=rx_fifo.mem_q.0.0_RDATA_3[8] RDATA[9]=rx_fifo.mem_i.0.0_RDATA_1[0] RDATA[10]=rx_fifo.mem_q.0.0_RDATA_3[10] RDATA[11]=rx_fifo.mem_q.0.0_RDATA_3[11] RDATA[12]=rx_fifo.mem_q.0.0_RDATA_3[12] RDATA[13]=rx_fifo.mem_q.0.0_RDATA[0] RDATA[14]=rx_fifo.mem_q.0.0_RDATA_3[14] RDATA[15]=rx_fifo.mem_q.0.0_RDATA_3[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_q.0.0_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_q.0.0_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_q.0.0_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_q.0.0_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=rx_fifo.mem_q.0.0_RDATA_1[0] I1=rx_fifo.mem_q.0.0_RDATA_1[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000000111111
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0] I2=rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1] I3=smi_ctrl_ins.int_cnt[4] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=rx_fifo.mem_i.0.0_RDATA_3[0] I1=rx_fifo.mem_i.0.0_RDATA_3[1] I2=smi_ctrl_ins.int_cnt[4] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_q.0.0_RDATA_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=rx_fifo.mem_q.0.0_RDATA[0] I1=rx_fifo.mem_q.0.0_RDATA[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[1] I1=lvds_rx_24_inst.o_fifo_data[1] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[2] I1=lvds_rx_24_inst.o_fifo_data[2] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[0] I1=lvds_rx_24_inst.o_fifo_data[0] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[3] I1=lvds_rx_24_inst.o_fifo_data[3] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_q.0.1_RDATA_3[0] RDATA[1]=rx_fifo.mem_q.0.1_RDATA_2[0] RDATA[2]=rx_fifo.mem_q.0.1_RDATA_3[2] RDATA[3]=rx_fifo.mem_q.0.1_RDATA_3[3] RDATA[4]=rx_fifo.mem_q.0.1_RDATA_3[4] RDATA[5]=rx_fifo.mem_q.0.1_RDATA_1[1] RDATA[6]=rx_fifo.mem_q.0.1_RDATA_3[6] RDATA[7]=rx_fifo.mem_q.0.1_RDATA_3[7] RDATA[8]=rx_fifo.mem_q.0.1_RDATA_3[8] RDATA[9]=rx_fifo.mem_i.0.1_RDATA_1[0] RDATA[10]=rx_fifo.mem_q.0.1_RDATA_3[10] RDATA[11]=rx_fifo.mem_q.0.1_RDATA_3[11] RDATA[12]=rx_fifo.mem_q.0.1_RDATA_3[12] RDATA[13]=rx_fifo.mem_q.0.1_RDATA[0] RDATA[14]=rx_fifo.mem_q.0.1_RDATA_3[14] RDATA[15]=rx_fifo.mem_q.0.1_RDATA_3[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_q.0.1_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_q.0.1_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_q.0.1_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_q.0.1_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=rx_fifo.mem_q.0.1_RDATA_1[0] I1=rx_fifo.mem_q.0.1_RDATA_1[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000000111111
.gate SB_LUT4 I0=$false I1=rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0] I2=rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1] I3=smi_ctrl_ins.int_cnt[4] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=rx_fifo.mem_i.0.1_RDATA_3[0] I1=rx_fifo.mem_i.0.1_RDATA_3[1] I2=smi_ctrl_ins.int_cnt[4] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_q.0.1_RDATA_2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=rx_fifo.mem_q.0.1_RDATA[0] I1=rx_fifo.mem_q.0.1_RDATA[1] I2=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I3=smi_ctrl_ins.int_cnt[3] O=rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[5] I1=lvds_rx_24_inst.o_fifo_data[5] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.1_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[6] I1=lvds_rx_24_inst.o_fifo_data[6] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.1_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[4] I1=lvds_rx_24_inst.o_fifo_data[4] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.1_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[7] I1=lvds_rx_24_inst.o_fifo_data[7] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.1_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_q.0.2_RDATA[0] RDATA[1]=rx_fifo.mem_q.0.0_RDATA_2[1] RDATA[2]=rx_fifo.mem_q.0.2_RDATA[2] RDATA[3]=rx_fifo.mem_q.0.2_RDATA[3] RDATA[4]=rx_fifo.mem_q.0.2_RDATA[4] RDATA[5]=rx_fifo.mem_q.0.0_RDATA_1[0] RDATA[6]=rx_fifo.mem_q.0.2_RDATA[6] RDATA[7]=rx_fifo.mem_q.0.2_RDATA[7] RDATA[8]=rx_fifo.mem_q.0.2_RDATA[8] RDATA[9]=rx_fifo.mem_i.0.2_RDATA[0] RDATA[10]=rx_fifo.mem_q.0.2_RDATA[10] RDATA[11]=rx_fifo.mem_q.0.2_RDATA[11] RDATA[12]=rx_fifo.mem_q.0.2_RDATA[12] RDATA[13]=rx_fifo.mem_q.0.0_RDATA[1] RDATA[14]=rx_fifo.mem_q.0.2_RDATA[14] RDATA[15]=rx_fifo.mem_q.0.2_RDATA[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_q.0.2_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_q.0.2_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_q.0.2_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_q.0.2_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[9] I1=lvds_rx_24_inst.o_fifo_data[9] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.2_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[10] I1=lvds_rx_24_inst.o_fifo_data[10] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.2_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[8] I1=lvds_rx_24_inst.o_fifo_data[8] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.2_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[11] I1=lvds_rx_24_inst.o_fifo_data[11] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.2_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=rx_fifo.rd_addr[2] RADDR[1]=rx_fifo.rd_addr[3] RADDR[2]=rx_fifo.rd_addr[4] RADDR[3]=rx_fifo.rd_addr[5] RADDR[4]=rx_fifo.rd_addr[6] RADDR[5]=rx_fifo.rd_addr[7] RADDR[6]=rx_fifo.rd_addr[8] RADDR[7]=rx_fifo.rd_addr_gray[9] RADDR[8]=rx_fifo.rd_addr[1] RADDR[9]=rx_fifo.rd_addr[0] RADDR[10]=$false RCLK=r_counter RCLKE=io_pmod[1] RDATA[0]=rx_fifo.mem_q.0.3_RDATA[0] RDATA[1]=rx_fifo.mem_q.0.1_RDATA_2[1] RDATA[2]=rx_fifo.mem_q.0.3_RDATA[2] RDATA[3]=rx_fifo.mem_q.0.3_RDATA[3] RDATA[4]=rx_fifo.mem_q.0.3_RDATA[4] RDATA[5]=rx_fifo.mem_q.0.1_RDATA_1[0] RDATA[6]=rx_fifo.mem_q.0.3_RDATA[6] RDATA[7]=rx_fifo.mem_q.0.3_RDATA[7] RDATA[8]=rx_fifo.mem_q.0.3_RDATA[8] RDATA[9]=rx_fifo.mem_i.0.3_RDATA[0] RDATA[10]=rx_fifo.mem_q.0.3_RDATA[10] RDATA[11]=rx_fifo.mem_q.0.3_RDATA[11] RDATA[12]=rx_fifo.mem_q.0.3_RDATA[12] RDATA[13]=rx_fifo.mem_q.0.1_RDATA[1] RDATA[14]=rx_fifo.mem_q.0.3_RDATA[14] RDATA[15]=rx_fifo.mem_q.0.3_RDATA[15] RE=$true WADDR[0]=rx_fifo.wr_addr[2] WADDR[1]=rx_fifo.wr_addr[3] WADDR[2]=rx_fifo.wr_addr[4] WADDR[3]=rx_fifo.wr_addr[5] WADDR[4]=rx_fifo.wr_addr[6] WADDR[5]=rx_fifo.wr_addr[7] WADDR[6]=rx_fifo.wr_addr[8] WADDR[7]=rx_fifo.wr_addr_gray[9] WADDR[8]=rx_fifo.wr_addr[1] WADDR[9]=rx_fifo.wr_addr[0] WADDR[10]=$false WCLK=lvds_rx_09_inst.i_ddr_clk WCLKE=io_pmod[0] WDATA[0]=$undef WDATA[1]=rx_fifo.mem_q.0.3_WDATA_3 WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=rx_fifo.mem_q.0.3_WDATA_2 WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=rx_fifo.mem_q.0.3_WDATA_1 WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=rx_fifo.mem_q.0.3_WDATA WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 10
.param WRITE_MODE 10
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[13] I1=lvds_rx_24_inst.o_fifo_data[13] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.3_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[14] I1=lvds_rx_24_inst.o_fifo_data[14] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.3_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[12] I1=lvds_rx_24_inst.o_fifo_data[12] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.3_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=lvds_rx_09_inst.o_fifo_data[15] I1=lvds_rx_24_inst.o_fifo_data[15] I2=io_pmod[6] I3=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3] O=rx_fifo.mem_q.0.3_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[8] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[7] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[6] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[5] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[4] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[3] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[2] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[0] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[9] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_1_D E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[8] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[7] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[6] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0] I1=rx_fifo.wr_addr_gray_rd_r[6] I2=rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2] I3=io_pmod[1] O=io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr[0] I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1] I3=rx_fifo.wr_addr_gray_rd_r[0] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[5] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[4] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[3] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[2] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1] E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0] I1=rx_fifo.wr_addr_gray_rd_r[2] I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=rx_fifo.wr_addr_gray_rd_r[5] I1=rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1] I2=rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2] I3=rx_fifo.wr_addr_gray_rd_r[7] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=rx_fifo.wr_addr_gray_rd_r[0] I2=rx_fifo.rd_addr[0] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000011
.gate SB_DFFESR C=r_counter D=rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D E=rx_fifo.rd_addr_SB_DFFESR_Q_E Q=rx_fifo.rd_addr_gray[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:64.2-73.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[0] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1] O=rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray[9] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9] I0=$false I1=rx_fifo.rd_addr[8]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8] I0=$false I1=rx_fifo.rd_addr[7]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7] I0=$false I1=rx_fifo.rd_addr[6]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6] I0=$false I1=rx_fifo.rd_addr[5]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5] I0=$false I1=rx_fifo.rd_addr[4]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4] I0=$false I1=rx_fifo.rd_addr[3]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3] I0=$false I1=rx_fifo.rd_addr[2]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.rd_addr[0] CO=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2] I0=$false I1=rx_fifo.rd_addr[1]
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[8] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[7] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[6] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[5] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[4] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[3] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[2] I3=rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr[1] I3=rx_fifo.rd_addr[0] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:70.15-70.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rx_fifo.rd_addr[0] O=rx_fifo.rd_addr_gray_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[9] Q=rx_fifo.rd_addr_gray_wr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[8] Q=rx_fifo.rd_addr_gray_wr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[7] Q=rx_fifo.rd_addr_gray_wr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[6] Q=rx_fifo.rd_addr_gray_wr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[5] Q=rx_fifo.rd_addr_gray_wr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[4] Q=rx_fifo.rd_addr_gray_wr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[3] Q=rx_fifo.rd_addr_gray_wr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[2] Q=rx_fifo.rd_addr_gray_wr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[1] Q=rx_fifo.rd_addr_gray_wr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray[0] Q=rx_fifo.rd_addr_gray_wr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[9] Q=rx_fifo.rd_addr_gray_wr_r[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[8] Q=rx_fifo.rd_addr_gray_wr_r[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[7] Q=rx_fifo.rd_addr_gray_wr_r[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[6] Q=rx_fifo.rd_addr_gray_wr_r[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[5] Q=rx_fifo.rd_addr_gray_wr_r[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[4] Q=rx_fifo.rd_addr_gray_wr_r[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[3] Q=rx_fifo.rd_addr_gray_wr_r[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[2] Q=rx_fifo.rd_addr_gray_wr_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[1] Q=rx_fifo.rd_addr_gray_wr_r[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.rd_addr_gray_wr[0] Q=rx_fifo.rd_addr_gray_wr_r[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:51.2-54.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[8] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[7] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[6] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[5] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[4] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[3] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[2] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[0] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[9] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[8] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_2_D E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[7] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[6] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[5] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[4] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[3] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0] I3=rx_fifo.rd_addr_gray_wr_r[3] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0] I1=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1] I2=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2] I3=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rx_fifo.rd_addr_gray_wr_r[7] I1=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] I2=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000001101
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr_gray_wr_r[0] I2=rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1] I3=rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=rx_fifo.rd_addr_gray_wr_r[4] I1=rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1] I2=rx_fifo.rd_addr_gray_wr_r[5] I3=rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.rd_addr_gray_wr_r[8] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[2] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0] I1=rx_fifo.rd_addr_gray_wr_r[6] I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=io_pmod[0] I1=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9] I2=rx_fifo.rd_addr_gray_wr_r[9] I3=io_pmod[3] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr_gray_wr_r[7] I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=lvds_rx_09_inst.i_ddr_clk D=rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1] E=rx_fifo.wr_addr_SB_DFFESR_Q_E Q=rx_fifo.wr_addr_gray[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:40.2-48.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=rx_fifo.rd_addr_gray_wr_r[1] I2=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[0] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1] O=rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray[9] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr_gray[9] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8] O=io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8] I0=$false I1=rx_fifo.wr_addr[8]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7] I0=$false I1=rx_fifo.wr_addr[7]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6] I0=$false I1=rx_fifo.wr_addr[6]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5] I0=$false I1=rx_fifo.wr_addr[5]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4] I0=$false I1=rx_fifo.wr_addr[4]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3] I0=$false I1=rx_fifo.wr_addr[3]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr[1] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2] I0=$false I1=rx_fifo.wr_addr[2]
.attr src "top.v:303.18-316.3|complex_fifo.v:60.24-60.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9] I0=$false I1=rx_fifo.wr_addr[8]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8] I0=$false I1=rx_fifo.wr_addr[7]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7] I0=$false I1=rx_fifo.wr_addr[6]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6] I0=$false I1=rx_fifo.wr_addr[5]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5] I0=$false I1=rx_fifo.wr_addr[4]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4] I0=$false I1=rx_fifo.wr_addr[3]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3] I0=$false I1=rx_fifo.wr_addr[2]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rx_fifo.wr_addr[0] CO=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2] I0=$false I1=rx_fifo.wr_addr[1]
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[8] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[7] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[6] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[5] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[4] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[3] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[2] I3=rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rx_fifo.wr_addr[1] I3=rx_fifo.wr_addr[0] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:45.15-45.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rx_fifo.wr_addr[0] O=rx_fifo.wr_addr_gray_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[9] Q=rx_fifo.wr_addr_gray_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[8] Q=rx_fifo.wr_addr_gray_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[7] Q=rx_fifo.wr_addr_gray_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[6] Q=rx_fifo.wr_addr_gray_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[5] Q=rx_fifo.wr_addr_gray_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[4] Q=rx_fifo.wr_addr_gray_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[3] Q=rx_fifo.wr_addr_gray_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[2] Q=rx_fifo.wr_addr_gray_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[1] Q=rx_fifo.wr_addr_gray_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray[0] Q=rx_fifo.wr_addr_gray_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[9] Q=rx_fifo.wr_addr_gray_rd_r[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[8] Q=rx_fifo.wr_addr_gray_rd_r[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[7] Q=rx_fifo.wr_addr_gray_rd_r[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[6] Q=rx_fifo.wr_addr_gray_rd_r[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[5] Q=rx_fifo.wr_addr_gray_rd_r[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[4] Q=rx_fifo.wr_addr_gray_rd_r[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[3] Q=rx_fifo.wr_addr_gray_rd_r[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[2] Q=rx_fifo.wr_addr_gray_rd_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[1] Q=rx_fifo.wr_addr_gray_rd_r[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=rx_fifo.wr_addr_gray_rd[0] Q=rx_fifo.wr_addr_gray_rd_r[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:303.18-316.3|complex_fifo.v:76.2-79.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=r_counter D=spi_if_ins.o_cs_SB_DFFESR_Q_D[6] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=smi_ctrl_ins.i_cs R=sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFNESS C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_D[1] E=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E Q=smi_ctrl_ins.int_cnt[4] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
.gate SB_DFFNESS C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_D[0] E=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E Q=smi_ctrl_ins.int_cnt[3] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=smi_ctrl_ins.int_cnt[3] O=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.int_cnt[4] I3=smi_ctrl_ins.int_cnt[3] O=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=i_rst_b I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_DFFESR C=r_counter D=io_pmod[6] E=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E Q=smi_ctrl_ins.o_data_out[1] R=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:45.5-81.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESS C=r_counter D=io_pmod[4] E=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E Q=smi_ctrl_ins.o_data_out[0] S=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:45.5-81.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0] I1=i_rst_b I2=smi_ctrl_ins.i_cs I3=spi_if_ins.o_fetch_cmd O=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_ioc[1] I2=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=spi_if_ins.o_ioc[0] O=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=smi_ctrl_ins.o_data_out[0] I1=spi_if_ins.o_cs_SB_LUT4_I2_O[1] I2=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I3=io_ctrl_ins.o_data_out[0] O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=smi_ctrl_ins.o_data_out[1] I1=spi_if_ins.o_cs_SB_LUT4_I2_O[1] I2=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I3=io_ctrl_ins.o_data_out[1] O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I2=io_ctrl_ins.o_data_out[7] I3=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2] O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I2=io_ctrl_ins.o_data_out[5] I3=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2] O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_cs_SB_LUT4_I2_O[2] I2=io_ctrl_ins.o_data_out[2] I3=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2] O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=sys_ctrl_ins.i_cs I1=io_ctrl_ins.i_cs I2=smi_ctrl_ins.i_cs I3=spi_if_ins.o_cs[3] O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=io_ctrl_ins.i_cs I1=smi_ctrl_ins.i_cs I2=spi_if_ins.o_cs[3] I3=sys_ctrl_ins.i_cs O=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111101000
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.r_smi_test_count[6] I2=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0] I2=smi_ctrl_ins.r_smi_test_count[5] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[0] I1=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I2=smi_ctrl_ins.r_smi_test_count[4] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.r_smi_test_count[3] I2=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.r_smi_test_count[2] I2=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0] I2=smi_ctrl_ins.r_smi_test_count[1] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D E=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E Q=smi_ctrl_ins.o_smi_data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0] I1=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] I2=smi_ctrl_ins.r_smi_test_count[0] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=rx_fifo.mem_q.0.0_RDATA_2[0] I1=rx_fifo.mem_q.0.0_RDATA_2[1] I2=smi_ctrl_ins.int_cnt[4] I3=rx_fifo.mem_q.0.0_RDATA_2[3] O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.r_smi_test_count[7] I2=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1] I3=sys_ctrl_ins.debug_smi_test O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=sys_ctrl_ins.debug_smi_test I2=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0] I3=i_rst_b O=smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_DFFSR C=r_counter D=smi_ctrl_ins.r_fifo_pull Q=smi_ctrl_ins.r_fifo_pull_1 R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:119.5-128.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=r_counter D=smi_ctrl_ins.w_fifo_pull_trigger Q=smi_ctrl_ins.r_fifo_pull R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:119.5-128.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFNESR C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count_SB_DFFNESR_Q_D E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[7] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:22.66-22.119"
.gate SB_DFFNESR C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count[6] E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[5] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:22.66-22.119"
.gate SB_DFFNESR C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count[4] E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[3] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:22.66-22.119"
.gate SB_DFFNESR C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count[1] E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:22.66-22.119"
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.r_smi_test_count[2] I3=smi_ctrl_ins.r_smi_test_count[3] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFNESS C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[6] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
.gate SB_DFFNESS C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_1_D E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[4] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0] I3=smi_ctrl_ins.r_smi_test_count[5] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFNESS C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_2_D E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[2] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0] I3=smi_ctrl_ins.r_smi_test_count[3] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFNESS C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_3_D E=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E Q=smi_ctrl_ins.r_smi_test_count[1] S=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:23.66-23.119"
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0] I3=smi_ctrl_ins.r_smi_test_count[2] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0] I3=smi_ctrl_ins.r_smi_test_count[7] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0] I3=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=smi_ctrl_ins.r_smi_test_count[0] I1=smi_ctrl_ins.r_smi_test_count[1] I2=smi_ctrl_ins.r_smi_test_count[2] I3=smi_ctrl_ins.r_smi_test_count[3] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=smi_ctrl_ins.r_smi_test_count[4] I1=smi_ctrl_ins.r_smi_test_count[5] I2=smi_ctrl_ins.r_smi_test_count[6] I3=smi_ctrl_ins.r_smi_test_count[7] O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=sys_ctrl_ins.debug_smi_test I3=i_rst_b O=smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=i_rst_b I3=i_smi_soe_se O=smi_ctrl_ins.soe_and_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFNE C=smi_ctrl_ins.soe_and_reset D=smi_ctrl_ins.w_fifo_pull_trigger_SB_DFFNE_Q_D E=i_rst_b Q=smi_ctrl_ins.w_fifo_pull_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:318.14-344.3|smi_ctrl.v:96.5-117.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:4.57-4.103"
.gate SB_LUT4 I0=$false I1=sys_ctrl_ins.debug_smi_test I2=smi_ctrl_ins.int_cnt[4] I3=smi_ctrl_ins.int_cnt[3] O=smi_ctrl_ins.w_fifo_pull_trigger_SB_DFFNE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFESR C=r_counter D=spi_if_ins.o_cs_SB_DFFESR_Q_D[3] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=spi_if_ins.o_cs[3] R=sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.o_rx_byte[6] I3=spi_if_ins.spi.o_rx_byte[5] O=spi_if_ins.o_cs_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.o_rx_byte[5] I3=spi_if_ins.spi.o_rx_byte[6] O=spi_if_ins.o_cs_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.o_rx_byte[6] I3=spi_if_ins.spi.o_rx_byte[5] O=spi_if_ins.o_cs_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=sys_ctrl_ins.i_cs I1=io_ctrl_ins.i_cs I2=spi_if_ins.o_cs[3] I3=smi_ctrl_ins.i_cs O=spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sys_ctrl_ins.i_cs I1=smi_ctrl_ins.i_cs I2=spi_if_ins.o_cs[3] I3=io_ctrl_ins.i_cs O=spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sys_ctrl_ins.i_cs I1=io_ctrl_ins.i_cs I2=smi_ctrl_ins.i_cs I3=spi_if_ins.o_cs[3] O=spi_if_ins.o_cs_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011101000
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[7] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[6] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[5] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[4] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[3] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[2] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[1] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[0] E=spi_if_ins.o_data_in_SB_DFFE_Q_E Q=spi_if_ins.o_data_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0] I2=i_rst_b I3=spi_if_ins.spi.o_rx_data_valid O=spi_if_ins.o_data_in_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=r_counter D=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1] E=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E Q=spi_if_ins.o_fetch_cmd R=spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=spi_if_ins.state_if[2] I2=spi_if_ins.state_if[0] I3=spi_if_ins.state_if[1] O=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0] I3=spi_if_ins.state_if[2] O=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=spi_if_ins.spi.o_rx_data_valid I1=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1] I2=spi_if_ins.state_if_SB_DFFESR_Q_D[2] I3=i_rst_b O=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.o_rx_byte[7] I2=spi_if_ins.state_if[2] I3=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0] O=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[4] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=spi_if_ins.o_ioc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[3] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=spi_if_ins.o_ioc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[2] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=spi_if_ins.o_ioc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[1] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=spi_if_ins.o_ioc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_rx_byte[0] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=spi_if_ins.o_ioc[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFESR C=r_counter D=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_E Q=spi_if_ins.o_load_cmd R=spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0] I1=spi_if_ins.state_if[2] I2=spi_if_ins.spi.o_rx_data_valid I3=i_rst_b O=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.state_if[0] I3=spi_if_ins.state_if[1] O=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.o_rx_data_valid I2=spi_if_ins.state_if_SB_DFFESR_Q_E[1] I3=i_rst_b O=spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_if_ins.spi.o_rx_data_valid O=spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_fetch_cmd I3=spi_if_ins.o_load_cmd O=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] I2=i_rst_b I3=io_ctrl_ins.i_cs O=spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] I2=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] I3=io_ctrl_ins.i_cs O=io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0] I3=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0] O=io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] I3=spi_if_ins.o_ioc[0] O=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=r_counter D=r_tx_data[7] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[6] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[5] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[4] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[3] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[2] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[1] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=r_tx_data[0] E=spi_if_ins.r_tx_byte_SB_DFFE_Q_E Q=spi_if_ins.r_tx_byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=spi_if_ins.state_if_SB_DFFESR_Q_D[2] I2=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0] I3=i_rst_b O=spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0] E=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E Q=spi_if_ins.r_tx_data_valid R=spi_if_ins.spi.o_rx_data_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=spi_if_ins.state_if[2] I2=spi_if_ins.state_if[0] I3=spi_if_ins.state_if[1] O=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=spi_if_ins.state_if[2] I1=spi_if_ins.state_if[0] I2=spi_if_ins.state_if[1] I3=spi_if_ins.spi.o_rx_data_valid O=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011110000000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.state_if_SB_DFFESR_Q_D[2] I2=i_rst_b I3=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] O=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=$false I2=i_ss I3=spi_if_ins.r_tx_data_valid O=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=spi_if_ins.spi.SCKr[2] I1=spi_if_ins.spi.r_tx_bit_count[0] I2=spi_if_ins.spi.r_tx_bit_count[2] I3=spi_if_ins.spi.SCKr[1] O=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=r_counter D=spi_if_ins.spi.SCKr[1] Q=spi_if_ins.spi.SCKr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:81.3-81.62|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=spi_if_ins.spi.SCKr[0] Q=spi_if_ins.spi.SCKr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:81.3-81.62|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=i_sck Q=spi_if_ins.spi.SCKr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:81.3-81.62|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.SCKr[2] I2=spi_if_ins.spi.SCKr[1] I3=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[7] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[6] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[5] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[4] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[3] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[2] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[1] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.r_rx_byte[0] E=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=r_counter D=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O Q=spi_if_ins.spi.o_rx_data_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFE C=r_counter D=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D E=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E Q=spi_if_ins.spi.o_spi_miso
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=spi_if_ins.r_tx_byte[7] I2=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1] I3=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I3=spi_if_ins.spi.r_tx_bit_count[1] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=spi_if_ins.spi.r_tx_byte[0] I1=spi_if_ins.spi.r_tx_byte[4] I2=spi_if_ins.spi.r_tx_bit_count[0] I3=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=spi_if_ins.spi.r_tx_byte[2] I1=spi_if_ins.spi.r_tx_byte[6] I2=spi_if_ins.spi.r_tx_bit_count[0] I3=spi_if_ins.spi.r_tx_bit_count[2] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi_if_ins.spi.r_tx_byte[3] I1=spi_if_ins.spi.r_tx_byte[7] I2=spi_if_ins.spi.r_tx_bit_count[2] I3=spi_if_ins.spi.r_tx_bit_count[0] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi_if_ins.spi.r_tx_byte[1] I1=spi_if_ins.spi.r_tx_byte[5] I2=spi_if_ins.spi.r_tx_bit_count[0] I3=spi_if_ins.spi.r_tx_bit_count[2] O=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_DFF C=r_counter D=spi_if_ins.spi.r_rx_done Q=spi_if_ins.spi.r2_rx_done
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=r_counter D=spi_if_ins.spi.r2_rx_done Q=spi_if_ins.spi.r3_rx_done
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:66.3-78.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.r3_rx_done I3=spi_if_ins.spi.r2_rx_done O=spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=i_sck D=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D[2] Q=spi_if_ins.spi.r_rx_bit_count[2] R=i_ss
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=i_sck D=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D[1] Q=spi_if_ins.spi.r_rx_bit_count[1] R=i_ss
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=i_sck D=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_2_D[0] Q=spi_if_ins.spi.r_rx_bit_count[0] R=i_ss
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_if_ins.spi.r_rx_bit_count[0] O=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_2_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.r_rx_bit_count[2] I3=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:34.25-34.43|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.r_rx_bit_count[1] I3=spi_if_ins.spi.r_rx_bit_count[0] O=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:34.25-34.43|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_if_ins.spi.r_rx_bit_count[0] CO=spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=spi_if_ins.spi.r_rx_bit_count[1]
.attr src "top.v:110.9-126.3|spi_slave.v:34.25-34.43|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[6] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[5] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[4] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[3] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[2] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[1] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[0] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=i_mosi E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=spi_if_ins.spi.r_rx_byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFESR C=i_sck D=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1] E=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_rx_done R=i_ss
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=i_ss I3=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1] O=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.r_rx_bit_count[0] I2=spi_if_ins.spi.r_rx_bit_count[2] I3=spi_if_ins.spi.r_rx_bit_count[1] O=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=i_ss I1=spi_if_ins.spi.r_rx_bit_count[0] I2=spi_if_ins.spi.r_rx_bit_count[2] I3=spi_if_ins.spi.r_rx_bit_count[1] O=spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101110101010
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[5] E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[4] E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[3] E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[2] E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[1] E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=spi_if_ins.spi.r_temp_rx_byte[0] E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=i_sck D=i_mosi E=o_miso_$_TBUF__Y_E Q=spi_if_ins.spi.r_temp_rx_byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:28.3-44.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFESR C=r_counter D=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D[0] E=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E Q=spi_if_ins.spi.r_tx_bit_count[0] R=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.r_tx_bit_count[2] I2=$true I3=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:95.27-95.45|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.r_tx_bit_count[1] I2=$true I3=spi_if_ins.spi.r_tx_bit_count[0] O=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:95.27-95.45|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_if_ins.spi.r_tx_bit_count[0] O=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=spi_if_ins.spi.r_tx_bit_count[0] CO=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=spi_if_ins.spi.r_tx_bit_count[1] I1=$true
.attr src "top.v:110.9-126.3|spi_slave.v:95.27-95.45|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2] O=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESS C=r_counter D=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D[2] E=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E Q=spi_if_ins.spi.r_tx_bit_count[2] S=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESS C=r_counter D=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D[1] E=spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E Q=spi_if_ins.spi.r_tx_bit_count[1] S=spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[7] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[7] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[6] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[6] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[5] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[5] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[4] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[4] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[3] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[3] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[2] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[2] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[1] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[1] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.r_tx_byte[0] E=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E Q=spi_if_ins.spi.r_tx_byte[0] R=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_slave.v:87.3-104.6|spi_if.v:40.12-52.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.r_tx_bit_count[1] I2=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1] I3=spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2] O=spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_DFFESR C=r_counter D=spi_if_ins.state_if_SB_DFFESR_Q_D[2] E=spi_if_ins.state_if_SB_DFFESR_Q_E[1] Q=spi_if_ins.state_if[2] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=r_counter D=spi_if_ins.state_if_SB_DFFESR_Q_1_D E=spi_if_ins.state_if_SB_DFFESR_Q_E[1] Q=spi_if_ins.state_if[1] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=spi_if_ins.spi.o_rx_data_valid I2=spi_if_ins.state_if_SB_DFFESR_Q_D[1] I3=spi_if_ins.state_if_SB_DFFESR_Q_D[2] O=spi_if_ins.state_if_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_DFFESR C=r_counter D=spi_if_ins.state_if_SB_DFFESR_Q_2_D E=spi_if_ins.state_if_SB_DFFESR_Q_E[1] Q=spi_if_ins.state_if[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0] I2=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1] I3=spi_if_ins.spi.o_rx_data_valid O=spi_if_ins.state_if_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0] I2=spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1] I3=spi_if_ins.spi.o_rx_byte[7] O=spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=spi_if_ins.state_if[2] I1=spi_if_ins.state_if[1] I2=spi_if_ins.state_if[0] I3=spi_if_ins.spi.o_rx_data_valid O=spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0] I1=spi_if_ins.state_if_SB_DFFESR_Q_D[2] I2=spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2] I3=i_rst_b O=spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101111111111
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[1] E=sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E Q=sys_ctrl_ins.debug_fifo_pull R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:132.11-147.3|sys_ctrl.v:51.5-86.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFESR C=r_counter D=$true E=io_pmod[1] Q=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] R=sys_ctrl_ins.debug_fifo_pull
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rx_fifo.mem_q.0.1_RDATA_2[0] I1=rx_fifo.mem_q.0.1_RDATA_2[1] I2=smi_ctrl_ins.int_cnt[4] I3=rx_fifo.mem_q.0.1_RDATA_2[3] O=sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[0] E=sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E Q=sys_ctrl_ins.debug_fifo_push R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:132.11-147.3|sys_ctrl.v:51.5-86.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=sys_ctrl_ins.debug_fifo_push I3=io_pmod[0] O=sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFER C=r_counter D=spi_if_ins.o_data_in[2] E=sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E Q=sys_ctrl_ins.debug_smi_test R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:132.11-147.3|sys_ctrl.v:51.5-86.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0] I2=spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] I3=sys_ctrl_ins.i_cs O=sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFE C=r_counter D=sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0] E=spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2] Q=sys_ctrl_ins.i_cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.9-126.3|spi_if.v:54.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=spi_if_ins.spi.o_rx_byte[6] I3=spi_if_ins.spi.o_rx_byte[5] O=sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFER C=r_counter D=io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] E=sys_ctrl_ins.o_data_out_SB_DFFER_Q_E Q=sys_ctrl_ins.o_data_out[0] R=i_rst_b_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:132.11-147.3|sys_ctrl.v:51.5-86.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I2=sys_ctrl_ins.i_cs I3=spi_if_ins.o_fetch_cmd O=sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=sys_ctrl_ins.o_data_out[0] I1=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1] I2=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2] I3=smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3] O=r_tx_data_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=w_lvds_rx_09_d0 I3=w_lvds_rx_09_d1 O=w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=lvds_rx_09_inst.r_state_if[1] I1=w_lvds_rx_09_d0_SB_LUT4_I2_O[1] I2=lvds_rx_09_inst.r_state_if[0] I3=i_rst_b O=w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=lvds_rx_09_inst.r_state_if[1] I2=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I3=w_lvds_rx_09_d0 O=lvds_rx_09_inst.o_fifo_data_SB_DFFE_Q_1_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=w_lvds_rx_09_d1 I3=w_lvds_rx_09_d0 O=w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=w_lvds_rx_09_d1_SB_LUT4_I2_O[1] I1=lvds_rx_09_inst.r_state_if[0] I2=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I3=lvds_rx_09_inst.r_state_if[1] O=lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=$false I2=w_lvds_rx_24_d0 I3=w_lvds_rx_24_d1 O=w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=w_lvds_rx_24_d0_SB_LUT4_I2_O[2] I1=lvds_rx_24_inst.r_state_if[0] I2=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I3=lvds_rx_24_inst.r_state_if[1] O=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$false I1=lvds_rx_24_inst.r_state_if[1] I2=lvds_rx_24_inst.r_state_if[0] I3=w_lvds_rx_24_d0_SB_LUT4_I2_O[2] O=w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1] I3=lvds_rx_24_inst.r_state_if[0] O=w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=lvds_rx_24_inst.r_state_if[1] I2=lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1] I3=w_lvds_rx_24_d0 O=lvds_rx_24_inst.o_fifo_data_SB_DFFE_Q_1_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=w_lvds_rx_24_d1 I3=w_lvds_rx_24_d0 O=w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=lvds_rx_24_inst.r_state_if[1] I1=w_lvds_rx_24_d1_SB_LUT4_I2_O[1] I2=lvds_rx_24_inst.r_state_if[0] I3=i_rst_b O=w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.names i_rst_b io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
1 1
.names smi_ctrl_ins.i_cs io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
1 1
.names spi_if_ins.o_fetch_cmd io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_q.0.1_RDATA_2[2]
1 1
.names smi_ctrl_ins.r_smi_test_count[7] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[2]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.1_RDATA_3[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.1_RDATA_3[3]
1 1
.names spi_if_ins.state_if_SB_DFFESR_Q_D[2] spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
1 1
.names i_rst_b spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[3]
1 1
.names sys_ctrl_ins.i_cs spi_if_ins.o_load_cmd_SB_LUT4_I3_O[2]
1 1
.names io_ctrl_ins.debug_mode[1] io_ctrl_ins.debug_mode_SB_LUT4_I0_O[0]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.0_RDATA[2]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_i.0.0_RDATA[3]
1 1
.names i_rst_b spi_if_ins.o_cs_SB_LUT4_I3_O[1]
1 1
.names spi_if_ins.spi.o_rx_data_valid spi_if_ins.state_if_SB_DFFESR_Q_E[0]
1 1
.names i_rst_b spi_if_ins.state_if_SB_DFFESR_Q_E[2]
1 1
.names smi_ctrl_ins.r_smi_test_count[1] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[2]
1 1
.names spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0] spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
1 1
.names sys_ctrl_ins.o_data_out[0] smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[0]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[3]
1 1
.names rx_fifo.rd_addr_gray_wr_r[4] rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
1 1
.names rx_fifo.rd_addr_gray_wr_r[5] rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
1 1
.names io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3] io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names io_ctrl_ins.rf_pin_state[6] io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.0_RDATA_1[2]
1 1
.names rx_fifo.rd_addr_gray_wr_r[7] rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8] rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
1 1
.names smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[2]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[3]
1 1
.names i_ss spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[0]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.3_RDATA[2]
1 1
.names i_button io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[0]
1 1
.names i_button_SB_LUT4_I1_I2[0] io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[1]
1 1
.names rx_fifo.rd_addr_gray_wr_r[6] rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[1]
1 1
.names rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6] rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
1 1
.names rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7] rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[3]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.1_RDATA_1[2]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_q.0.1_RDATA_1[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_q.0.1_RDATA_1[3]
1 1
.names lvds_rx_24_inst.r_state_if[1] w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
1 1
.names lvds_rx_24_inst.r_state_if[0] w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
1 1
.names i_rst_b w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
1 1
.names io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] i_button_SB_LUT4_I1_O[0]
1 1
.names io_ctrl_ins.pmod_dir_state[7] i_button_SB_LUT4_I1_O[1]
1 1
.names spi_if_ins.spi.r_tx_bit_count[1] spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
1 1
.names spi_if_ins.spi.r_tx_byte[0] spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names spi_if_ins.spi.r_tx_byte[4] spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names spi_if_ins.spi.r_tx_bit_count[0] spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names smi_ctrl_ins.o_data_out[0] spi_if_ins.o_cs_SB_LUT4_I2_O[0]
1 1
.names io_ctrl_ins.o_data_out[0] spi_if_ins.o_cs_SB_LUT4_I2_O[3]
1 1
.names smi_ctrl_ins.r_smi_test_count[5] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[2]
1 1
.names rx_fifo.rd_addr_gray_wr_r[3] rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
1 1
.names rx_fifo.wr_addr_gray_rd_r[2] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
1 1
.names rx_fifo.rd_addr[2] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
1 1
.names rx_fifo.rd_addr[3] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
1 1
.names smi_ctrl_ins.r_smi_test_count[2] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[2]
1 1
.names io_ctrl_ins.led0_state io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[0]
1 1
.names i_button_SB_LUT4_I1_I2[0] io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[1]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_i.0.1_RDATA_2[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.1_RDATA_2[3]
1 1
.names rx_fifo.wr_addr_gray_rd_r[1] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names rx_fifo.rd_addr[1] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names rx_fifo.rd_addr[2] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names rx_fifo.rd_addr_gray_wr_r[5] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[4] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[5] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[2]
1 1
.names spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[1]
1 1
.names io_ctrl_ins.i_cs smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
1 1
.names rx_fifo.wr_addr_gray_rd_r[8] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
1 1
.names rx_fifo.rd_addr_gray[9] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
1 1
.names rx_fifo.wr_addr_gray_rd_r[9] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[2]
1 1
.names lvds_rx_09_inst.o_fifo_data[14] sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[0]
1 1
.names lvds_rx_24_inst.o_fifo_data[14] sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[1]
1 1
.names io_pmod[6] sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[2]
1 1
.names spi_if_ins.o_ioc[1] io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
1 1
.names io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.1_RDATA[2]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_i.0.1_RDATA[3]
1 1
.names rx_fifo.wr_addr_gray_rd_r[1] rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
1 1
.names io_ctrl_ins.rf_mode[0] io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
1 1
.names smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[0] io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
1 1
.names lvds_rx_09_inst.r_state_if[1] w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
1 1
.names lvds_rx_09_inst.r_state_if[0] w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
1 1
.names i_rst_b w_lvds_rx_09_d0_SB_LUT4_I2_O[3]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_q.0.0_RDATA_1[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_q.0.0_RDATA_1[3]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_q.0.1_RDATA[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_q.0.1_RDATA[3]
1 1
.names rx_fifo.wr_addr_gray_rd_r[5] rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
1 1
.names rx_fifo.wr_addr_gray_rd_r[7] rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
1 1
.names spi_if_ins.state_if[2] spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
1 1
.names rx_fifo.rd_addr_gray_wr_r[1] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
1 1
.names rx_fifo.wr_addr[1] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
1 1
.names io_ctrl_ins.pmod_dir_state[2] io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
1 1
.names io_ctrl_ins.pmod_dir_state[6] io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
1 1
.names io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
1 1
.names sys_ctrl_ins.i_cs io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
1 1
.names spi_if_ins.o_fetch_cmd io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
1 1
.names smi_ctrl_ins.r_smi_test_count[3] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[2]
1 1
.names io_ctrl_ins.o_data_out_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
1 1
.names smi_ctrl_ins.r_smi_test_count[7] smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
1 1
.names io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[2] io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names spi_if_ins.o_ioc[1] io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names spi_if_ins.o_ioc[0] io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names rx_fifo.wr_addr_gray_rd_r[2] rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[1]
1 1
.names rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2] rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
1 1
.names rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3] rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
1 1
.names lvds_rx_24_inst.r_state_if[1] w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
1 1
.names lvds_rx_24_inst.r_state_if[0] w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
1 1
.names spi_if_ins.spi.o_rx_byte[7] spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
1 1
.names rx_fifo.rd_addr_gray_wr_r[3] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_i.0.0_RDATA_2[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.0_RDATA_2[3]
1 1
.names lvds_rx_24_inst.r_state_if[1] lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
1 1
.names lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1] lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
1 1
.names lvds_rx_24_inst.r_state_if[0] lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
1 1
.names rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
1 1
.names rx_fifo.wr_addr_gray_rd_r[4] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
1 1
.names rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[8] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
1 1
.names rx_fifo.rd_addr_gray_wr_r[9] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
1 1
.names io_pmod[0] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[3]
1 1
.names lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[0]
1 1
.names lvds_rx_24_inst.r_state_if[0] lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2]
1 1
.names lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[3]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] rx_fifo.mem_q.0.0_RDATA[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_q.0.0_RDATA[3]
1 1
.names spi_if_ins.spi.o_rx_data_valid spi_if_ins.state_if_SB_DFFESR_Q_D[0]
1 1
.names lvds_rx_09_inst.r_state_if[1] w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
1 1
.names lvds_rx_09_inst.r_state_if[0] w_lvds_rx_09_d1_SB_LUT4_I2_O[2]
1 1
.names io_ctrl_ins.rf_mode[1] io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
1 1
.names io_ctrl_ins.rf_pin_state[5] io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
1 1
.names rx_fifo.rd_addr_gray_wr_r[2] rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[2]
1 1
.names spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1] i_button_SB_LUT4_I1_I2[1]
1 1
.names i_rst_b i_button_SB_LUT4_I1_I2[2]
1 1
.names smi_ctrl_ins.i_cs i_button_SB_LUT4_I1_I2[3]
1 1
.names i_config[0] io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[0]
1 1
.names i_button_SB_LUT4_I1_I2[0] io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[1]
1 1
.names i_button_SB_LUT4_I1_I2[0] io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
1 1
.names i_config[3] io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
1 1
.names smi_ctrl_ins.r_smi_test_count[6] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names io_ctrl_ins.pmod_dir_state[5] io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
1 1
.names io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
1 1
.names sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[1] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
1 1
.names smi_ctrl_ins.r_smi_test_count[0] smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[3]
1 1
.names lvds_rx_09_inst.r_state_if[1] lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
1 1
.names w_lvds_rx_09_d0 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_q.0.0_RDATA_2[2]
1 1
.names io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names rx_fifo.rd_addr[5] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names rx_fifo.rd_addr_gray_wr_r[2] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
1 1
.names io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2] io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
1 1
.names spi_if_ins.state_if_SB_DFFESR_Q_D[2] spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[0]
1 1
.names i_rst_b spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[1]
1 1
.names rx_fifo.wr_addr_gray_rd_r[5] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
1 1
.names rx_fifo.rd_addr[6] io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
1 1
.names io_ctrl_ins.led1_state io_ctrl_ins.led1_state_SB_LUT4_I0_I2[0]
1 1
.names i_button_SB_LUT4_I1_I2[0] io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.0_RDATA_3[2]
1 1
.names smi_ctrl_ins.int_cnt[3] rx_fifo.mem_i.0.0_RDATA_3[3]
1 1
.names spi_if_ins.spi.o_rx_data_valid spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
1 1
.names spi_if_ins.state_if_SB_DFFESR_Q_D[2] spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
1 1
.names i_rst_b spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
1 1
.names smi_ctrl_ins.int_cnt[4] rx_fifo.mem_i.0.2_RDATA[2]
1 1
.names lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[0]
1 1
.names lvds_rx_09_inst.r_state_if[0] lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2]
1 1
.names lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0] lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[3]
1 1
.names rx_fifo.wr_addr_gray_rd_r[6] rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
1 1
.names io_pmod[1] rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
1 1
.names rx_fifo.rd_addr_gray_wr_r[0] rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
1 1
.names spi_if_ins.spi.r_tx_bit_count[1] spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names io_ctrl_ins.pmod_dir_state[4] io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
1 1
.names io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[0] io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
1 1
.names i_button_SB_LUT4_I1_I2[0] io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names i_config[2] io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names smi_ctrl_ins.r_smi_test_count[4] sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[2]
1 1
.names sys_ctrl_ins.debug_smi_test sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[3]
1 1
.names io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0] io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
1 1
.names io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2] io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
1 1
.names spi_if_ins.r_tx_byte[7] spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2] spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
1 1
.names $true lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[0]
1 1
.names lvds_rx_09_inst.r_phase_count[0] lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[1]
1 1
.names $true lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[0]
1 1
.names lvds_rx_24_inst.r_phase_count[0] lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[1]
1 1
.names $false rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[0]
1 1
.names rx_fifo.wr_addr[0] rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[1]
1 1
.names $false rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[0]
1 1
.names rx_fifo.wr_addr[1] rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[1]
1 1
.names $false rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[0]
1 1
.names rx_fifo.rd_addr[0] rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[1]
1 1
.names $false spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names spi_if_ins.spi.r_rx_bit_count[0] spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names spi_if_ins.spi.r_rx_bit_count[1] spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_2_D[1]
1 1
.names spi_if_ins.spi.r_rx_bit_count[2] spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_2_D[2]
1 1
.names spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_2_D[0] spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D[0]
1 1
.names $true spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names spi_if_ins.spi.r_tx_bit_count[0] spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[0]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[1]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[2]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[4]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[5]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[7]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[8]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[10]
1 1
.names $false spi_if_ins.o_cs_SB_DFFESR_Q_D[11]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[0]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[1]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[2]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[3]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[4]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[5]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[6]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[7]
1 1
.names r_tx_data_SB_DFFESR_Q_5_D[15] r_tx_data_SB_DFFESR_Q_5_D[8]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[9]
1 1
.names r_tx_data_SB_DFFESR_Q_5_D[15] r_tx_data_SB_DFFESR_Q_5_D[10]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[11]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[12]
1 1
.names r_tx_data_SB_DFFESR_Q_5_D[15] r_tx_data_SB_DFFESR_Q_5_D[13]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[14]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[18]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[19]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[20]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[21]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[22]
1 1
.names $false r_tx_data_SB_DFFESR_Q_5_D[23]
1 1
.names r_tx_data_SB_DFFESR_Q_5_D[27] smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[3]
1 1
.names r_tx_data_SB_DFFESR_Q_5_D[28] smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[4]
1 1
.names r_tx_data_SB_DFFESR_Q_5_D[30] smi_ctrl_ins.o_data_out_SB_LUT4_I0_1_O[6]
1 1
.names rx_fifo.mem_q.0.1_RDATA_2[0] rx_fifo.mem_q.0.1_RDATA_3[1]
1 1
.names rx_fifo.mem_q.0.1_RDATA_1[1] rx_fifo.mem_q.0.1_RDATA_3[5]
1 1
.names rx_fifo.mem_i.0.1_RDATA_1[0] rx_fifo.mem_q.0.1_RDATA_3[9]
1 1
.names rx_fifo.mem_q.0.1_RDATA[0] rx_fifo.mem_q.0.1_RDATA_3[13]
1 1
.names rx_fifo.mem_q.0.0_RDATA_2[0] rx_fifo.mem_q.0.0_RDATA_3[1]
1 1
.names rx_fifo.mem_q.0.0_RDATA_1[1] rx_fifo.mem_q.0.0_RDATA_3[5]
1 1
.names rx_fifo.mem_i.0.0_RDATA_1[0] rx_fifo.mem_q.0.0_RDATA_3[9]
1 1
.names rx_fifo.mem_q.0.0_RDATA[0] rx_fifo.mem_q.0.0_RDATA_3[13]
1 1
.names rx_fifo.mem_i.0.0_RDATA_3[0] rx_fifo.mem_i.0.0_RDATA_4[1]
1 1
.names rx_fifo.mem_i.0.0_RDATA_2[0] rx_fifo.mem_i.0.0_RDATA_4[5]
1 1
.names rx_fifo.mem_i.0.0_RDATA_1[1] rx_fifo.mem_i.0.0_RDATA_4[9]
1 1
.names rx_fifo.mem_i.0.0_RDATA[0] rx_fifo.mem_i.0.0_RDATA_4[13]
1 1
.names rx_fifo.mem_i.0.1_RDATA_3[1] rx_fifo.mem_i.0.3_RDATA_1[1]
1 1
.names rx_fifo.mem_i.0.1_RDATA_2[1] rx_fifo.mem_i.0.3_RDATA_1[5]
1 1
.names rx_fifo.mem_i.0.3_RDATA[1] rx_fifo.mem_i.0.3_RDATA_1[9]
1 1
.names rx_fifo.mem_i.0.1_RDATA[1] rx_fifo.mem_i.0.3_RDATA_1[13]
1 1
.names rx_fifo.mem_i.0.0_RDATA_3[1] rx_fifo.mem_i.0.2_RDATA_1[1]
1 1
.names rx_fifo.mem_i.0.0_RDATA_2[1] rx_fifo.mem_i.0.2_RDATA_1[5]
1 1
.names rx_fifo.mem_i.0.2_RDATA[1] rx_fifo.mem_i.0.2_RDATA_1[9]
1 1
.names rx_fifo.mem_i.0.0_RDATA[1] rx_fifo.mem_i.0.2_RDATA_1[13]
1 1
.names rx_fifo.mem_i.0.1_RDATA_3[0] rx_fifo.mem_i.0.1_RDATA_4[1]
1 1
.names rx_fifo.mem_i.0.1_RDATA_2[0] rx_fifo.mem_i.0.1_RDATA_4[5]
1 1
.names rx_fifo.mem_i.0.1_RDATA_1[1] rx_fifo.mem_i.0.1_RDATA_4[9]
1 1
.names rx_fifo.mem_i.0.1_RDATA[0] rx_fifo.mem_i.0.1_RDATA_4[13]
1 1
.names rx_fifo.mem_q.0.1_RDATA_2[1] rx_fifo.mem_q.0.3_RDATA[1]
1 1
.names rx_fifo.mem_q.0.1_RDATA_1[0] rx_fifo.mem_q.0.3_RDATA[5]
1 1
.names rx_fifo.mem_i.0.3_RDATA[0] rx_fifo.mem_q.0.3_RDATA[9]
1 1
.names rx_fifo.mem_q.0.1_RDATA[1] rx_fifo.mem_q.0.3_RDATA[13]
1 1
.names rx_fifo.mem_q.0.0_RDATA_2[1] rx_fifo.mem_q.0.2_RDATA[1]
1 1
.names rx_fifo.mem_q.0.0_RDATA_1[0] rx_fifo.mem_q.0.2_RDATA[5]
1 1
.names rx_fifo.mem_i.0.2_RDATA[0] rx_fifo.mem_q.0.2_RDATA[9]
1 1
.names rx_fifo.mem_q.0.0_RDATA[1] rx_fifo.mem_q.0.2_RDATA[13]
1 1
.names io_pmod[6] channel
1 1
.names spi_if_ins.spi.o_spi_miso int_miso
1 1
.names i_button io_ctrl_ins.i_button
1 1
.names i_config[0] io_ctrl_ins.i_config[0]
1 1
.names i_config[1] io_ctrl_ins.i_config[1]
1 1
.names i_config[2] io_ctrl_ins.i_config[2]
1 1
.names i_config[3] io_ctrl_ins.i_config[3]
1 1
.names spi_if_ins.o_data_in[0] io_ctrl_ins.i_data_in[0]
1 1
.names spi_if_ins.o_data_in[1] io_ctrl_ins.i_data_in[1]
1 1
.names spi_if_ins.o_data_in[2] io_ctrl_ins.i_data_in[2]
1 1
.names spi_if_ins.o_data_in[3] io_ctrl_ins.i_data_in[3]
1 1
.names spi_if_ins.o_data_in[4] io_ctrl_ins.i_data_in[4]
1 1
.names spi_if_ins.o_data_in[5] io_ctrl_ins.i_data_in[5]
1 1
.names spi_if_ins.o_data_in[6] io_ctrl_ins.i_data_in[6]
1 1
.names spi_if_ins.o_data_in[7] io_ctrl_ins.i_data_in[7]
1 1
.names spi_if_ins.o_fetch_cmd io_ctrl_ins.i_fetch_cmd
1 1
.names spi_if_ins.o_ioc[0] io_ctrl_ins.i_ioc[0]
1 1
.names spi_if_ins.o_ioc[1] io_ctrl_ins.i_ioc[1]
1 1
.names spi_if_ins.o_ioc[2] io_ctrl_ins.i_ioc[2]
1 1
.names spi_if_ins.o_ioc[3] io_ctrl_ins.i_ioc[3]
1 1
.names spi_if_ins.o_ioc[4] io_ctrl_ins.i_ioc[4]
1 1
.names spi_if_ins.o_load_cmd io_ctrl_ins.i_load_cmd
1 1
.names i_rst_b io_ctrl_ins.i_rst_b
1 1
.names r_counter io_ctrl_ins.i_sys_clk
1 1
.names io_ctrl_ins.led0_state io_ctrl_ins.o_led0
1 1
.names io_ctrl_ins.led1_state io_ctrl_ins.o_led1
1 1
.names $true io_ctrl_ins.o_mixer_en
1 1
.names $false io_ctrl_ins.o_mixer_fm
1 1
.names io_ctrl_ins.pmod_state[0] io_ctrl_ins.o_pmod[0]
1 1
.names io_ctrl_ins.pmod_state[1] io_ctrl_ins.o_pmod[1]
1 1
.names io_ctrl_ins.pmod_state[2] io_ctrl_ins.o_pmod[2]
1 1
.names io_ctrl_ins.pmod_state[3] io_ctrl_ins.o_pmod[3]
1 1
.names io_ctrl_ins.pmod_state[4] io_ctrl_ins.o_pmod[4]
1 1
.names io_ctrl_ins.pmod_state[5] io_ctrl_ins.o_pmod[5]
1 1
.names io_ctrl_ins.pmod_state[6] io_ctrl_ins.o_pmod[6]
1 1
.names io_ctrl_ins.pmod_state[7] io_ctrl_ins.o_pmod[7]
1 1
.names io_ctrl_ins.rx_h_state io_ctrl_ins.o_rx_h_tx_l
1 1
.names io_ctrl_ins.rx_h_b_state io_ctrl_ins.o_rx_h_tx_l_b
1 1
.names io_ctrl_ins.lna_rx_shutdown_state io_ctrl_ins.o_shdn_rx_lna
1 1
.names io_ctrl_ins.lna_tx_shutdown_state io_ctrl_ins.o_shdn_tx_lna
1 1
.names io_ctrl_ins.tr_vc_1_state io_ctrl_ins.o_tr_vc1
1 1
.names io_ctrl_ins.tr_vc_1_b_state io_ctrl_ins.o_tr_vc1_b
1 1
.names io_ctrl_ins.tr_vc_2_state io_ctrl_ins.o_tr_vc2
1 1
.names i_smi_a2 io_pmod[5]
1 1
.names lvds_rx_09_inst.i_ddr_clk lvds_clock
1 1
.names lvds_rx_09_inst.i_ddr_clk lvds_clock_buf
1 1
.names w_lvds_rx_09_d0 lvds_rx_09_inst.i_ddr_data[0]
1 1
.names w_lvds_rx_09_d1 lvds_rx_09_inst.i_ddr_data[1]
1 1
.names io_pmod[3] lvds_rx_09_inst.i_fifo_full
1 1
.names i_rst_b lvds_rx_09_inst.i_rst_b
1 1
.names $false lvds_rx_09_inst.i_sync_input
1 1
.names lvds_rx_09_inst.r_state_if[0] lvds_rx_09_inst.o_debug_state[0]
1 1
.names lvds_rx_09_inst.r_state_if[1] lvds_rx_09_inst.o_debug_state[1]
1 1
.names lvds_rx_09_inst.i_ddr_clk lvds_rx_09_inst.o_fifo_write_clk
1 1
.names $false lvds_rx_09_inst.r_sync_input
1 1
.names lvds_rx_09_inst.i_ddr_clk lvds_rx_24_inst.i_ddr_clk
1 1
.names io_pmod[3] lvds_rx_24_inst.i_fifo_full
1 1
.names i_rst_b lvds_rx_24_inst.i_rst_b
1 1
.names $false lvds_rx_24_inst.i_sync_input
1 1
.names lvds_rx_24_inst.r_state_if[0] lvds_rx_24_inst.o_debug_state[0]
1 1
.names lvds_rx_24_inst.r_state_if[1] lvds_rx_24_inst.o_debug_state[1]
1 1
.names lvds_rx_09_inst.i_ddr_clk lvds_rx_24_inst.o_fifo_write_clk
1 1
.names $false lvds_rx_24_inst.r_sync_input
1 1
.names $undef o_iq_tx_clk_n
1 1
.names $undef o_iq_tx_clk_p
1 1
.names $undef o_iq_tx_n
1 1
.names $undef o_iq_tx_p
1 1
.names io_ctrl_ins.led0_state o_led0
1 1
.names io_ctrl_ins.led1_state o_led1
1 1
.names $true o_mixer_en
1 1
.names $false o_mixer_fm
1 1
.names io_ctrl_ins.rx_h_state o_rx_h_tx_l
1 1
.names io_ctrl_ins.rx_h_b_state o_rx_h_tx_l_b
1 1
.names io_ctrl_ins.lna_rx_shutdown_state o_shdn_rx_lna
1 1
.names io_ctrl_ins.lna_tx_shutdown_state o_shdn_tx_lna
1 1
.names io_pmod[2] o_smi_read_req
1 1
.names $undef o_smi_write_req
1 1
.names io_ctrl_ins.tr_vc_1_state o_tr_vc1
1 1
.names io_ctrl_ins.tr_vc_1_b_state o_tr_vc1_b
1 1
.names io_ctrl_ins.tr_vc_2_state o_tr_vc2
1 1
.names $true rx_fifo.debug_buffer[0]
1 1
.names $false rx_fifo.debug_buffer[1]
1 1
.names $false rx_fifo.debug_buffer[2]
1 1
.names $false rx_fifo.debug_buffer[3]
1 1
.names $false rx_fifo.debug_buffer[4]
1 1
.names $false rx_fifo.debug_buffer[5]
1 1
.names $false rx_fifo.debug_buffer[6]
1 1
.names $false rx_fifo.debug_buffer[7]
1 1
.names $true rx_fifo.debug_buffer[8]
1 1
.names $true rx_fifo.debug_buffer[9]
1 1
.names $true rx_fifo.debug_buffer[10]
1 1
.names $true rx_fifo.debug_buffer[11]
1 1
.names $false rx_fifo.debug_buffer[12]
1 1
.names $true rx_fifo.debug_buffer[13]
1 1
.names $true rx_fifo.debug_buffer[14]
1 1
.names $true rx_fifo.debug_buffer[15]
1 1
.names $true rx_fifo.debug_buffer[16]
1 1
.names $false rx_fifo.debug_buffer[17]
1 1
.names $true rx_fifo.debug_buffer[18]
1 1
.names $true rx_fifo.debug_buffer[19]
1 1
.names $false rx_fifo.debug_buffer[20]
1 1
.names $false rx_fifo.debug_buffer[21]
1 1
.names $true rx_fifo.debug_buffer[22]
1 1
.names $true rx_fifo.debug_buffer[23]
1 1
.names $true rx_fifo.debug_buffer[24]
1 1
.names $true rx_fifo.debug_buffer[25]
1 1
.names $false rx_fifo.debug_buffer[26]
1 1
.names $true rx_fifo.debug_buffer[27]
1 1
.names $false rx_fifo.debug_buffer[28]
1 1
.names $true rx_fifo.debug_buffer[29]
1 1
.names $false rx_fifo.debug_buffer[30]
1 1
.names $true rx_fifo.debug_buffer[31]
1 1
.names sys_ctrl_ins.debug_fifo_pull rx_fifo.debug_pull
1 1
.names sys_ctrl_ins.debug_fifo_push rx_fifo.debug_push
1 1
.names io_pmod[4] rx_fifo.empty_o
1 1
.names io_pmod[3] rx_fifo.full_o
1 1
.names rx_fifo.rd_addr_gray[9] rx_fifo.rd_addr[9]
1 1
.names r_counter rx_fifo.rd_clk_i
1 1
.names io_pmod[1] rx_fifo.rd_en_i
1 1
.names i_rst_b rx_fifo.rd_rst_b_i
1 1
.names rx_fifo.wr_addr_gray[9] rx_fifo.wr_addr[9]
1 1
.names lvds_rx_09_inst.i_ddr_clk rx_fifo.wr_clk_i
1 1
.names io_pmod[0] rx_fifo.wr_en_i
1 1
.names i_rst_b rx_fifo.wr_rst_b_i
1 1
.names spi_if_ins.o_data_in[0] smi_ctrl_ins.i_data_in[0]
1 1
.names spi_if_ins.o_data_in[1] smi_ctrl_ins.i_data_in[1]
1 1
.names spi_if_ins.o_data_in[2] smi_ctrl_ins.i_data_in[2]
1 1
.names spi_if_ins.o_data_in[3] smi_ctrl_ins.i_data_in[3]
1 1
.names spi_if_ins.o_data_in[4] smi_ctrl_ins.i_data_in[4]
1 1
.names spi_if_ins.o_data_in[5] smi_ctrl_ins.i_data_in[5]
1 1
.names spi_if_ins.o_data_in[6] smi_ctrl_ins.i_data_in[6]
1 1
.names spi_if_ins.o_data_in[7] smi_ctrl_ins.i_data_in[7]
1 1
.names i_glob_clock smi_ctrl_ins.i_fast_clk
1 1
.names spi_if_ins.o_fetch_cmd smi_ctrl_ins.i_fetch_cmd
1 1
.names io_pmod[4] smi_ctrl_ins.i_fifo_empty
1 1
.names io_pmod[3] smi_ctrl_ins.i_fifo_full
1 1
.names spi_if_ins.o_ioc[0] smi_ctrl_ins.i_ioc[0]
1 1
.names spi_if_ins.o_ioc[1] smi_ctrl_ins.i_ioc[1]
1 1
.names spi_if_ins.o_ioc[2] smi_ctrl_ins.i_ioc[2]
1 1
.names spi_if_ins.o_ioc[3] smi_ctrl_ins.i_ioc[3]
1 1
.names spi_if_ins.o_ioc[4] smi_ctrl_ins.i_ioc[4]
1 1
.names spi_if_ins.o_load_cmd smi_ctrl_ins.i_load_cmd
1 1
.names i_rst_b smi_ctrl_ins.i_rst_b
1 1
.names io_smi_data[0] smi_ctrl_ins.i_smi_data_in[0]
1 1
.names io_smi_data[1] smi_ctrl_ins.i_smi_data_in[1]
1 1
.names io_smi_data[2] smi_ctrl_ins.i_smi_data_in[2]
1 1
.names io_smi_data[3] smi_ctrl_ins.i_smi_data_in[3]
1 1
.names io_smi_data[4] smi_ctrl_ins.i_smi_data_in[4]
1 1
.names io_smi_data[5] smi_ctrl_ins.i_smi_data_in[5]
1 1
.names io_smi_data[6] smi_ctrl_ins.i_smi_data_in[6]
1 1
.names io_smi_data[7] smi_ctrl_ins.i_smi_data_in[7]
1 1
.names i_smi_soe_se smi_ctrl_ins.i_smi_soe_se
1 1
.names i_smi_swe_srw smi_ctrl_ins.i_smi_swe_srw
1 1
.names sys_ctrl_ins.debug_smi_test smi_ctrl_ins.i_smi_test
1 1
.names r_counter smi_ctrl_ins.i_sys_clk
1 1
.names $true smi_ctrl_ins.int_cnt[0]
1 1
.names $true smi_ctrl_ins.int_cnt[1]
1 1
.names $true smi_ctrl_ins.int_cnt[2]
1 1
.names io_pmod[6] smi_ctrl_ins.o_channel
1 1
.names $false smi_ctrl_ins.o_data_out[2]
1 1
.names $false smi_ctrl_ins.o_data_out[3]
1 1
.names $false smi_ctrl_ins.o_data_out[4]
1 1
.names $false smi_ctrl_ins.o_data_out[5]
1 1
.names $false smi_ctrl_ins.o_data_out[6]
1 1
.names $false smi_ctrl_ins.o_data_out[7]
1 1
.names io_pmod[1] smi_ctrl_ins.o_fifo_pull
1 1
.names io_pmod[2] smi_ctrl_ins.o_smi_read_req
1 1
.names $undef smi_ctrl_ins.o_smi_write_req
1 1
.names io_pmod[6] smi_ctrl_ins.r_channel
1 1
.names r_tx_data[0] spi_if_ins.i_data_out[0]
1 1
.names r_tx_data[1] spi_if_ins.i_data_out[1]
1 1
.names r_tx_data[2] spi_if_ins.i_data_out[2]
1 1
.names r_tx_data[3] spi_if_ins.i_data_out[3]
1 1
.names r_tx_data[4] spi_if_ins.i_data_out[4]
1 1
.names r_tx_data[5] spi_if_ins.i_data_out[5]
1 1
.names r_tx_data[6] spi_if_ins.i_data_out[6]
1 1
.names r_tx_data[7] spi_if_ins.i_data_out[7]
1 1
.names i_rst_b spi_if_ins.i_rst_b
1 1
.names i_ss spi_if_ins.i_spi_cs_b
1 1
.names i_mosi spi_if_ins.i_spi_mosi
1 1
.names i_sck spi_if_ins.i_spi_sck
1 1
.names r_counter spi_if_ins.i_sys_clk
1 1
.names sys_ctrl_ins.i_cs spi_if_ins.o_cs[0]
1 1
.names io_ctrl_ins.i_cs spi_if_ins.o_cs[1]
1 1
.names smi_ctrl_ins.i_cs spi_if_ins.o_cs[2]
1 1
.names spi_if_ins.spi.o_spi_miso spi_if_ins.o_spi_miso
1 1
.names i_ss spi_if_ins.spi.i_spi_cs_b
1 1
.names i_mosi spi_if_ins.spi.i_spi_mosi
1 1
.names i_sck spi_if_ins.spi.i_spi_sck
1 1
.names r_counter spi_if_ins.spi.i_sys_clk
1 1
.names spi_if_ins.r_tx_byte[0] spi_if_ins.spi.i_tx_byte[0]
1 1
.names spi_if_ins.r_tx_byte[1] spi_if_ins.spi.i_tx_byte[1]
1 1
.names spi_if_ins.r_tx_byte[2] spi_if_ins.spi.i_tx_byte[2]
1 1
.names spi_if_ins.r_tx_byte[3] spi_if_ins.spi.i_tx_byte[3]
1 1
.names spi_if_ins.r_tx_byte[4] spi_if_ins.spi.i_tx_byte[4]
1 1
.names spi_if_ins.r_tx_byte[5] spi_if_ins.spi.i_tx_byte[5]
1 1
.names spi_if_ins.r_tx_byte[6] spi_if_ins.spi.i_tx_byte[6]
1 1
.names spi_if_ins.r_tx_byte[7] spi_if_ins.spi.i_tx_byte[7]
1 1
.names spi_if_ins.r_tx_data_valid spi_if_ins.spi.i_tx_data_valid
1 1
.names $undef spi_if_ins.spi.r_temp_rx_byte[7]
1 1
.names spi_if_ins.spi.o_rx_byte[0] spi_if_ins.w_rx_data[0]
1 1
.names spi_if_ins.spi.o_rx_byte[1] spi_if_ins.w_rx_data[1]
1 1
.names spi_if_ins.spi.o_rx_byte[2] spi_if_ins.w_rx_data[2]
1 1
.names spi_if_ins.spi.o_rx_byte[3] spi_if_ins.w_rx_data[3]
1 1
.names spi_if_ins.spi.o_rx_byte[4] spi_if_ins.w_rx_data[4]
1 1
.names spi_if_ins.spi.o_rx_byte[5] spi_if_ins.w_rx_data[5]
1 1
.names spi_if_ins.spi.o_rx_byte[6] spi_if_ins.w_rx_data[6]
1 1
.names spi_if_ins.spi.o_rx_byte[7] spi_if_ins.w_rx_data[7]
1 1
.names spi_if_ins.spi.o_rx_data_valid spi_if_ins.w_rx_data_valid
1 1
.names spi_if_ins.o_data_in[0] sys_ctrl_ins.i_data_in[0]
1 1
.names spi_if_ins.o_data_in[1] sys_ctrl_ins.i_data_in[1]
1 1
.names spi_if_ins.o_data_in[2] sys_ctrl_ins.i_data_in[2]
1 1
.names spi_if_ins.o_data_in[3] sys_ctrl_ins.i_data_in[3]
1 1
.names spi_if_ins.o_data_in[4] sys_ctrl_ins.i_data_in[4]
1 1
.names spi_if_ins.o_data_in[5] sys_ctrl_ins.i_data_in[5]
1 1
.names spi_if_ins.o_data_in[6] sys_ctrl_ins.i_data_in[6]
1 1
.names spi_if_ins.o_data_in[7] sys_ctrl_ins.i_data_in[7]
1 1
.names $false sys_ctrl_ins.i_error_list[0]
1 1
.names $false sys_ctrl_ins.i_error_list[1]
1 1
.names $false sys_ctrl_ins.i_error_list[2]
1 1
.names $false sys_ctrl_ins.i_error_list[3]
1 1
.names $false sys_ctrl_ins.i_error_list[4]
1 1
.names $false sys_ctrl_ins.i_error_list[5]
1 1
.names $false sys_ctrl_ins.i_error_list[6]
1 1
.names $false sys_ctrl_ins.i_error_list[7]
1 1
.names spi_if_ins.o_fetch_cmd sys_ctrl_ins.i_fetch_cmd
1 1
.names spi_if_ins.o_ioc[0] sys_ctrl_ins.i_ioc[0]
1 1
.names spi_if_ins.o_ioc[1] sys_ctrl_ins.i_ioc[1]
1 1
.names spi_if_ins.o_ioc[2] sys_ctrl_ins.i_ioc[2]
1 1
.names spi_if_ins.o_ioc[3] sys_ctrl_ins.i_ioc[3]
1 1
.names spi_if_ins.o_ioc[4] sys_ctrl_ins.i_ioc[4]
1 1
.names spi_if_ins.o_load_cmd sys_ctrl_ins.i_load_cmd
1 1
.names i_rst_b sys_ctrl_ins.i_rst_b
1 1
.names r_counter sys_ctrl_ins.i_sys_clk
1 1
.names $false sys_ctrl_ins.o_data_out[1]
1 1
.names $false sys_ctrl_ins.o_data_out[2]
1 1
.names $false sys_ctrl_ins.o_data_out[3]
1 1
.names $false sys_ctrl_ins.o_data_out[4]
1 1
.names $false sys_ctrl_ins.o_data_out[5]
1 1
.names $false sys_ctrl_ins.o_data_out[6]
1 1
.names $false sys_ctrl_ins.o_data_out[7]
1 1
.names sys_ctrl_ins.debug_fifo_pull sys_ctrl_ins.o_debug_fifo_pull
1 1
.names sys_ctrl_ins.debug_fifo_push sys_ctrl_ins.o_debug_fifo_push
1 1
.names sys_ctrl_ins.debug_smi_test sys_ctrl_ins.o_debug_smi_test
1 1
.names r_counter w_clock_sys
1 1
.names sys_ctrl_ins.i_cs w_cs[0]
1 1
.names io_ctrl_ins.i_cs w_cs[1]
1 1
.names smi_ctrl_ins.i_cs w_cs[2]
1 1
.names spi_if_ins.o_cs[3] w_cs[3]
1 1
.names sys_ctrl_ins.debug_fifo_pull w_debug_fifo_pull
1 1
.names sys_ctrl_ins.debug_fifo_push w_debug_fifo_push
1 1
.names sys_ctrl_ins.debug_smi_test w_debug_smi_test
1 1
.names spi_if_ins.o_fetch_cmd w_fetch
1 1
.names spi_if_ins.o_ioc[0] w_ioc[0]
1 1
.names spi_if_ins.o_ioc[1] w_ioc[1]
1 1
.names spi_if_ins.o_ioc[2] w_ioc[2]
1 1
.names spi_if_ins.o_ioc[3] w_ioc[3]
1 1
.names spi_if_ins.o_ioc[4] w_ioc[4]
1 1
.names spi_if_ins.o_load_cmd w_load
1 1
.names lvds_rx_09_inst.o_fifo_data[0] w_rx_09_fifo_data[0]
1 1
.names lvds_rx_09_inst.o_fifo_data[1] w_rx_09_fifo_data[1]
1 1
.names lvds_rx_09_inst.o_fifo_data[2] w_rx_09_fifo_data[2]
1 1
.names lvds_rx_09_inst.o_fifo_data[3] w_rx_09_fifo_data[3]
1 1
.names lvds_rx_09_inst.o_fifo_data[4] w_rx_09_fifo_data[4]
1 1
.names lvds_rx_09_inst.o_fifo_data[5] w_rx_09_fifo_data[5]
1 1
.names lvds_rx_09_inst.o_fifo_data[6] w_rx_09_fifo_data[6]
1 1
.names lvds_rx_09_inst.o_fifo_data[7] w_rx_09_fifo_data[7]
1 1
.names lvds_rx_09_inst.o_fifo_data[8] w_rx_09_fifo_data[8]
1 1
.names lvds_rx_09_inst.o_fifo_data[9] w_rx_09_fifo_data[9]
1 1
.names lvds_rx_09_inst.o_fifo_data[10] w_rx_09_fifo_data[10]
1 1
.names lvds_rx_09_inst.o_fifo_data[11] w_rx_09_fifo_data[11]
1 1
.names lvds_rx_09_inst.o_fifo_data[12] w_rx_09_fifo_data[12]
1 1
.names lvds_rx_09_inst.o_fifo_data[13] w_rx_09_fifo_data[13]
1 1
.names lvds_rx_09_inst.o_fifo_data[14] w_rx_09_fifo_data[14]
1 1
.names lvds_rx_09_inst.o_fifo_data[15] w_rx_09_fifo_data[15]
1 1
.names lvds_rx_09_inst.o_fifo_data[16] w_rx_09_fifo_data[16]
1 1
.names lvds_rx_09_inst.o_fifo_data[17] w_rx_09_fifo_data[17]
1 1
.names lvds_rx_09_inst.o_fifo_data[18] w_rx_09_fifo_data[18]
1 1
.names lvds_rx_09_inst.o_fifo_data[19] w_rx_09_fifo_data[19]
1 1
.names lvds_rx_09_inst.o_fifo_data[20] w_rx_09_fifo_data[20]
1 1
.names lvds_rx_09_inst.o_fifo_data[21] w_rx_09_fifo_data[21]
1 1
.names lvds_rx_09_inst.o_fifo_data[22] w_rx_09_fifo_data[22]
1 1
.names lvds_rx_09_inst.o_fifo_data[23] w_rx_09_fifo_data[23]
1 1
.names lvds_rx_09_inst.o_fifo_data[24] w_rx_09_fifo_data[24]
1 1
.names lvds_rx_09_inst.o_fifo_data[25] w_rx_09_fifo_data[25]
1 1
.names lvds_rx_09_inst.o_fifo_data[26] w_rx_09_fifo_data[26]
1 1
.names lvds_rx_09_inst.o_fifo_data[27] w_rx_09_fifo_data[27]
1 1
.names lvds_rx_09_inst.o_fifo_data[28] w_rx_09_fifo_data[28]
1 1
.names lvds_rx_09_inst.o_fifo_data[29] w_rx_09_fifo_data[29]
1 1
.names lvds_rx_09_inst.o_fifo_data[30] w_rx_09_fifo_data[30]
1 1
.names lvds_rx_09_inst.o_fifo_push w_rx_09_fifo_push
1 1
.names lvds_rx_09_inst.i_ddr_clk w_rx_09_fifo_write_clk
1 1
.names lvds_rx_24_inst.o_fifo_data[0] w_rx_24_fifo_data[0]
1 1
.names lvds_rx_24_inst.o_fifo_data[1] w_rx_24_fifo_data[1]
1 1
.names lvds_rx_24_inst.o_fifo_data[2] w_rx_24_fifo_data[2]
1 1
.names lvds_rx_24_inst.o_fifo_data[3] w_rx_24_fifo_data[3]
1 1
.names lvds_rx_24_inst.o_fifo_data[4] w_rx_24_fifo_data[4]
1 1
.names lvds_rx_24_inst.o_fifo_data[5] w_rx_24_fifo_data[5]
1 1
.names lvds_rx_24_inst.o_fifo_data[6] w_rx_24_fifo_data[6]
1 1
.names lvds_rx_24_inst.o_fifo_data[7] w_rx_24_fifo_data[7]
1 1
.names lvds_rx_24_inst.o_fifo_data[8] w_rx_24_fifo_data[8]
1 1
.names lvds_rx_24_inst.o_fifo_data[9] w_rx_24_fifo_data[9]
1 1
.names lvds_rx_24_inst.o_fifo_data[10] w_rx_24_fifo_data[10]
1 1
.names lvds_rx_24_inst.o_fifo_data[11] w_rx_24_fifo_data[11]
1 1
.names lvds_rx_24_inst.o_fifo_data[12] w_rx_24_fifo_data[12]
1 1
.names lvds_rx_24_inst.o_fifo_data[13] w_rx_24_fifo_data[13]
1 1
.names lvds_rx_24_inst.o_fifo_data[14] w_rx_24_fifo_data[14]
1 1
.names lvds_rx_24_inst.o_fifo_data[15] w_rx_24_fifo_data[15]
1 1
.names lvds_rx_24_inst.o_fifo_data[16] w_rx_24_fifo_data[16]
1 1
.names lvds_rx_24_inst.o_fifo_data[17] w_rx_24_fifo_data[17]
1 1
.names lvds_rx_24_inst.o_fifo_data[18] w_rx_24_fifo_data[18]
1 1
.names lvds_rx_24_inst.o_fifo_data[19] w_rx_24_fifo_data[19]
1 1
.names lvds_rx_24_inst.o_fifo_data[20] w_rx_24_fifo_data[20]
1 1
.names lvds_rx_24_inst.o_fifo_data[21] w_rx_24_fifo_data[21]
1 1
.names lvds_rx_24_inst.o_fifo_data[22] w_rx_24_fifo_data[22]
1 1
.names lvds_rx_24_inst.o_fifo_data[23] w_rx_24_fifo_data[23]
1 1
.names lvds_rx_24_inst.o_fifo_data[24] w_rx_24_fifo_data[24]
1 1
.names lvds_rx_24_inst.o_fifo_data[25] w_rx_24_fifo_data[25]
1 1
.names lvds_rx_24_inst.o_fifo_data[26] w_rx_24_fifo_data[26]
1 1
.names lvds_rx_24_inst.o_fifo_data[27] w_rx_24_fifo_data[27]
1 1
.names lvds_rx_24_inst.o_fifo_data[28] w_rx_24_fifo_data[28]
1 1
.names lvds_rx_24_inst.o_fifo_data[29] w_rx_24_fifo_data[29]
1 1
.names lvds_rx_24_inst.o_fifo_data[30] w_rx_24_fifo_data[30]
1 1
.names lvds_rx_24_inst.o_fifo_data[31] w_rx_24_fifo_data[31]
1 1
.names lvds_rx_24_inst.o_fifo_push w_rx_24_fifo_push
1 1
.names lvds_rx_09_inst.i_ddr_clk w_rx_24_fifo_write_clk
1 1
.names spi_if_ins.o_data_in[0] w_rx_data[0]
1 1
.names spi_if_ins.o_data_in[1] w_rx_data[1]
1 1
.names spi_if_ins.o_data_in[2] w_rx_data[2]
1 1
.names spi_if_ins.o_data_in[3] w_rx_data[3]
1 1
.names spi_if_ins.o_data_in[4] w_rx_data[4]
1 1
.names spi_if_ins.o_data_in[5] w_rx_data[5]
1 1
.names spi_if_ins.o_data_in[6] w_rx_data[6]
1 1
.names spi_if_ins.o_data_in[7] w_rx_data[7]
1 1
.names io_pmod[4] w_rx_fifo_empty
1 1
.names io_pmod[3] w_rx_fifo_full
1 1
.names io_pmod[1] w_rx_fifo_pull
1 1
.names io_pmod[0] w_rx_fifo_push
1 1
.names lvds_rx_09_inst.i_ddr_clk w_rx_fifo_write_clk
1 1
.names io_smi_data[0] w_smi_data_input[0]
1 1
.names io_smi_data[1] w_smi_data_input[1]
1 1
.names io_smi_data[2] w_smi_data_input[2]
1 1
.names io_smi_data[3] w_smi_data_input[3]
1 1
.names io_smi_data[4] w_smi_data_input[4]
1 1
.names io_smi_data[5] w_smi_data_input[5]
1 1
.names io_smi_data[6] w_smi_data_input[6]
1 1
.names io_smi_data[7] w_smi_data_input[7]
1 1
.names smi_ctrl_ins.o_smi_data_out[0] w_smi_data_output[0]
1 1
.names smi_ctrl_ins.o_smi_data_out[1] w_smi_data_output[1]
1 1
.names smi_ctrl_ins.o_smi_data_out[2] w_smi_data_output[2]
1 1
.names smi_ctrl_ins.o_smi_data_out[3] w_smi_data_output[3]
1 1
.names smi_ctrl_ins.o_smi_data_out[4] w_smi_data_output[4]
1 1
.names smi_ctrl_ins.o_smi_data_out[5] w_smi_data_output[5]
1 1
.names smi_ctrl_ins.o_smi_data_out[6] w_smi_data_output[6]
1 1
.names smi_ctrl_ins.o_smi_data_out[7] w_smi_data_output[7]
1 1
.names io_pmod[2] w_smi_read_req
1 1
.names $undef w_smi_write_req
1 1
.names io_ctrl_ins.o_data_out[0] w_tx_data_io[0]
1 1
.names io_ctrl_ins.o_data_out[1] w_tx_data_io[1]
1 1
.names io_ctrl_ins.o_data_out[2] w_tx_data_io[2]
1 1
.names io_ctrl_ins.o_data_out[3] w_tx_data_io[3]
1 1
.names io_ctrl_ins.o_data_out[4] w_tx_data_io[4]
1 1
.names io_ctrl_ins.o_data_out[5] w_tx_data_io[5]
1 1
.names io_ctrl_ins.o_data_out[6] w_tx_data_io[6]
1 1
.names io_ctrl_ins.o_data_out[7] w_tx_data_io[7]
1 1
.names smi_ctrl_ins.o_data_out[0] w_tx_data_smi[0]
1 1
.names smi_ctrl_ins.o_data_out[1] w_tx_data_smi[1]
1 1
.names sys_ctrl_ins.o_data_out[0] w_tx_data_sys[0]
1 1
.names $false w_tx_data_sys[1]
1 1
.names $false w_tx_data_sys[2]
1 1
.names $false w_tx_data_sys[3]
1 1
.names $false w_tx_data_sys[4]
1 1
.names $false w_tx_data_sys[5]
1 1
.names $false w_tx_data_sys[6]
1 1
.names $false w_tx_data_sys[7]
1 1
.end
