Advanced Micro Devices Incorporated. 2007. ATI Stream Computing Programming Guide. Available at http://www.amd.com.
Advanced Micro Devices Incorporated. 2009. Evergreen Family Instruction Set Architecture. Available at http://www.amd.com.
Advanced Micro Devices Incorporated. 2011. AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). Available at http://developer.amd.com/sdks/amdappsdk/.
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
Nathan Brookwood. 2010. AMD Fusion Family of APUs: Enabling a Superior, Immersive PC Experience. Advanced Micro Devices (AMD) White Paper.
Jichuan Chang , Gurindar S. Sohi, Cooperative cache partitioning for chip multiprocessors, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington[doi>10.1145/1274971.1275005]
Mainak Chaudhuri, Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669164]
Mainak Chaudhuri , Jayesh Gaur , Nithiyanandan Bashyam , Sreenivas Subramoney , Joseph Nuzman, Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370860]
Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. Simpoint 3.0: Faster and more flexible program analysis. Journal of Instruction Level Parallelism 7, 4, 1--28.
Intel Corporation. 2009. Intel Sandy Bridge Microarchitecture. Available at http://www.intel.com.
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Teresa L. Johnson , Daniel A. Connors , Matthew C. Merten , Wen-mei W. Hwu, Run-Time Cache Bypassing, IEEE Transactions on Computers, v.48 n.12, p.1338-1354, December 1999[doi>10.1109/12.817393]
Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010[doi>10.1109/MICRO.2010.24]
Mazen Kharbutli , Yan Solihin, Counter-Based Cache Replacement and Bypassing Algorithms, IEEE Transactions on Computers, v.57 n.4, p.433-447, April 2008[doi>10.1109/TC.2007.70816]
Khronos Group. 2009. OpenCL: The Open Standard for Parallel Programming of Heterogeneous Systems. Retrieved January 19, 2015, from http://www.khronos.org/opencl/.
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, Proceedings of the 28th annual international symposium on Computer architecture, p.144-154, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379259]
Jaekyu Lee , Hyesoon Kim, TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168947]
Jingwen Leng , Tayler Hetherington , Ahmed ElTantawy , Syed Gilani , Nam Sung Kim , Tor M. Aamodt , Vijay Janapa Reddi, GPUWattch: enabling energy optimizations in GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485964]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Haiming Liu , Michael Ferdman , Jaehyuk Huh , Doug Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.222-233, November 08-12, 2008[doi>10.1109/MICRO.2008.4771793]
R Manikantan , Kaushik Rajan , R Govindarajan, Probabilistic shared cache management (PriSM), Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Vineeth Mekkat , Anup Holey , Pen-Chung Yew , Antonia Zhai, Managing shared last-level cache in a heterogeneous multicore processor, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero, MLP-aware dynamic cache partitioning, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
NVIDIA Corporation. 2007. NVIDIA CUDA C Programming Guide. Available at http://www.nvidia.com.
Paul I Pénzes , Alain J. Martin, Energy-delay efficiency of VLSI computations, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA[doi>10.1145/505306.505330]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
Valentina Salapura , Randy Bickford , Matthias Blumrich , Arthur A. Bright , Dong Chen , Paul Coteus , Alan Gara , Mark Giampapa , Michael Gschwind , Manish Gupta , Shawn Hall , Ruud A. Haring , Philip Heidelberger , Dirk Hoenicke , Gerard V. Kopcsay , Martin Ohmacht , Rick A. Rand , Todd Takken , Pavlos Vranas, Power and performance optimization at the system level, Proceedings of the 2nd conference on Computing frontiers, p.125-132, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062262]
Valentina Salapura, Matthias Blumrich, and Alan Gara. 2008. Design and implementation of the Blue Gene/P snoop filter. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA’08). IEEE, Los Alamitos, CA, 5--14.
Cloyce D. Spradling, SPEC CPU2006 benchmark tools, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241625]
Harold S. Stone , John Turek , Joel L. Wolf, Optimal Partitioning of Cache Memory, IEEE Transactions on Computers, v.41 n.9, p.1054-1068, September 1992[doi>10.1109/12.165388]
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
Rafael Ubal , Byunghyun Jang , Perhaad Mistry , Dana Schaa , David Kaeli, Multi2Sim: a simulation framework for CPU-GPU computing, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370865]
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555778]
Yuejian Xie , Gabriel H. Loh, Scalable shared-cache management by containing thrashing workloads, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_20]
