<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: Pwm Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Pwm Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m_e70___p_w_m.html">Pulse Width Modulation Controller</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Pwm" --><table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af44b7c080ed575114213168f370af1fe"></a><!-- doxytag: member="Pwm::PWM_CLK" ref="af44b7c080ed575114213168f370af1fe" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af44b7c080ed575114213168f370af1fe">PWM_CLK</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x00) PWM Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af98a5a75cda31546c3f10d98e40b1df2"></a><!-- doxytag: member="Pwm::PWM_ENA" ref="af98a5a75cda31546c3f10d98e40b1df2" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af98a5a75cda31546c3f10d98e40b1df2">PWM_ENA</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x04) PWM Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5fa0570cb3649d0b6e68e13ea72858a"></a><!-- doxytag: member="Pwm::PWM_DIS" ref="aa5fa0570cb3649d0b6e68e13ea72858a" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">PWM_DIS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x08) PWM Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a698461997ab5f9b9b0a768cd6f35727a"></a><!-- doxytag: member="Pwm::PWM_SR" ref="a698461997ab5f9b9b0a768cd6f35727a" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a698461997ab5f9b9b0a768cd6f35727a">PWM_SR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x0C) PWM Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f7dadba0c48b75b8ae3009d4eed86b2"></a><!-- doxytag: member="Pwm::PWM_IER1" ref="a9f7dadba0c48b75b8ae3009d4eed86b2" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">PWM_IER1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad62fa8b62132f43ecad377a1a2b4e9e3"></a><!-- doxytag: member="Pwm::PWM_IDR1" ref="ad62fa8b62132f43ecad377a1a2b4e9e3" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">PWM_IDR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c3b2b816a7371aa969783b0581a07f1"></a><!-- doxytag: member="Pwm::PWM_IMR1" ref="a2c3b2b816a7371aa969783b0581a07f1" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2c3b2b816a7371aa969783b0581a07f1">PWM_IMR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad51a82155083c0a472e38ec35ead027b"></a><!-- doxytag: member="Pwm::PWM_ISR1" ref="ad51a82155083c0a472e38ec35ead027b" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad51a82155083c0a472e38ec35ead027b">PWM_ISR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4af7499a8a8c38dc36a90f07838c235c"></a><!-- doxytag: member="Pwm::PWM_SCM" ref="a4af7499a8a8c38dc36a90f07838c235c" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4af7499a8a8c38dc36a90f07838c235c">PWM_SCM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad190db63b9c3c51d3a40856f3925aeb"></a><!-- doxytag: member="Pwm::PWM_DMAR" ref="aad190db63b9c3c51d3a40856f3925aeb" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aad190db63b9c3c51d3a40856f3925aeb">PWM_DMAR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x24) PWM DMA Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a531917d3f450f7ad0d55e8a2106906fe"></a><!-- doxytag: member="Pwm::PWM_SCUC" ref="a531917d3f450f7ad0d55e8a2106906fe" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a531917d3f450f7ad0d55e8a2106906fe">PWM_SCUC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af45588bc983b3bd8b68feae558217f4f"></a><!-- doxytag: member="Pwm::PWM_SCUP" ref="af45588bc983b3bd8b68feae558217f4f" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af45588bc983b3bd8b68feae558217f4f">PWM_SCUP</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f5c3823fd1fd2427eefee31fd075e8e"></a><!-- doxytag: member="Pwm::PWM_SCUPUPD" ref="a7f5c3823fd1fd2427eefee31fd075e8e" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">PWM_SCUPUPD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa42f42c91e02a16ceae07e1ffd29b006"></a><!-- doxytag: member="Pwm::PWM_IER2" ref="aa42f42c91e02a16ceae07e1ffd29b006" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa42f42c91e02a16ceae07e1ffd29b006">PWM_IER2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64e5d011d5618d2a047b9e70dafe8a2a"></a><!-- doxytag: member="Pwm::PWM_IDR2" ref="a64e5d011d5618d2a047b9e70dafe8a2a" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">PWM_IDR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a385a537ddc9c6c395d83d95c1a06ef19"></a><!-- doxytag: member="Pwm::PWM_IMR2" ref="a385a537ddc9c6c395d83d95c1a06ef19" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a385a537ddc9c6c395d83d95c1a06ef19">PWM_IMR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a815d3fa2563b0e4d6e9d0da560689263"></a><!-- doxytag: member="Pwm::PWM_ISR2" ref="a815d3fa2563b0e4d6e9d0da560689263" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a815d3fa2563b0e4d6e9d0da560689263">PWM_ISR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab49467577b36a316a1785624f658b983"></a><!-- doxytag: member="Pwm::PWM_OOV" ref="ab49467577b36a316a1785624f658b983" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab49467577b36a316a1785624f658b983">PWM_OOV</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae849226c0b45aa1e7a4b6353970f7cc0"></a><!-- doxytag: member="Pwm::PWM_OS" ref="ae849226c0b45aa1e7a4b6353970f7cc0" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">PWM_OS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaeaaa05fb609641fb915fadcc3dc440"></a><!-- doxytag: member="Pwm::PWM_OSS" ref="aaaeaaa05fb609641fb915fadcc3dc440" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aaaeaaa05fb609641fb915fadcc3dc440">PWM_OSS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe7ebaa1b564156e7c974cc8743bf6b0"></a><!-- doxytag: member="Pwm::PWM_OSC" ref="afe7ebaa1b564156e7c974cc8743bf6b0" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">PWM_OSC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aa925947ae2f13035028966882c7887"></a><!-- doxytag: member="Pwm::PWM_OSSUPD" ref="a7aa925947ae2f13035028966882c7887" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7aa925947ae2f13035028966882c7887">PWM_OSSUPD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43a2bcdf60ea492aa45213f1e86df095"></a><!-- doxytag: member="Pwm::PWM_OSCUPD" ref="a43a2bcdf60ea492aa45213f1e86df095" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a43a2bcdf60ea492aa45213f1e86df095">PWM_OSCUPD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00025ddbc45edc6db0c57987237d2851"></a><!-- doxytag: member="Pwm::PWM_FMR" ref="a00025ddbc45edc6db0c57987237d2851" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a00025ddbc45edc6db0c57987237d2851">PWM_FMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f928b7c529e928cd4ff9607f79cd5fd"></a><!-- doxytag: member="Pwm::PWM_FSR" ref="a4f928b7c529e928cd4ff9607f79cd5fd" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">PWM_FSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbca535e1afb2eea771be902a805d603"></a><!-- doxytag: member="Pwm::PWM_FCR" ref="acbca535e1afb2eea771be902a805d603" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#acbca535e1afb2eea771be902a805d603">PWM_FCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ed48cde0dfe14386ba64aeedcfe7b1b"></a><!-- doxytag: member="Pwm::PWM_FPV1" ref="a4ed48cde0dfe14386ba64aeedcfe7b1b" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4ed48cde0dfe14386ba64aeedcfe7b1b">PWM_FPV1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89a77674da2327301735f8890839b60f"></a><!-- doxytag: member="Pwm::PWM_FPE" ref="a89a77674da2327301735f8890839b60f" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a89a77674da2327301735f8890839b60f">PWM_FPE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a439ba487e8b36134867b06bc688b57b7"></a><!-- doxytag: member="Pwm::Reserved1" ref="a439ba487e8b36134867b06bc688b57b7" args="[3]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f73618fc6f45fc2e6b5c7618d89cf7a"></a><!-- doxytag: member="Pwm::PWM_ELMR" ref="a5f73618fc6f45fc2e6b5c7618d89cf7a" args="[2]" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5f73618fc6f45fc2e6b5c7618d89cf7a">PWM_ELMR</a> [2]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed01d959c1785ef41c9f475b5fa8aa12"></a><!-- doxytag: member="Pwm::Reserved2" ref="aed01d959c1785ef41c9f475b5fa8aa12" args="[7]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [7]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7999c9cc2034e2cd8082c307bc02e070"></a><!-- doxytag: member="Pwm::PWM_SSPR" ref="a7999c9cc2034e2cd8082c307bc02e070" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7999c9cc2034e2cd8082c307bc02e070">PWM_SSPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xA0) PWM Spread Spectrum Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9eaa5140cd0ab84ba47f03090834f23c"></a><!-- doxytag: member="Pwm::PWM_SSPUP" ref="a9eaa5140cd0ab84ba47f03090834f23c" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9eaa5140cd0ab84ba47f03090834f23c">PWM_SSPUP</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xA4) PWM Spread Spectrum Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a549e6ae30b9cc15409f6290bd0482b2a"></a><!-- doxytag: member="Pwm::Reserved3" ref="a549e6ae30b9cc15409f6290bd0482b2a" args="[2]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc82466754e7003ffc6f0017aaef1b41"></a><!-- doxytag: member="Pwm::PWM_SMMR" ref="adc82466754e7003ffc6f0017aaef1b41" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#adc82466754e7003ffc6f0017aaef1b41">PWM_SMMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea90dc4f280bca0e1c87e6590fcbaeba"></a><!-- doxytag: member="Pwm::Reserved4" ref="aea90dc4f280bca0e1c87e6590fcbaeba" args="[3]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b068d9100376c38d9ea70c401a94f6b"></a><!-- doxytag: member="Pwm::PWM_FPV2" ref="a1b068d9100376c38d9ea70c401a94f6b" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a1b068d9100376c38d9ea70c401a94f6b">PWM_FPV2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xC0) PWM Fault Protection Value 2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73776db64e0f4bc10ffc613163369737"></a><!-- doxytag: member="Pwm::Reserved5" ref="a73776db64e0f4bc10ffc613163369737" args="[8]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [8]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a442b89c8b56e3742c6a060979443c6c6"></a><!-- doxytag: member="Pwm::PWM_WPCR" ref="a442b89c8b56e3742c6a060979443c6c6" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a442b89c8b56e3742c6a060979443c6c6">PWM_WPCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE4) PWM Write Protection Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7152d66306ca3dd7a8847787c220efa"></a><!-- doxytag: member="Pwm::PWM_WPSR" ref="ab7152d66306ca3dd7a8847787c220efa" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab7152d66306ca3dd7a8847787c220efa">PWM_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE8) PWM Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80453ea9b43978f3d2ec40ea121f976e"></a><!-- doxytag: member="Pwm::Reserved6" ref="a80453ea9b43978f3d2ec40ea121f976e" args="[17]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [17]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7310a51a3ba7fa81d591518591a1efb"></a><!-- doxytag: member="Pwm::PWM_CMP" ref="ad7310a51a3ba7fa81d591518591a1efb" args="[PWMCMP_NUMBER]" -->
<a class="el" href="struct_pwm_cmp.html">PwmCmp</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad7310a51a3ba7fa81d591518591a1efb">PWM_CMP</a> [PWMCMP_NUMBER]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x130) 0 .. 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44c65201ce74242b5413712d923be43e"></a><!-- doxytag: member="Pwm::Reserved7" ref="a44c65201ce74242b5413712d923be43e" args="[20]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [20]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe60a63466a852695d918b9bc5551ef7"></a><!-- doxytag: member="Pwm::PWM_CH_NUM" ref="abe60a63466a852695d918b9bc5551ef7" args="[PWMCH_NUM_NUMBER]" -->
<a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#abe60a63466a852695d918b9bc5551ef7">PWM_CH_NUM</a> [PWMCH_NUM_NUMBER]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7999492d6d301eb41d9ed34c969357de"></a><!-- doxytag: member="Pwm::Reserved8" ref="a7999492d6d301eb41d9ed34c969357de" args="[96]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [96]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a953079455e6417e6a2fd560524363563"></a><!-- doxytag: member="Pwm::PWM_CMUPD0" ref="a953079455e6417e6a2fd560524363563" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a953079455e6417e6a2fd560524363563">PWM_CMUPD0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28615ee13779432723214cd6bfa15aa3"></a><!-- doxytag: member="Pwm::Reserved9" ref="a28615ee13779432723214cd6bfa15aa3" args="[7]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [7]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4988962d16500530519049802c5daf34"></a><!-- doxytag: member="Pwm::PWM_CMUPD1" ref="a4988962d16500530519049802c5daf34" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4988962d16500530519049802c5daf34">PWM_CMUPD1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeffbe0b089b574cc5e0a40aea7b0d4d1"></a><!-- doxytag: member="Pwm::Reserved10" ref="aeffbe0b089b574cc5e0a40aea7b0d4d1" args="[2]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa79825783f70ac69e200029c7858b309"></a><!-- doxytag: member="Pwm::PWM_ETRG1" ref="aa79825783f70ac69e200029c7858b309" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa79825783f70ac69e200029c7858b309">PWM_ETRG1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x42C) PWM External Trigger Register (trg_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6daf0d3cf7806f04cf6fdfdf1068b79e"></a><!-- doxytag: member="Pwm::PWM_LEBR1" ref="a6daf0d3cf7806f04cf6fdfdf1068b79e" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a6daf0d3cf7806f04cf6fdfdf1068b79e">PWM_LEBR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba37a8d4d0d937f48806aef73364ab3"></a><!-- doxytag: member="Pwm::Reserved11" ref="a1ba37a8d4d0d937f48806aef73364ab3" args="[3]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44305cae6a0e803334e9a34ad5238555"></a><!-- doxytag: member="Pwm::PWM_CMUPD2" ref="a44305cae6a0e803334e9a34ad5238555" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a44305cae6a0e803334e9a34ad5238555">PWM_CMUPD2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52bd0ebd2900352d40532920a29fc8a5"></a><!-- doxytag: member="Pwm::Reserved12" ref="a52bd0ebd2900352d40532920a29fc8a5" args="[2]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5099c5bd5bee102dbd4a1f883bc58dd8"></a><!-- doxytag: member="Pwm::PWM_ETRG2" ref="a5099c5bd5bee102dbd4a1f883bc58dd8" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5099c5bd5bee102dbd4a1f883bc58dd8">PWM_ETRG2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44C) PWM External Trigger Register (trg_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a659974ffb8eeb2512077e7e464866af3"></a><!-- doxytag: member="Pwm::PWM_LEBR2" ref="a659974ffb8eeb2512077e7e464866af3" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a659974ffb8eeb2512077e7e464866af3">PWM_LEBR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b16afd78811ea62c8a7fc7cdf338ab"></a><!-- doxytag: member="Pwm::Reserved13" ref="a69b16afd78811ea62c8a7fc7cdf338ab" args="[3]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90782f05debeb04617fbf7f0c38ed6ba"></a><!-- doxytag: member="Pwm::PWM_CMUPD3" ref="a90782f05debeb04617fbf7f0c38ed6ba" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a90782f05debeb04617fbf7f0c38ed6ba">PWM_CMUPD3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="component__pwm_8h_source.html#l00061">61</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>libraries/libchip/include/same70/component/<a class="el" href="component__pwm_8h_source.html">component_pwm.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
