==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.960 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.07 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.58 seconds; current allocated memory: 209.151 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, unsigned char, int, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, unsigned char, int, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.51 seconds; current allocated memory: 211.494 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.495 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 214.159 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.097 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (Server/lzw.cpp:348) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (Server/lzw.cpp:353) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_4' (Server/lzw.cpp:400) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 237.568 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:350:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:355:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:356:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:375:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 263.626 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_348_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_353_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 67 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 82 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home1/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_export -format xo -output /home1/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.114 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.95 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.47 seconds; current allocated memory: 209.397 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:342:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:342:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.47 seconds; current allocated memory: 211.683 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.349 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.283 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_1' (Server/lzw.cpp:350) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_355_2' (Server/lzw.cpp:355) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_3' (Server/lzw.cpp:346) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_4' (Server/lzw.cpp:402) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_3' (Server/lzw.cpp:346) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 237.765 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:352:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:358:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:359:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:377:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:392:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 237.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_350_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_350_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_355_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_355_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.185 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.03 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.12 seconds; current allocated memory: 209.467 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.62 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.48 seconds; current allocated memory: 211.775 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.442 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (Server/lzw.cpp:348) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (Server/lzw.cpp:353) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_4' (Server/lzw.cpp:400) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 237.868 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:350:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:355:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:356:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:375:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 237.860 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_348_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_353_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.186 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.88 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.45 seconds; current allocated memory: 211.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.778 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 214.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 214.382 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (Server/lzw.cpp:348) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (Server/lzw.cpp:353) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_4' (Server/lzw.cpp:400) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 237.867 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:350:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:355:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:356:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:375:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 237.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_348_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_353_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.186 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.06 seconds; current allocated memory: 209.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.31 seconds; current allocated memory: 211.776 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 214.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.381 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (Server/lzw.cpp:348) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (Server/lzw.cpp:353) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_4' (Server/lzw.cpp:400) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 237.871 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:350:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:355:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:356:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:375:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 237.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_348_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_353_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.170 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.94 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.64 seconds; current allocated memory: 211.792 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 214.458 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.396 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (Server/lzw.cpp:348) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (Server/lzw.cpp:353) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_4' (Server/lzw.cpp:400) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 237.884 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:350:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:355:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:356:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:375:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 237.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_348_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_353_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.45 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.99 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.25 seconds; current allocated memory: 211.791 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.792 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.459 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.394 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_1' (Server/lzw.cpp:348) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (Server/lzw.cpp:353) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_4' (Server/lzw.cpp:400) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_367_3' (Server/lzw.cpp:344) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 237.882 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:350:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:355:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:356:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:357:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:375:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 237.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_348_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_353_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.96 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.15 seconds; current allocated memory: 211.791 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.792 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.394 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_1' (Server/lzw.cpp:364) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_2' (Server/lzw.cpp:369) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_3' (Server/lzw.cpp:360) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_4' (Server/lzw.cpp:416) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_383_3' (Server/lzw.cpp:360) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 237.884 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:366:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:371:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:372:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:373:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:391:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:406:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 237.870 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_364_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_369_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.92 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.99 seconds; current allocated memory: 211.807 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.808 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.476 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.393 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_1' (Server/lzw.cpp:363) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_2' (Server/lzw.cpp:368) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_382_3' (Server/lzw.cpp:359) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_415_4' (Server/lzw.cpp:415) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_382_3' (Server/lzw.cpp:359) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 237.884 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:365:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:370:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:371:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:372:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:390:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:405:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 237.856 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_363_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_368_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_382_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS interface' can only be applied inside function body: Server/lzw.cpp:387:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.4 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.92 seconds; current allocated memory: 209.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.15 seconds; current allocated memory: 211.856 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.858 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.442 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_1' (Server/lzw.cpp:363) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_2' (Server/lzw.cpp:368) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_382_3' (Server/lzw.cpp:359) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_4' (Server/lzw.cpp:416) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_382_3' (Server/lzw.cpp:359) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 237.924 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:365:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:370:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:371:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:372:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:391:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:406:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 237.915 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_363_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_368_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_382_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.147 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS interface' can only be applied inside function body: Server/lzw.cpp:387:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.12 seconds; current allocated memory: 209.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw(unsigned char*, int*, int*, int*, unsigned char*, unsigned int*)' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.33 seconds; current allocated memory: 211.815 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.418 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_363_1' (Server/lzw.cpp:363) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_2' (Server/lzw.cpp:368) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_382_3' (Server/lzw.cpp:359) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_4' (Server/lzw.cpp:416) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_382_3' (Server/lzw.cpp:359) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 237.901 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:365:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:370:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:371:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:372:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:391:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:406:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 237.845 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_363_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_363_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_368_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_382_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS interface' can only be applied inside function body: Server/lzw.cpp:399:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.58 seconds; current allocated memory: 209.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.6 seconds; current allocated memory: 211.841 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.842 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 214.455 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_375_1' (Server/lzw.cpp:375) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_380_2' (Server/lzw.cpp:380) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_394_3' (Server/lzw.cpp:371) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_428_4' (Server/lzw.cpp:428) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_394_3' (Server/lzw.cpp:371) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 238.010 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:377:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:382:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:383:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:384:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:403:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:418:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 237.970 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_375_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_380_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_394_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 3 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS interface' can only be applied inside function body: Server/lzw.cpp:403:9
WARNING: [HLS 207-5532] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type : Server/lzw.cpp:359:38
WARNING: [HLS 207-5532] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type : Server/lzw.cpp:360:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.9 seconds; current allocated memory: 209.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.17 seconds; current allocated memory: 211.873 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.874 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.544 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.473 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_1' (Server/lzw.cpp:379) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_2' (Server/lzw.cpp:384) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_398_3' (Server/lzw.cpp:375) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_432_4' (Server/lzw.cpp:432) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_398_3' (Server/lzw.cpp:375) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 238.047 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:381:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:386:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:387:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:388:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:407:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:422:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 238.018 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_compress_hw' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_compress_hw/length' to 'lzw_compress_hw/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compress_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_379_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_379_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_384_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln97', Server/lzw.cpp:97)) in the first pipeline iteration (II = 1 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
WARNING: [HLS 207-5528] unexpected pragma argument '=', expects identifier: Server/lzw.cpp:361:52
WARNING: [HLS 207-5528] unexpected pragma argument '=', expects identifier: Server/lzw.cpp:362:65
WARNING: [HLS 207-5537] '#pragma HLS interface' can only be applied inside function body: Server/lzw.cpp:410:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.9 seconds; current allocated memory: 209.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 has been inferred on port 'gmem' (Server/lzw.cpp:375:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 512 has been inferred on port 'gmem' (Server/lzw.cpp:474:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.16 seconds; current allocated memory: 211.979 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.857 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.666 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_1' (Server/lzw.cpp:386) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_2' (Server/lzw.cpp:391) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_405_3' (Server/lzw.cpp:382) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_439_4' (Server/lzw.cpp:437) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_405_3' (Server/lzw.cpp:382) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 238.154 MB.
INFO: [HLS 200-472] Inferring partial write operation for 's1_local' (Server/lzw.cpp:377:14)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:388:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:393:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:394:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:395:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:414:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:429:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:440:47)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:443:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:446:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:451:47)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:453:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:458:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:459:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:460:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:461:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS interface' can only be applied inside function body: Server/lzw.cpp:410:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.18 seconds; current allocated memory: 209.486 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 has been inferred on port 'gmem' (Server/lzw.cpp:375:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 512 has been inferred on port 'gmem' (Server/lzw.cpp:474:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.31 seconds; current allocated memory: 211.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.962 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.841 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_1' (Server/lzw.cpp:386) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_2' (Server/lzw.cpp:391) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_405_3' (Server/lzw.cpp:382) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_439_4' (Server/lzw.cpp:437) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_405_3' (Server/lzw.cpp:382) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 238.133 MB.
INFO: [HLS 200-472] Inferring partial write operation for 's1_local' (Server/lzw.cpp:377:14)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:388:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:393:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:394:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:395:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:414:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:429:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:440:47)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:443:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:446:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:451:47)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:453:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:458:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:459:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:460:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:461:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:467:31)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:468:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/swang01/Documents/lzw_compress_hw.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_compress_hw lzw_compress_hw 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.169 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.98 seconds; current allocated memory: 209.483 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/lzw.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/lzw.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' into 'lzw_compress_hw' (Server/lzw.cpp:340:0)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 has been inferred on port 'gmem' (Server/lzw.cpp:375:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 512 has been inferred on port 'gmem' (Server/lzw.cpp:473:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.59 seconds; current allocated memory: 211.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.896 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.774 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_1' (Server/lzw.cpp:386) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_2' (Server/lzw.cpp:391) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_405_3' (Server/lzw.cpp:382) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_438_4' (Server/lzw.cpp:436) in function 'lzw_compress_hw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_405_3' (Server/lzw.cpp:382) in function 'lzw_compress_hw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (Server/lzw.cpp:12) in function 'lzw_compress_hw' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_1' (Server/lzw.cpp:126) in function 'lzw_compress_hw' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 238.073 MB.
INFO: [HLS 200-472] Inferring partial write operation for 's1_local' (Server/lzw.cpp:377:14)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:388:27)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:393:43)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:394:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:395:43)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:413:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/lzw.cpp:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/lzw.cpp:99:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/lzw.cpp:100:45)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/lzw.cpp:101:44)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value' (Server/lzw.cpp:102:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_code' (Server/lzw.cpp:428:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:439:47)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:442:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:445:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:450:47)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:452:50)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:457:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:458:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:459:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:460:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:466:31)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:467:34)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_out_buffer_local' (Server/lzw.cpp:468:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
