

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Thu Jun 18 07:31:40 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.487|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  122042|  122042|  122042|  122042|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memset_output       |      83|      83|         1|          -|          -|    84|    no    |
        |- fc_layer2_label13   |  121200|  121200|      1010|          -|          -|   120|    no    |
        | + fc_layer2_label41  |    1008|    1008|        12|          -|          -|    84|    no    |
        |- fc_layer2_label11   |     756|     756|         9|          -|          -|    84|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    178|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    414|    950|
|Memory           |       34|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    255|
|Register         |        -|      -|    334|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       34|      5|    748|   1383|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       34|      7|      2|      9|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1_U38  |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U40            |lenet_hls_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1_U39   |lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                          |        0|      5|  414|  950|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |         Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+
    |fc2_layer_bias_U     |fc2_fc2_layer_bias     |        1|  0|   0|     84|   32|     1|         2688|
    |fc2_layer_weights_U  |fc2_fc2_layer_weights  |       32|  0|   0|  10080|   32|     1|       322560|
    |output_U             |fc2_output             |        1|  0|   0|     84|   32|     1|         2688|
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                       |       34|  0|   0|  10248|   96|     3|       327936|
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_310_p2        |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_278_p2        |     +    |      0|  0|  15|           7|           1|
    |indvarinc_fu_237_p2  |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_266_p2        |     +    |      0|  0|  15|           7|           1|
    |next_mul_fu_254_p2   |     +    |      0|  0|  19|          14|           7|
    |tmp_40_fu_288_p2     |     +    |      0|  0|  19|          14|          14|
    |ap_block_state3      |    and   |      0|  0|   2|           1|           1|
    |exitcond6_fu_272_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond7_fu_260_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_304_p2   |   icmp   |      0|  0|  11|           7|           7|
    |tmp_s_fu_248_p2      |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |tmp_38_fu_322_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 178|          87|          85|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  117|         25|    1|         25|
    |ap_done          |    9|          2|    1|          2|
    |grp_fu_213_p1    |   15|          3|   32|         96|
    |i1_reg_202       |    9|          2|    7|         14|
    |i_reg_190        |    9|          2|    7|         14|
    |in_V_blk_n       |    9|          2|    1|          2|
    |invdar_reg_156   |    9|          2|    7|         14|
    |j_reg_167        |    9|          2|    7|         14|
    |out_V_blk_n      |    9|          2|    1|          2|
    |output_address0  |   27|          5|    7|         35|
    |output_d0        |   15|          3|   32|         96|
    |phi_mul_reg_178  |    9|          2|   14|         28|
    |real_start       |    9|          2|    1|          2|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  255|         54|  118|        344|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  24|   0|   24|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |fc2_layer_bias_load_reg_402   |  32|   0|   32|          0|
    |fc2_layer_weights_lo_reg_369  |  32|   0|   32|          0|
    |i1_reg_202                    |   7|   0|    7|          0|
    |i_6_reg_387                   |   7|   0|    7|          0|
    |i_7_reg_359                   |   7|   0|    7|          0|
    |i_reg_190                     |   7|   0|    7|          0|
    |invdar_reg_156                |   7|   0|    7|          0|
    |j_4_reg_346                   |   7|   0|    7|          0|
    |j_reg_167                     |   7|   0|    7|          0|
    |next_mul_reg_338              |  14|   0|   14|          0|
    |output_addr_5_reg_374         |   7|   0|    7|          0|
    |phi_mul_reg_178               |  14|   0|   14|          0|
    |reg_226                       |  32|   0|   32|          0|
    |reg_231                       |  32|   0|   32|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_38_reg_407                |  32|   0|   32|          0|
    |tmp_41_reg_379                |  32|   0|   32|          0|
    |tmp_43_reg_351                |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 334|   0|  334|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fc2     | return value |
|start_full_n  |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fc2     | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |      fc2     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fc2     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fc2     | return value |
|start_out     | out |    1| ap_ctrl_hs |      fc2     | return value |
|start_write   | out |    1| ap_ctrl_hs |      fc2     | return value |
|out_V_din     | out |   32|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|in_V_dout     |  in |   32|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

