// Seed: 3417576413
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7
);
  assign id_2 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input wand id_5
);
  wor id_7, id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_5,
      id_1,
      id_5,
      id_0
  );
  assign id_9 = id_0 == id_7;
  wire id_10;
endmodule
