// Seed: 3352512498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
  assign id_4 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    inout supply0 id_5,
    output wor id_6,
    output wire id_7,
    output wor id_8
);
  wire  id_10;
  logic id_11;
  ;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11
  );
  assign id_8 = id_11;
endmodule
