/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     contains the inline implementation of all the field accessor functions
 *     and register accessor functions for the line_dsis block
 *****************************************************************************/
#ifndef _LINE_DSIS_IO_INLINE_H
#define _LINE_DSIS_IO_INLINE_H

#include "lifd_api.h"
#include "line_dsis_regs.h"

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

#define LINE_DSIS_IO_VERSION 2

/*
 * ==================================================================================
 *  tsb level structure and access functions for line_dsis
 * ==================================================================================
 */
/* if logging is disabled then so is IO_LOGGING */
#ifndef NO_IO_LOGGING
# ifdef LOGGING_DISABLED
#  define NO_IO_LOGGING
# endif
#endif

/* log messages in the generated files log the caller's file/line/function instead of itself.*/
#ifndef IOLOG
# ifdef NO_IO_LOGGING
#  define IOLOG(...)
# else
#  define IOLOG(...) LOG( __VA_ARGS__)
# endif
#endif
#ifndef IO_RANGE_CHECK
# ifdef NO_IO_LOGGING
#  define IO_RANGE_CHECK(...)
# else
#  define IO_RANGE_CHECK(...) LOG( "** range check ** " __VA_ARGS__)
# endif
#endif
#ifndef IOLOG_DATA
# ifdef NO_IO_LOGGING
#  define IOLOG_DATA(...)
# else
#  define IOLOG_DATA(...) LOG_DATA( __VA_ARGS__)
# endif
#endif
typedef struct {
    coalesce_buffer_t coalesce_handle[1]; /* only used if register coalescing is enabled */
    lifd_handle_t * h_ptr;
    pmc_sys_handle_t * sys_handle;
    PMC_VAR_CONST UINT32 base_address;
    /* maybe eventually need to add some fields here per io handle */
} line_dsis_buffer_t;
static INLINE void line_dsis_buffer_init( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ALWAYS_INLINE;
static INLINE void line_dsis_buffer_init( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    b_ptr->h_ptr                    = h_ptr;
    b_ptr->sys_handle               = ((pmc_handle_t *)h_ptr)->sys_handle;
    *(UINT32 *)&b_ptr->base_address = ((pmc_handle_t *)h_ptr)->base_address;
    /* currently this just checks that the previous function remembered to flush. */
    l1sys_init( b_ptr->coalesce_handle, b_ptr->sys_handle );
    IOLOG( "%s", "line_dsis_buffer_init");
    
}

/* flush any changed fields to the register file and invalidate the read cache. */
static INLINE void line_dsis_buffer_flush( line_dsis_buffer_t *b_ptr ) ALWAYS_INLINE;
static INLINE void line_dsis_buffer_flush( line_dsis_buffer_t *b_ptr )
{
    IOLOG( "line_dsis_buffer_flush" );
    l1sys_flush( b_ptr->coalesce_handle );
}
static INLINE UINT32 line_dsis_reg_read( line_dsis_buffer_t *b_ptr,
                                         lifd_handle_t *h_ptr,
                                         UINT32 mem_type,
                                         UINT32 reg ) ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_read( line_dsis_buffer_t *b_ptr,
                                         lifd_handle_t *h_ptr,
                                         UINT32 mem_type,
                                         UINT32 reg )
{
    UINT32 value;
    if (b_ptr != NULL)
        value = l1sys_reg_read( b_ptr->coalesce_handle,
                                mem_type,
                                b_ptr->base_address,
                                reg);
    else
        value = l2sys_reg_read( ((pmc_handle_t *)h_ptr)->sys_handle,
                                mem_type,
                                ((pmc_handle_t *)h_ptr)->base_address + reg);
    return value;
}
static INLINE void line_dsis_reg_write( line_dsis_buffer_t *b_ptr,
                                        lifd_handle_t *h_ptr,
                                        UINT32 mem_type,
                                        UINT32 reg,
                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_write( line_dsis_buffer_t *b_ptr,
                                        lifd_handle_t *h_ptr,
                                        UINT32 mem_type,
                                        UINT32 reg,
                                        UINT32 value )
{
    if (b_ptr != NULL)
        l1sys_reg_write( b_ptr->coalesce_handle,
                         mem_type,
                         b_ptr->base_address,
                         reg,
                         value);
    else
        l2sys_reg_write( ((pmc_handle_t *)h_ptr)->sys_handle,
                         mem_type,
                         ((pmc_handle_t *)h_ptr)->base_address + reg,
                         value);
}

static INLINE void line_dsis_field_set( line_dsis_buffer_t *b_ptr,
                                        lifd_handle_t *h_ptr,
                                        UINT32 mem_type,
                                        UINT32 reg,
                                        UINT32 mask,
                                        UINT32 unused_mask,
                                        UINT32 ofs,
                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_set( line_dsis_buffer_t *b_ptr,
                                        lifd_handle_t *h_ptr,
                                        UINT32 mem_type,
                                        UINT32 reg,
                                        UINT32 mask,
                                        UINT32 unused_mask,
                                        UINT32 ofs,
                                        UINT32 value )
{
    if (b_ptr != NULL)
        l1sys_field_set2( b_ptr->coalesce_handle,
                          mem_type,
                          b_ptr->base_address,
                          reg,
                          mask,
                          unused_mask,
                          ofs,
                          value);
    else
    {
        if ((mask | unused_mask) == 0xffffffff)
        {
            l2sys_reg_write( ((pmc_handle_t *)h_ptr)->sys_handle,
                             mem_type,
                             ((pmc_handle_t *)h_ptr)->base_address + reg,
                             value<<ofs);
        }
        else
        {
            l2sys_reg_read_modify_write( ((pmc_handle_t *)h_ptr)->sys_handle,
                                         mem_type,
                                         ((pmc_handle_t *)h_ptr)->base_address + reg,
                                         mask,
                                         value<<ofs);
        }
    }
}

static INLINE void line_dsis_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 mem_type,
                                                        UINT32 reg,
                                                        UINT32 mask,
                                                        UINT32 ofs,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 mem_type,
                                                        UINT32 reg,
                                                        UINT32 mask,
                                                        UINT32 ofs,
                                                        UINT32 value )
{
    if (b_ptr != NULL)
        l1sys_action_on_write_field_set( b_ptr->coalesce_handle,
                                         mem_type,
                                         b_ptr->base_address,
                                         reg,
                                         mask,
                                         ofs,
                                         value);
    else
        l2sys_reg_write( ((pmc_handle_t *)h_ptr)->sys_handle,
                         mem_type,
                         ((pmc_handle_t *)h_ptr)->base_address + reg,
                         value<<ofs);
}

static INLINE void line_dsis_burst_read( line_dsis_buffer_t *b_ptr,
                                         lifd_handle_t *h_ptr,
                                         UINT32 mem_type,
                                         UINT32 reg,
                                         UINT32 len,
                                         UINT32 *value ) ALWAYS_INLINE;
static INLINE void line_dsis_burst_read( line_dsis_buffer_t *b_ptr,
                                         lifd_handle_t *h_ptr,
                                         UINT32 mem_type,
                                         UINT32 reg,
                                         UINT32 len,
                                         UINT32 *value )
{
    if (b_ptr != NULL)
        l1sys_burst_read( b_ptr->coalesce_handle,
                          mem_type,
                          b_ptr->base_address,
                          reg,
                          len,
                          value);
    else
        l2sys_burst_read( ((pmc_handle_t *)h_ptr)->sys_handle,
                          mem_type,
                          ((pmc_handle_t *)h_ptr)->base_address + reg,
                          len,
                          value);
}

static INLINE void line_dsis_burst_write( line_dsis_buffer_t *b_ptr,
                                          lifd_handle_t *h_ptr,
                                          UINT32 mem_type,
                                          UINT32 reg,
                                          UINT32 len,
                                          UINT32 *value ) ALWAYS_INLINE;
static INLINE void line_dsis_burst_write( line_dsis_buffer_t *b_ptr,
                                          lifd_handle_t *h_ptr,
                                          UINT32 mem_type,
                                          UINT32 reg,
                                          UINT32 len,
                                          UINT32 *value )
{
    if (b_ptr != NULL)
        l1sys_burst_write( b_ptr->coalesce_handle,
                           mem_type,
                           b_ptr->base_address,
                           reg,
                           len,
                           value);
    else
        l2sys_burst_write( ((pmc_handle_t *)h_ptr)->sys_handle,
                           mem_type,
                           ((pmc_handle_t *)h_ptr)->base_address + reg,
                           len,
                           value);
}

static INLINE PMC_POLL_RETURN_TYPE line_dsis_poll( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32 mem_type,
                                                   UINT32 reg,
                                                   UINT32 mask,
                                                   UINT32 value,
                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                   UINT32 max_count,
                                                   UINT32 *num_failed_polls,
                                                   UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_poll( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32 mem_type,
                                                   UINT32 reg,
                                                   UINT32 mask,
                                                   UINT32 value,
                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                   UINT32 max_count,
                                                   UINT32 *num_failed_polls,
                                                   UINT32 delay_between_polls_in_microseconds )
{
    if (b_ptr != NULL)
        return l1sys_poll( b_ptr->coalesce_handle,
                           mem_type,
                           b_ptr->base_address,
                           reg,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);
    else
        return l2sys_poll( ((pmc_handle_t *)h_ptr)->sys_handle,
                           mem_type,
                           ((pmc_handle_t *)h_ptr)->base_address + reg,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);
}

/*
 * ==================================================================================
 *  register access functions for line_dsis
 * ==================================================================================
 */

static INLINE void line_dsis_reg_ENET_TX_CLK_SELECT_write( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_ENET_TX_CLK_SELECT_write( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_ENET_TX_CLK_SELECT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_ENET_TX_CLK_SELECT,
                         value);
}

static INLINE void line_dsis_reg_ENET_TX_CLK_SELECT_field_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 mask,
                                                               UINT32 ofs,
                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_ENET_TX_CLK_SELECT_field_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 mask,
                                                               UINT32 ofs,
                                                               UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_ENET_TX_CLK_SELECT_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_ENET_TX_CLK_SELECT,
                         mask,
                         PMC_DSIS_REG_ENET_TX_CLK_SELECT_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_ENET_TX_CLK_SELECT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_ENET_TX_CLK_SELECT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_ENET_TX_CLK_SELECT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_ENET_TX_CLK_SELECT_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_SERDES_TX_LANE_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_SERDES_TX_LANE_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_SERDES_TX_LANE_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_SERDES_TX_LANE_EN,
                         value);
}

static INLINE void line_dsis_reg_SERDES_TX_LANE_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_SERDES_TX_LANE_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_SERDES_TX_LANE_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_SERDES_TX_LANE_EN,
                         mask,
                         PMC_DSIS_REG_SERDES_TX_LANE_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_SERDES_TX_LANE_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_SERDES_TX_LANE_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_SERDES_TX_LANE_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_SERDES_TX_LANE_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_RESET_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_RESET_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_RESET_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_RESET,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_RESET_field_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 mask,
                                                          UINT32 ofs,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_RESET_field_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 mask,
                                                          UINT32 ofs,
                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_RESET_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_RESET,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_RESET_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_RESET_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_RESET_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_FIFO_RESET);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_RESET_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_MODE_SELECT_write( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_MODE_SELECT_write( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_MODE_SELECT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_MODE_SELECT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_MODE_SELECT_field_set( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 mask,
                                                                UINT32 ofs,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_MODE_SELECT_field_set( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 mask,
                                                                UINT32 ofs,
                                                                UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_MODE_SELECT_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_MODE_SELECT,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_MODE_SELECT_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_MODE_SELECT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_MODE_SELECT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_FIFO_MODE_SELECT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_MODE_SELECT_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_CENTERING_MODE_write( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_CENTERING_MODE_write( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_CENTERING_MODE_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_CENTERING_MODE,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_CENTERING_MODE_field_set( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 mask,
                                                                   UINT32 ofs,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_CENTERING_MODE_field_set( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 mask,
                                                                   UINT32 ofs,
                                                                   UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_CENTERING_MODE_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_CENTERING_MODE,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_CENTERING_MODE_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_CENTERING_MODE_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_CENTERING_MODE_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_FIFO_CENTERING_MODE);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_CENTERING_MODE_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_CENTERING_REQUEST_write( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_CENTERING_REQUEST_write( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_CENTERING_REQUEST_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_CENTERING_REQUEST_field_set( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 ofs,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_CENTERING_REQUEST_field_set( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 ofs,
                                                                      UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_CENTERING_REQUEST_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_CENTERING_REQUEST_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_CENTERING_REQUEST_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_CENTERING_REQUEST_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                                  lifd_handle_t *h_ptr,
                                                                                  UINT32  N,
                                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                                  lifd_handle_t *h_ptr,
                                                                                  UINT32  N,
                                                                                  UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11(N),
                         value);
}

static INLINE void line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                      lifd_handle_t *h_ptr,
                                                                                      UINT32  N,
                                                                                      UINT32 mask,
                                                                                      UINT32 ofs,
                                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                      lifd_handle_t *h_ptr,
                                                                                      UINT32  N,
                                                                                      UINT32 mask,
                                                                                      UINT32 ofs,
                                                                                      UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11(N),
                         mask,
                         PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N,
                                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N,
                                                                                UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11(N),
                         value);
}

static INLINE void line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                    lifd_handle_t *h_ptr,
                                                                                    UINT32  N,
                                                                                    UINT32 mask,
                                                                                    UINT32 ofs,
                                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                    lifd_handle_t *h_ptr,
                                                                                    UINT32  N,
                                                                                    UINT32 mask,
                                                                                    UINT32 ofs,
                                                                                    UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11(N),
                         mask,
                         PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                 lifd_handle_t *h_ptr,
                                                                                 UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                 lifd_handle_t *h_ptr,
                                                                                 UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11(N),
                         value);
}

static INLINE void line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 mask,
                                                                                   UINT32 ofs,
                                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 mask,
                                                                                   UINT32 ofs,
                                                                                   UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11(N),
                         mask,
                         PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11(N),
                         value);
}

static INLINE void line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 mask,
                                                                                   UINT32 ofs,
                                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 mask,
                                                                                   UINT32 ofs,
                                                                                   UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11(N),
                         mask,
                         PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11(N),
                         value);
}

static INLINE void line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 mask,
                                                                                   UINT32 ofs,
                                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 mask,
                                                                                   UINT32 ofs,
                                                                                   UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11(N),
                         mask,
                         PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                                lifd_handle_t *h_ptr,
                                                                                UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32  N,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_write( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32  N,
                                                                           UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11(N),
                         value);
}

static INLINE void line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 mask,
                                                                               UINT32 ofs,
                                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                               lifd_handle_t *h_ptr,
                                                                               UINT32  N,
                                                                               UINT32 mask,
                                                                               UINT32 ofs,
                                                                               UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11(N),
                         mask,
                         PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_read( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_write( line_dsis_buffer_t *b_ptr,
                                                                       lifd_handle_t *h_ptr,
                                                                       UINT32  N,
                                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_write( line_dsis_buffer_t *b_ptr,
                                                                       lifd_handle_t *h_ptr,
                                                                       UINT32  N,
                                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT(N),
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32  N,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32  N,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT(N),
                         mask,
                         PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_read( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_read( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_write( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_write( line_dsis_buffer_t *b_ptr,
                                                                                   lifd_handle_t *h_ptr,
                                                                                   UINT32  N,
                                                                                   UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19(N),
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                       lifd_handle_t *h_ptr,
                                                                                       UINT32  N,
                                                                                       UINT32 mask,
                                                                                       UINT32 ofs,
                                                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                       lifd_handle_t *h_ptr,
                                                                                       UINT32  N,
                                                                                       UINT32 mask,
                                                                                       UINT32 ofs,
                                                                                       UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19(N),
                         mask,
                         PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_read( line_dsis_buffer_t *b_ptr,
                                                                                    lifd_handle_t *h_ptr,
                                                                                    UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_read( line_dsis_buffer_t *b_ptr,
                                                                                    lifd_handle_t *h_ptr,
                                                                                    UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_write( line_dsis_buffer_t *b_ptr,
                                                                                    lifd_handle_t *h_ptr,
                                                                                    UINT32  N,
                                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_write( line_dsis_buffer_t *b_ptr,
                                                                                    lifd_handle_t *h_ptr,
                                                                                    UINT32  N,
                                                                                    UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19(N),
                         value);
}

static INLINE void line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                        lifd_handle_t *h_ptr,
                                                                                        UINT32  N,
                                                                                        UINT32 mask,
                                                                                        UINT32 ofs,
                                                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set( line_dsis_buffer_t *b_ptr,
                                                                                        lifd_handle_t *h_ptr,
                                                                                        UINT32  N,
                                                                                        UINT32 mask,
                                                                                        UINT32 ofs,
                                                                                        UINT32 value )
{
    IOLOG( "%s <- N=%d mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set", N, mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_CONFIG,
                         PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19(N),
                         mask,
                         PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read( line_dsis_buffer_t *b_ptr,
                                                                                     lifd_handle_t *h_ptr,
                                                                                     UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read( line_dsis_buffer_t *b_ptr,
                                                                                     lifd_handle_t *h_ptr,
                                                                                     UINT32  N )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_CONFIG,
                                    PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19(N));

    IOLOG( "%s -> 0x%08x; N=%d", "line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read", reg_value, N);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_0_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_0_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_0_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_0_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_0_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_0_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_0_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_0_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_0_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_0_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_0_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_0_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_0_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_1_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_1_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_1_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_1_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_1_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_1_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_1_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_1_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_1_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_1_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_1_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_1_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_1_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_2_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_2_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_2_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_2_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_2_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_2_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_2_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_2_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_2_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_2_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_2_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_2_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_2_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_3_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_3_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_3_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_3_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_3_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_3_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_3_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_3_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_3_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_3_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_3_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_3_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_3_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_4_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_4_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_4_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_4_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_4_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_4_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_4_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_4_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_4_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_4_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_4_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_4_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_4_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_5_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_5_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_5_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_5_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_5_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_5_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_5_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_5_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_5_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_5_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_5_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_5_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_5_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_6_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_6_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_6_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_6_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_6_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_6_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_6_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_6_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_6_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_6_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_6_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_6_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_6_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_7_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_7_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_7_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_7_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_7_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_7_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_7_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_7_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_7_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_7_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_7_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_7_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_7_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_8_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_8_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_8_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_8_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_8_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_8_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_8_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_8_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_8_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_8_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_8_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_8_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_8_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_9_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_9_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_9_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_9_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_9_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_9_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 mask,
                                                             UINT32 ofs,
                                                             UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_9_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_9_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_9_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_9_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_9_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_9_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_9_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_10_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_10_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_10_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_10_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_10_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_10_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_10_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_10_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_10_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_10_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_10_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_10_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_10_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_11_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_11_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_11_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_11_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_11_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_11_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_11_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_11_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_11_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_11_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_11_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_11_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_11_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_12_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_12_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_12_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_12_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_12_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_12_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_12_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_12_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_12_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_12_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_12_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_12_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_12_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_13_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_13_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_13_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_13_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_13_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_13_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_13_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_13_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_13_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_13_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_13_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_13_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_13_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_14_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_14_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_14_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_14_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_14_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_14_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_14_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_14_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_14_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_14_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_14_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_14_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_14_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_15_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_15_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_15_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_15_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_15_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_15_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_15_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_15_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_15_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_15_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_15_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_15_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_15_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_16_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_16_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_16_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_16_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_16_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_16_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_16_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_16_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_16_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_16_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_16_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_16_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_16_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_17_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_17_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_17_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_17_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_17_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_17_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_17_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_17_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_17_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_17_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_17_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_17_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_17_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_18_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_18_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_18_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_18_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_18_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_18_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_18_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_18_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_18_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_18_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_18_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_18_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_18_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE void line_dsis_reg_TX_FIFO_19_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_19_INT_EN_write( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_19_INT_EN_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_19_INT_EN,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_19_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_19_INT_EN_field_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 mask,
                                                              UINT32 ofs,
                                                              UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_19_INT_EN_field_set", mask, ofs, value );
    line_dsis_field_set( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_19_INT_EN,
                         mask,
                         PMC_DSIS_REG_TX_FIFO_19_INT_EN_UNUSED_MASK,
                         ofs,
                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_19_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_19_INT_EN_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_19_INT_EN);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_19_INT_EN_read", reg_value);
    return reg_value;
}

static INLINE UINT32 line_dsis_reg_INT_SUMMARY_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_INT_SUMMARY_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_INT_SUMMARY);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_INT_SUMMARY_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_INT_SUMMARY_poll( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 mask,
                                                                   UINT32 value,
                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                   UINT32 max_count,
                                                                   UINT32 *num_failed_polls,
                                                                   UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_INT_SUMMARY_poll( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 mask,
                                                                   UINT32 value,
                                                                   PMC_POLL_COMPARISON_TYPE cmp,
                                                                   UINT32 max_count,
                                                                   UINT32 *num_failed_polls,
                                                                   UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_INT_SUMMARY_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_INT_SUMMARY,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_0_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_0_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_0_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_0_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_0_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_0_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_0_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_0_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_0_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_0_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_0_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_0_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_0_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_1_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_1_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_1_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_1_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_1_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_1_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_1_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_1_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_1_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_1_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_1_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_1_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_1_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_2_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_2_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_2_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_2_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_2_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_2_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_2_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_2_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_2_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_2_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_2_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_2_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_2_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_3_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_3_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_3_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_3_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_3_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_3_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_3_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_3_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_3_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_3_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_3_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_3_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_3_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_4_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_4_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_4_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_4_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_4_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_4_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_4_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_4_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_4_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_4_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_4_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_4_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_4_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_5_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_5_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_5_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_5_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_5_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_5_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_5_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_5_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_5_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_5_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_5_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_5_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_5_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_6_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_6_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_6_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_6_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_6_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_6_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_6_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_6_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_6_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_6_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_6_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_6_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_6_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_7_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_7_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_7_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_7_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_7_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_7_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_7_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_7_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_7_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_7_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_7_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_7_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_7_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_8_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_8_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_8_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_8_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_8_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_8_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_8_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_8_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_8_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_8_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_8_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_8_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_8_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_9_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_9_INT_write( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_9_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_9_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 mask,
                                                                          UINT32 ofs,
                                                                          UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_9_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_9_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_9_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_9_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_9_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_9_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_9_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 mask,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_9_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_9_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_10_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_10_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_10_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_10_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_10_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_10_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_10_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_10_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_10_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_10_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_10_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_10_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_10_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_11_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_11_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_11_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_11_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_11_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_11_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_11_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_11_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_11_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_11_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_11_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_11_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_11_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_12_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_12_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_12_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_12_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_12_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_12_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_12_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_12_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_12_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_12_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_12_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_12_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_12_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_13_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_13_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_13_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_13_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_13_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_13_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_13_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_13_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_13_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_13_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_13_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_13_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_13_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_14_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_14_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_14_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_14_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_14_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_14_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_14_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_14_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_14_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_14_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_14_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_14_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_14_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_15_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_15_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_15_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_15_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_15_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_15_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_15_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_15_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_15_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_15_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_15_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_15_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_15_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_16_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_16_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_16_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_16_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_16_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_16_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_16_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_16_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_16_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_16_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_16_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_16_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_16_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_17_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_17_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_17_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_17_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_17_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_17_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_17_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_17_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_17_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_17_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_17_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_17_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_17_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_18_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_18_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_18_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_18_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_18_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_18_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_18_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_18_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_18_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_18_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_18_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_18_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_18_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


static INLINE void line_dsis_reg_TX_FIFO_19_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_19_INT_write( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    IOLOG( "%s <- 0x%08x", "line_dsis_reg_TX_FIFO_19_INT_write", value );
    line_dsis_reg_write( b_ptr,
                         h_ptr,
                         MEM_TYPE_STATUS,
                         PMC_DSIS_REG_TX_FIFO_19_INT,
                         value);
}

static INLINE void line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 mask,
                                                                           UINT32 ofs,
                                                                           UINT32 value )
{
    IOLOG( "%s <- mask=0x%08x ofs=%d value=0x%08x", "line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set", mask, ofs, value );
    line_dsis_action_on_write_field_set( b_ptr,
                                         h_ptr,
                                         MEM_TYPE_STATUS,
                                         PMC_DSIS_REG_TX_FIFO_19_INT,
                                         mask,
                                         ofs,
                                         value);

}

static INLINE UINT32 line_dsis_reg_TX_FIFO_19_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_reg_TX_FIFO_19_INT_read( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 reg_value;

    reg_value = line_dsis_reg_read( b_ptr,
                                    h_ptr,
                                    MEM_TYPE_STATUS,
                                    PMC_DSIS_REG_TX_FIFO_19_INT);

    IOLOG( "%s -> 0x%08x;", "line_dsis_reg_TX_FIFO_19_INT_read", reg_value);
    return reg_value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_19_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_reg_TX_FIFO_19_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 mask,
                                                                      UINT32 value,
                                                                      PMC_POLL_COMPARISON_TYPE cmp,
                                                                      UINT32 max_count,
                                                                      UINT32 *num_failed_polls,
                                                                      UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s mask=0x%08x, value=0x%08x, cmp=%d, max_count=%d, delay_between_polls_in_microseconds=%d", "line_dsis_reg_TX_FIFO_19_INT_poll", mask, value, cmp, max_count, delay_between_polls_in_microseconds );
    return line_dsis_poll( b_ptr,
                           h_ptr,
                           MEM_TYPE_STATUS,
                           PMC_DSIS_REG_TX_FIFO_19_INT,
                           mask,
                           value,
                           cmp,
                           max_count,
                           num_failed_polls,
                           delay_between_polls_in_microseconds);

}


/*
 * ==================================================================================
 * Parameter Access Functions for Paramset config
 * ==================================================================================
 */
static INLINE void line_dsis_field_ENET_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_ENET_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 4095)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_ENET_TX_CLK_SEL_set", value, 4095);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_ENET_TX_CLK_SEL_set", value );

    /* (0x000000c0 bits 11:0) field ENET_TX_CLK_SEL of register PMC_DSIS_REG_ENET_TX_CLK_SELECT */
    line_dsis_reg_ENET_TX_CLK_SELECT_field_set( b_ptr,
                                                h_ptr,
                                                DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_MSK,
                                                DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_OFF,
                                                value);
}

static INLINE UINT32 line_dsis_field_ENET_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_ENET_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000000c0 bits 11:0) field ENET_TX_CLK_SEL of register PMC_DSIS_REG_ENET_TX_CLK_SELECT */
    reg_value = line_dsis_reg_ENET_TX_CLK_SELECT_read( b_ptr,
                                                       h_ptr);
    value = (reg_value & DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_MSK) >> DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_ENET_TX_CLK_SEL_get", value );

    return value;
}
static INLINE void line_dsis_field_range_ENET_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_ENET_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit,
                                                              UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_ENET_TX_CLK_SEL_set", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_ENET_TX_CLK_SEL_set", stop_bit, 11 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_ENET_TX_CLK_SEL_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x000000c0 bits 11:0) field ENET_TX_CLK_SEL of register PMC_DSIS_REG_ENET_TX_CLK_SELECT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 11) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 11;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000000c0 bits 11:0) field ENET_TX_CLK_SEL of register PMC_DSIS_REG_ENET_TX_CLK_SELECT */
        line_dsis_reg_ENET_TX_CLK_SELECT_field_set( b_ptr,
                                                    h_ptr,
                                                    subfield_mask << (DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_OFF + subfield_offset),
                                                    DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_OFF + subfield_offset,
                                                    value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_ENET_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_ENET_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 start_bit,
                                                                UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_ENET_TX_CLK_SEL_get", stop_bit, start_bit );
    if (stop_bit > 11) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_ENET_TX_CLK_SEL_get", stop_bit, 11 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 11) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 11;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000000c0 bits 11:0) field ENET_TX_CLK_SEL of register PMC_DSIS_REG_ENET_TX_CLK_SELECT */
    reg_value = line_dsis_reg_ENET_TX_CLK_SELECT_read( b_ptr,
                                                       h_ptr);
    field_value = (reg_value & DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_MSK)
                  >> DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_MSK, DSIS_REG_ENET_TX_CLK_SELECT_BIT_ENET_TX_CLK_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_ENET_TX_CLK_SEL_get", start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_LANE_ENABLE_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_LANE_ENABLE_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1048575)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_LANE_ENABLE_set", value, 1048575);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_TX_LANE_ENABLE_set", value );

    /* (0x00000144 bits 19:0) field TX_LANE_ENABLE of register PMC_DSIS_REG_SERDES_TX_LANE_EN */
    line_dsis_reg_SERDES_TX_LANE_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_MSK,
                                               DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_TX_LANE_ENABLE_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_LANE_ENABLE_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000144 bits 19:0) field TX_LANE_ENABLE of register PMC_DSIS_REG_SERDES_TX_LANE_EN */
    reg_value = line_dsis_reg_SERDES_TX_LANE_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_MSK) >> DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_TX_LANE_ENABLE_get", value );

    return value;
}
static INLINE void line_dsis_field_range_TX_LANE_ENABLE_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_LANE_ENABLE_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit,
                                                             UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_LANE_ENABLE_set", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_LANE_ENABLE_set", stop_bit, 19 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_LANE_ENABLE_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x00000144 bits 19:0) field TX_LANE_ENABLE of register PMC_DSIS_REG_SERDES_TX_LANE_EN */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000144 bits 19:0) field TX_LANE_ENABLE of register PMC_DSIS_REG_SERDES_TX_LANE_EN */
        line_dsis_reg_SERDES_TX_LANE_EN_field_set( b_ptr,
                                                   h_ptr,
                                                   subfield_mask << (DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_OFF + subfield_offset),
                                                   DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_OFF + subfield_offset,
                                                   value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_LANE_ENABLE_get( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_LANE_ENABLE_get( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_LANE_ENABLE_get", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_LANE_ENABLE_get", stop_bit, 19 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000144 bits 19:0) field TX_LANE_ENABLE of register PMC_DSIS_REG_SERDES_TX_LANE_EN */
    reg_value = line_dsis_reg_SERDES_TX_LANE_EN_read( b_ptr,
                                                      h_ptr);
    field_value = (reg_value & DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_MSK)
                  >> DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_MSK, DSIS_REG_SERDES_TX_LANE_EN_BIT_TX_LANE_ENABLE_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_LANE_ENABLE_get", start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_FIFO_RESET_set( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_FIFO_RESET_set( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32 value )
{
    if (value > 1048575)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_FIFO_RESET_set", value, 1048575);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_TX_FIFO_RESET_set", value );

    /* (0x00000198 bits 19:0) field TX_FIFO_RESET of register PMC_DSIS_REG_TX_FIFO_RESET */
    line_dsis_reg_TX_FIFO_RESET_field_set( b_ptr,
                                           h_ptr,
                                           DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_MSK,
                                           DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_OFF,
                                           value);
}

static INLINE UINT32 line_dsis_field_TX_FIFO_RESET_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_RESET_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000198 bits 19:0) field TX_FIFO_RESET of register PMC_DSIS_REG_TX_FIFO_RESET */
    reg_value = line_dsis_reg_TX_FIFO_RESET_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_MSK) >> DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_TX_FIFO_RESET_get", value );

    return value;
}
static INLINE void line_dsis_field_range_TX_FIFO_RESET_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_FIFO_RESET_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit,
                                                            UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_RESET_set", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_RESET_set", stop_bit, 19 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_RESET_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x00000198 bits 19:0) field TX_FIFO_RESET of register PMC_DSIS_REG_TX_FIFO_RESET */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000198 bits 19:0) field TX_FIFO_RESET of register PMC_DSIS_REG_TX_FIFO_RESET */
        line_dsis_reg_TX_FIFO_RESET_field_set( b_ptr,
                                               h_ptr,
                                               subfield_mask << (DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_OFF + subfield_offset),
                                               DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_OFF + subfield_offset,
                                               value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_FIFO_RESET_get( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_RESET_get( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32 start_bit,
                                                              UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_RESET_get", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_RESET_get", stop_bit, 19 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000198 bits 19:0) field TX_FIFO_RESET of register PMC_DSIS_REG_TX_FIFO_RESET */
    reg_value = line_dsis_reg_TX_FIFO_RESET_read(  b_ptr, h_ptr);
    field_value = (reg_value & DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_MSK)
                  >> DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_MSK, DSIS_REG_TX_FIFO_RESET_BIT_TX_FIFO_RESET_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_RESET_get", start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_FIFO_MODE_SEL_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_FIFO_MODE_SEL_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1048575)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_FIFO_MODE_SEL_set", value, 1048575);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_TX_FIFO_MODE_SEL_set", value );

    /* (0x0000019c bits 19:0) field TX_FIFO_MODE_SEL of register PMC_DSIS_REG_TX_FIFO_MODE_SELECT */
    line_dsis_reg_TX_FIFO_MODE_SELECT_field_set( b_ptr,
                                                 h_ptr,
                                                 DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_MSK,
                                                 DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_OFF,
                                                 value);
}

static INLINE UINT32 line_dsis_field_TX_FIFO_MODE_SEL_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_MODE_SEL_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000019c bits 19:0) field TX_FIFO_MODE_SEL of register PMC_DSIS_REG_TX_FIFO_MODE_SELECT */
    reg_value = line_dsis_reg_TX_FIFO_MODE_SELECT_read( b_ptr,
                                                        h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_MSK) >> DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_TX_FIFO_MODE_SEL_get", value );

    return value;
}
static INLINE void line_dsis_field_range_TX_FIFO_MODE_SEL_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_FIFO_MODE_SEL_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_MODE_SEL_set", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_MODE_SEL_set", stop_bit, 19 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_MODE_SEL_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x0000019c bits 19:0) field TX_FIFO_MODE_SEL of register PMC_DSIS_REG_TX_FIFO_MODE_SELECT */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x0000019c bits 19:0) field TX_FIFO_MODE_SEL of register PMC_DSIS_REG_TX_FIFO_MODE_SELECT */
        line_dsis_reg_TX_FIFO_MODE_SELECT_field_set( b_ptr,
                                                     h_ptr,
                                                     subfield_mask << (DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_OFF + subfield_offset),
                                                     DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_OFF + subfield_offset,
                                                     value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_FIFO_MODE_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_MODE_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_MODE_SEL_get", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_MODE_SEL_get", stop_bit, 19 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x0000019c bits 19:0) field TX_FIFO_MODE_SEL of register PMC_DSIS_REG_TX_FIFO_MODE_SELECT */
    reg_value = line_dsis_reg_TX_FIFO_MODE_SELECT_read( b_ptr,
                                                        h_ptr);
    field_value = (reg_value & DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_MSK)
                  >> DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_MSK, DSIS_REG_TX_FIFO_MODE_SELECT_BIT_TX_FIFO_MODE_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_MODE_SEL_get", start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_FIFO_AUTO_CENTER_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_FIFO_AUTO_CENTER_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1048575)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_FIFO_AUTO_CENTER_set", value, 1048575);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_TX_FIFO_AUTO_CENTER_set", value );

    /* (0x000001a0 bits 19:0) field TX_FIFO_AUTO_CENTER of register PMC_DSIS_REG_TX_FIFO_CENTERING_MODE */
    line_dsis_reg_TX_FIFO_CENTERING_MODE_field_set( b_ptr,
                                                    h_ptr,
                                                    DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_MSK,
                                                    DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_OFF,
                                                    value);
}

static INLINE UINT32 line_dsis_field_TX_FIFO_AUTO_CENTER_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_AUTO_CENTER_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001a0 bits 19:0) field TX_FIFO_AUTO_CENTER of register PMC_DSIS_REG_TX_FIFO_CENTERING_MODE */
    reg_value = line_dsis_reg_TX_FIFO_CENTERING_MODE_read( b_ptr,
                                                           h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_MSK) >> DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_TX_FIFO_AUTO_CENTER_get", value );

    return value;
}
static INLINE void line_dsis_field_range_TX_FIFO_AUTO_CENTER_set( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_FIFO_AUTO_CENTER_set( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 start_bit,
                                                                  UINT32 stop_bit,
                                                                  UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_AUTO_CENTER_set", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_AUTO_CENTER_set", stop_bit, 19 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_AUTO_CENTER_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x000001a0 bits 19:0) field TX_FIFO_AUTO_CENTER of register PMC_DSIS_REG_TX_FIFO_CENTERING_MODE */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000001a0 bits 19:0) field TX_FIFO_AUTO_CENTER of register PMC_DSIS_REG_TX_FIFO_CENTERING_MODE */
        line_dsis_reg_TX_FIFO_CENTERING_MODE_field_set( b_ptr,
                                                        h_ptr,
                                                        subfield_mask << (DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_OFF + subfield_offset),
                                                        DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_OFF + subfield_offset,
                                                        value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_FIFO_AUTO_CENTER_get( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_AUTO_CENTER_get( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_AUTO_CENTER_get", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_AUTO_CENTER_get", stop_bit, 19 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000001a0 bits 19:0) field TX_FIFO_AUTO_CENTER of register PMC_DSIS_REG_TX_FIFO_CENTERING_MODE */
    reg_value = line_dsis_reg_TX_FIFO_CENTERING_MODE_read( b_ptr,
                                                           h_ptr);
    field_value = (reg_value & DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_MSK)
                  >> DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_MSK, DSIS_REG_TX_FIFO_CENTERING_MODE_BIT_TX_FIFO_AUTO_CENTER_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_AUTO_CENTER_get", start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_FIFO_CENTER_REQUEST_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_FIFO_CENTER_REQUEST_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32 value )
{
    if (value > 1048575)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_FIFO_CENTER_REQUEST_set", value, 1048575);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_TX_FIFO_CENTER_REQUEST_set", value );

    /* (0x000001a4 bits 19:0) field TX_FIFO_CENTER_REQUEST of register PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST */
    line_dsis_reg_TX_FIFO_CENTERING_REQUEST_field_set( b_ptr,
                                                       h_ptr,
                                                       DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_MSK,
                                                       DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_OFF,
                                                       value);
}

static INLINE UINT32 line_dsis_field_TX_FIFO_CENTER_REQUEST_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_CENTER_REQUEST_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001a4 bits 19:0) field TX_FIFO_CENTER_REQUEST of register PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST */
    reg_value = line_dsis_reg_TX_FIFO_CENTERING_REQUEST_read( b_ptr,
                                                              h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_MSK) >> DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_TX_FIFO_CENTER_REQUEST_get", value );

    return value;
}
static INLINE void line_dsis_field_range_TX_FIFO_CENTER_REQUEST_set( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 start_bit,
                                                                     UINT32 stop_bit,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_FIFO_CENTER_REQUEST_set( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 start_bit,
                                                                     UINT32 stop_bit,
                                                                     UINT32 value )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_CENTER_REQUEST_set", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_CENTER_REQUEST_set", stop_bit, 19 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_CENTER_REQUEST_set", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x000001a4 bits 19:0) field TX_FIFO_CENTER_REQUEST of register PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x000001a4 bits 19:0) field TX_FIFO_CENTER_REQUEST of register PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST */
        line_dsis_reg_TX_FIFO_CENTERING_REQUEST_field_set( b_ptr,
                                                           h_ptr,
                                                           subfield_mask << (DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_OFF + subfield_offset),
                                                           DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_OFF + subfield_offset,
                                                           value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_FIFO_CENTER_REQUEST_get( line_dsis_buffer_t *b_ptr,
                                                                       lifd_handle_t *h_ptr,
                                                                       UINT32 start_bit,
                                                                       UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_CENTER_REQUEST_get( line_dsis_buffer_t *b_ptr,
                                                                       lifd_handle_t *h_ptr,
                                                                       UINT32 start_bit,
                                                                       UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_CENTER_REQUEST_get", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_CENTER_REQUEST_get", stop_bit, 19 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x000001a4 bits 19:0) field TX_FIFO_CENTER_REQUEST of register PMC_DSIS_REG_TX_FIFO_CENTERING_REQUEST */
    reg_value = line_dsis_reg_TX_FIFO_CENTERING_REQUEST_read( b_ptr,
                                                              h_ptr);
    field_value = (reg_value & DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_MSK)
                  >> DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_MSK, DSIS_REG_TX_FIFO_CENTERING_REQUEST_BIT_TX_FIFO_CENTER_REQUEST_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_CENTER_REQUEST_get", start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 * Parameter Access Functions for Paramset config_N_size12
 * ==================================================================================
 */
static INLINE void line_dsis_field_RX_EN_set( line_dsis_buffer_t *b_ptr,
                                              lifd_handle_t *h_ptr,
                                              UINT32  N,
                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RX_EN_set( line_dsis_buffer_t *b_ptr,
                                              lifd_handle_t *h_ptr,
                                              UINT32  N,
                                              UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_EN_set", N, 11);
    if (value > 7)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RX_EN_set", value, 7);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_RX_EN_set", N, value );

    /* ((0x00000000 + (N) * 0x4) bits 10:8) field RX_EN of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( b_ptr,
                                                                       h_ptr,
                                                                       N,
                                                                       DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_MSK,
                                                                       DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_OFF,
                                                                       value);
}

static INLINE UINT32 line_dsis_field_RX_EN_get( line_dsis_buffer_t *b_ptr,
                                                lifd_handle_t *h_ptr,
                                                UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RX_EN_get( line_dsis_buffer_t *b_ptr,
                                                lifd_handle_t *h_ptr,
                                                UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_EN_get", N, 11);
    /* ((0x00000000 + (N) * 0x4) bits 10:8) field RX_EN of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( b_ptr,
                                                                              h_ptr,
                                                                              N);
    value = (reg_value & DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_MSK) >> DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_RX_EN_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_RX_EN_set( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N,
                                                    UINT32 start_bit,
                                                    UINT32 stop_bit,
                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_RX_EN_set( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N,
                                                    UINT32 start_bit,
                                                    UINT32 stop_bit,
                                                    UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_EN_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_EN_set", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_EN_set", stop_bit, 2 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_EN_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000000 + (N) * 0x4) bits 10:8) field RX_EN of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 2) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 2;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000000 + (N) * 0x4) bits 10:8) field RX_EN of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
        line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( b_ptr,
                                                                           h_ptr,
                                                                           N,
                                                                           subfield_mask << (DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_OFF + subfield_offset),
                                                                           DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_OFF + subfield_offset,
                                                                           value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_RX_EN_get( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32  N,
                                                      UINT32 start_bit,
                                                      UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_RX_EN_get( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32  N,
                                                      UINT32 start_bit,
                                                      UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_EN_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_EN_get", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_EN_get", stop_bit, 2 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 2) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 2;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000000 + (N) * 0x4) bits 10:8) field RX_EN of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( b_ptr,
                                                                              h_ptr,
                                                                              N);
    field_value = (reg_value & DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_MSK)
                  >> DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_MSK, DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_EN_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_EN_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_RX_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                lifd_handle_t *h_ptr,
                                                UINT32  N,
                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RX_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                lifd_handle_t *h_ptr,
                                                UINT32  N,
                                                UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_LSEL_set", N, 11);
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RX_LSEL_set", value, 15);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_RX_LSEL_set", N, value );

    /* ((0x00000000 + (N) * 0x4) bits 7:4) field RX_LSEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( b_ptr,
                                                                       h_ptr,
                                                                       N,
                                                                       DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_MSK,
                                                                       DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_OFF,
                                                                       value);
}

static INLINE UINT32 line_dsis_field_RX_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RX_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_LSEL_get", N, 11);
    /* ((0x00000000 + (N) * 0x4) bits 7:4) field RX_LSEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( b_ptr,
                                                                              h_ptr,
                                                                              N);
    value = (reg_value & DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_MSK) >> DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_RX_LSEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_RX_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32  N,
                                                      UINT32 start_bit,
                                                      UINT32 stop_bit,
                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_RX_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                      lifd_handle_t *h_ptr,
                                                      UINT32  N,
                                                      UINT32 start_bit,
                                                      UINT32 stop_bit,
                                                      UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_LSEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_LSEL_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_LSEL_set", stop_bit, 3 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_LSEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000000 + (N) * 0x4) bits 7:4) field RX_LSEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000000 + (N) * 0x4) bits 7:4) field RX_LSEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
        line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( b_ptr,
                                                                           h_ptr,
                                                                           N,
                                                                           subfield_mask << (DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_OFF + subfield_offset),
                                                                           DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_OFF + subfield_offset,
                                                                           value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_RX_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_RX_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_LSEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_LSEL_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_LSEL_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000000 + (N) * 0x4) bits 7:4) field RX_LSEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( b_ptr,
                                                                              h_ptr,
                                                                              N);
    field_value = (reg_value & DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_MSK)
                  >> DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_MSK, DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_LSEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_LSEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_RX_SEL_set( line_dsis_buffer_t *b_ptr,
                                               lifd_handle_t *h_ptr,
                                               UINT32  N,
                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RX_SEL_set( line_dsis_buffer_t *b_ptr,
                                               lifd_handle_t *h_ptr,
                                               UINT32  N,
                                               UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_SEL_set", N, 11);
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RX_SEL_set", value, 15);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_RX_SEL_set", N, value );

    /* ((0x00000000 + (N) * 0x4) bits 3:0) field RX_SEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( b_ptr,
                                                                       h_ptr,
                                                                       N,
                                                                       DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_MSK,
                                                                       DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_OFF,
                                                                       value);
}

static INLINE UINT32 line_dsis_field_RX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_SEL_get", N, 11);
    /* ((0x00000000 + (N) * 0x4) bits 3:0) field RX_SEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( b_ptr,
                                                                              h_ptr,
                                                                              N);
    value = (reg_value & DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_MSK) >> DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_RX_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_RX_SEL_set( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N,
                                                     UINT32 start_bit,
                                                     UINT32 stop_bit,
                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_RX_SEL_set( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N,
                                                     UINT32 start_bit,
                                                     UINT32 stop_bit,
                                                     UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_SEL_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_SEL_set", stop_bit, 3 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000000 + (N) * 0x4) bits 3:0) field RX_SEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000000 + (N) * 0x4) bits 3:0) field RX_SEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
        line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_field_set( b_ptr,
                                                                           h_ptr,
                                                                           N,
                                                                           subfield_mask << (DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_OFF + subfield_offset),
                                                                           DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_OFF + subfield_offset,
                                                                           value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_RX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_RX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_SEL_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_SEL_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000000 + (N) * 0x4) bits 3:0) field RX_SEL of register PMC_DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_array_read( b_ptr,
                                                                              h_ptr,
                                                                              N);
    field_value = (reg_value & DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_MSK)
                  >> DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_MSK, DSIS_REG_RX_SEL_AND_CLK_EN_FOR_SS_LANES_0_11_BIT_RX_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_RX_I_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RX_I_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_I_LSEL_set", N, 11);
    if (value > 3)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RX_I_LSEL_set", value, 3);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_RX_I_LSEL_set", N, value );

    /* ((0x00000030 + (N) * 0x4) bits 5:4) field RX_I_LSEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                     h_ptr,
                                                                     N,
                                                                     DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_MSK,
                                                                     DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_OFF,
                                                                     value);
}

static INLINE UINT32 line_dsis_field_RX_I_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RX_I_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_I_LSEL_get", N, 11);
    /* ((0x00000030 + (N) * 0x4) bits 5:4) field RX_I_LSEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read( b_ptr,
                                                                            h_ptr,
                                                                            N);
    value = (reg_value & DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_MSK) >> DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_RX_I_LSEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_RX_I_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_RX_I_LSEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_I_LSEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_I_LSEL_set", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_I_LSEL_set", stop_bit, 1 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_I_LSEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000030 + (N) * 0x4) bits 5:4) field RX_I_LSEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 1) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 1;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000030 + (N) * 0x4) bits 5:4) field RX_I_LSEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                         h_ptr,
                                                                         N,
                                                                         subfield_mask << (DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_OFF + subfield_offset),
                                                                         DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_OFF + subfield_offset,
                                                                         value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_RX_I_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_RX_I_LSEL_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_I_LSEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_I_LSEL_get", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_I_LSEL_get", stop_bit, 1 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 1) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 1;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000030 + (N) * 0x4) bits 5:4) field RX_I_LSEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read( b_ptr,
                                                                            h_ptr,
                                                                            N);
    field_value = (reg_value & DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_MSK)
                  >> DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_MSK, DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_LSEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_I_LSEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_RX_I_SEL_set( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N,
                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RX_I_SEL_set( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N,
                                                 UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_I_SEL_set", N, 11);
    if (value > 3)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RX_I_SEL_set", value, 3);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_RX_I_SEL_set", N, value );

    /* ((0x00000030 + (N) * 0x4) bits 1:0) field RX_I_SEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                     h_ptr,
                                                                     N,
                                                                     DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_MSK,
                                                                     DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_OFF,
                                                                     value);
}

static INLINE UINT32 line_dsis_field_RX_I_SEL_get( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RX_I_SEL_get( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_RX_I_SEL_get", N, 11);
    /* ((0x00000030 + (N) * 0x4) bits 1:0) field RX_I_SEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read( b_ptr,
                                                                            h_ptr,
                                                                            N);
    value = (reg_value & DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_MSK) >> DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_RX_I_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_RX_I_SEL_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_RX_I_SEL_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit,
                                                       UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_I_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_I_SEL_set", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_I_SEL_set", stop_bit, 1 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_I_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000030 + (N) * 0x4) bits 1:0) field RX_I_SEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 1) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 1;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000030 + (N) * 0x4) bits 1:0) field RX_I_SEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                         h_ptr,
                                                                         N,
                                                                         subfield_mask << (DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_OFF + subfield_offset),
                                                                         DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_OFF + subfield_offset,
                                                                         value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_RX_I_SEL_get( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_RX_I_SEL_get( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_RX_I_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_RX_I_SEL_get", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_RX_I_SEL_get", stop_bit, 1 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 1) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 1;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000030 + (N) * 0x4) bits 1:0) field RX_I_SEL of register PMC_DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_array_read( b_ptr,
                                                                            h_ptr,
                                                                            N);
    field_value = (reg_value & DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_MSK)
                  >> DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_MSK, DSIS_REG_RX_FIRST_LEVEL_MUX_FOR_LANES_0_11_BIT_RX_I_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_RX_I_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_CLK_EN_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_CLK_EN_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_CLK_EN_set", N, 11);
    if (value > 7)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_CLK_EN_set", value, 7);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_CLK_EN_set", N, value );

    /* ((0x00000060 + (N) * 0x4) bits 6:4) field TX_CLK_EN of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                    h_ptr,
                                                                    N,
                                                                    DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_MSK,
                                                                    DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_OFF,
                                                                    value);
}

static INLINE UINT32 line_dsis_field_TX_CLK_EN_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_CLK_EN_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_CLK_EN_get", N, 11);
    /* ((0x00000060 + (N) * 0x4) bits 6:4) field TX_CLK_EN of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    value = (reg_value & DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_MSK) >> DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_CLK_EN_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_CLK_EN_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_CLK_EN_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_CLK_EN_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_CLK_EN_set", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_CLK_EN_set", stop_bit, 2 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_CLK_EN_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000060 + (N) * 0x4) bits 6:4) field TX_CLK_EN of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 2) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 2;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000060 + (N) * 0x4) bits 6:4) field TX_CLK_EN of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                        h_ptr,
                                                                        N,
                                                                        subfield_mask << (DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_OFF + subfield_offset),
                                                                        DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_OFF + subfield_offset,
                                                                        value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_CLK_EN_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_CLK_EN_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_CLK_EN_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_CLK_EN_get", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_CLK_EN_get", stop_bit, 2 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 2) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 2;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000060 + (N) * 0x4) bits 6:4) field TX_CLK_EN of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    field_value = (reg_value & DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_MSK)
                  >> DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_MSK, DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_EN_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_CLK_EN_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N,
                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N,
                                                   UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_CLK_SEL_set", N, 11);
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_CLK_SEL_set", value, 15);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_CLK_SEL_set", N, value );

    /* ((0x00000060 + (N) * 0x4) bits 3:0) field TX_CLK_SEL of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                    h_ptr,
                                                                    N,
                                                                    DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_MSK,
                                                                    DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_OFF,
                                                                    value);
}

static INLINE UINT32 line_dsis_field_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_CLK_SEL_get", N, 11);
    /* ((0x00000060 + (N) * 0x4) bits 3:0) field TX_CLK_SEL of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    value = (reg_value & DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_MSK) >> DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_CLK_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_CLK_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_CLK_SEL_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_CLK_SEL_set", stop_bit, 3 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_CLK_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000060 + (N) * 0x4) bits 3:0) field TX_CLK_SEL of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000060 + (N) * 0x4) bits 3:0) field TX_CLK_SEL of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                        h_ptr,
                                                                        N,
                                                                        subfield_mask << (DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_OFF + subfield_offset),
                                                                        DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_OFF + subfield_offset,
                                                                        value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_CLK_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_CLK_SEL_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_CLK_SEL_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000060 + (N) * 0x4) bits 3:0) field TX_CLK_SEL of register PMC_DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    field_value = (reg_value & DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_MSK)
                  >> DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_MSK, DSIS_REG_TX_CLK_SEL_AND_EN_FOR_LANES_0_11_BIT_TX_CLK_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_CLK_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_I_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N,
                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_I_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N,
                                                     UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_I_CLK_SEL_set", N, 11);
    if (value > 3)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_I_CLK_SEL_set", value, 3);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_I_CLK_SEL_set", N, value );

    /* ((0x00000090 + (N) * 0x4) bits 1:0) field TX_I_CLK_SEL of register PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                    h_ptr,
                                                                    N,
                                                                    DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_MSK,
                                                                    DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_OFF,
                                                                    value);
}

static INLINE UINT32 line_dsis_field_TX_I_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_I_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_I_CLK_SEL_get", N, 11);
    /* ((0x00000090 + (N) * 0x4) bits 1:0) field TX_I_CLK_SEL of register PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    value = (reg_value & DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_MSK) >> DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_I_CLK_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_I_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_I_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit,
                                                           UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_I_CLK_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_I_CLK_SEL_set", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_I_CLK_SEL_set", stop_bit, 1 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_I_CLK_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000090 + (N) * 0x4) bits 1:0) field TX_I_CLK_SEL of register PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 1) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 1;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000090 + (N) * 0x4) bits 1:0) field TX_I_CLK_SEL of register PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                        h_ptr,
                                                                        N,
                                                                        subfield_mask << (DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_OFF + subfield_offset),
                                                                        DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_OFF + subfield_offset,
                                                                        value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_I_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32  N,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_I_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32  N,
                                                             UINT32 start_bit,
                                                             UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_I_CLK_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_I_CLK_SEL_get", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_I_CLK_SEL_get", stop_bit, 1 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 1) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 1;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000090 + (N) * 0x4) bits 1:0) field TX_I_CLK_SEL of register PMC_DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    field_value = (reg_value & DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_MSK)
                  >> DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_MSK, DSIS_REG_TX_CLK_PREMUX_SEL_FOR_LANES_0_11_BIT_TX_I_CLK_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_I_CLK_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_ACB_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N,
                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_ACB_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N,
                                                   UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_ACB_IF_SEL_set", N, 11);
    if (value > 7)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_ACB_IF_SEL_set", value, 7);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_ACB_IF_SEL_set", N, value );

    /* ((0x000000c4 + (N) * 0x4) bits 6:4) field ACB_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                    h_ptr,
                                                                    N,
                                                                    DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_MSK,
                                                                    DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_OFF,
                                                                    value);
}

static INLINE UINT32 line_dsis_field_ACB_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_ACB_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_ACB_IF_SEL_get", N, 11);
    /* ((0x000000c4 + (N) * 0x4) bits 6:4) field ACB_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    value = (reg_value & DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_MSK) >> DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_ACB_IF_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_ACB_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_ACB_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit,
                                                         UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_ACB_IF_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_ACB_IF_SEL_set", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_ACB_IF_SEL_set", stop_bit, 2 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_ACB_IF_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x000000c4 + (N) * 0x4) bits 6:4) field ACB_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 2) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 2;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x000000c4 + (N) * 0x4) bits 6:4) field ACB_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                        h_ptr,
                                                                        N,
                                                                        subfield_mask << (DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_OFF + subfield_offset),
                                                                        DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_OFF + subfield_offset,
                                                                        value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_ACB_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_ACB_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N,
                                                           UINT32 start_bit,
                                                           UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_ACB_IF_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_ACB_IF_SEL_get", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_ACB_IF_SEL_get", stop_bit, 2 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 2) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 2;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x000000c4 + (N) * 0x4) bits 6:4) field ACB_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    field_value = (reg_value & DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_MSK)
                  >> DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_MSK, DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_ACB_IF_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_ACB_IF_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_IF_SEL_set", N, 11);
    if (value > 3)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_IF_SEL_set", value, 3);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_IF_SEL_set", N, value );

    /* ((0x000000c4 + (N) * 0x4) bits 1:0) field TX_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                    h_ptr,
                                                                    N,
                                                                    DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_MSK,
                                                                    DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_OFF,
                                                                    value);
}

static INLINE UINT32 line_dsis_field_TX_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_IF_SEL_get", N, 11);
    /* ((0x000000c4 + (N) * 0x4) bits 1:0) field TX_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    value = (reg_value & DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_MSK) >> DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_IF_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_IF_SEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_IF_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_IF_SEL_set", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_IF_SEL_set", stop_bit, 1 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_IF_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x000000c4 + (N) * 0x4) bits 1:0) field TX_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 1) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 1;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x000000c4 + (N) * 0x4) bits 1:0) field TX_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
        line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_field_set( b_ptr,
                                                                        h_ptr,
                                                                        N,
                                                                        subfield_mask << (DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_OFF + subfield_offset),
                                                                        DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_OFF + subfield_offset,
                                                                        value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_IF_SEL_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_IF_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_IF_SEL_get", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_IF_SEL_get", stop_bit, 1 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 1) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 1;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x000000c4 + (N) * 0x4) bits 1:0) field TX_IF_SEL of register PMC_DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_array_read( b_ptr,
                                                                           h_ptr,
                                                                           N);
    field_value = (reg_value & DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_MSK)
                  >> DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_MSK, DSIS_REG_TX_AND_ACB_SS_SEL_FOR_LANES_0_11_BIT_TX_IF_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_IF_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_SEL_set( line_dsis_buffer_t *b_ptr,
                                               lifd_handle_t *h_ptr,
                                               UINT32  N,
                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_SEL_set( line_dsis_buffer_t *b_ptr,
                                               lifd_handle_t *h_ptr,
                                               UINT32  N,
                                               UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_SEL_set", N, 11);
    if (value > 15)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_SEL_set", value, 15);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_SEL_set", N, value );

    /* ((0x000000f4 + (N) * 0x4) bits 3:0) field TX_SEL of register PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11 index N=0..11 */
    line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_field_set( b_ptr,
                                                                h_ptr,
                                                                N,
                                                                DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_MSK,
                                                                DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_OFF,
                                                                value);
}

static INLINE UINT32 line_dsis_field_TX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_SEL_get", N, 11);
    /* ((0x000000f4 + (N) * 0x4) bits 3:0) field TX_SEL of register PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_read( b_ptr,
                                                                       h_ptr,
                                                                       N);
    value = (reg_value & DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_MSK) >> DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_SEL_set( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N,
                                                     UINT32 start_bit,
                                                     UINT32 stop_bit,
                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_SEL_set( line_dsis_buffer_t *b_ptr,
                                                     lifd_handle_t *h_ptr,
                                                     UINT32  N,
                                                     UINT32 start_bit,
                                                     UINT32 stop_bit,
                                                     UINT32 value )
{
    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_SEL_set", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_SEL_set", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_SEL_set", stop_bit, 3 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x000000f4 + (N) * 0x4) bits 3:0) field TX_SEL of register PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11 index N=0..11 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 3) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 3;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x000000f4 + (N) * 0x4) bits 3:0) field TX_SEL of register PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11 index N=0..11 */
        line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_field_set( b_ptr,
                                                                    h_ptr,
                                                                    N,
                                                                    subfield_mask << (DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_OFF + subfield_offset),
                                                                    DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_OFF + subfield_offset,
                                                                    value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_SEL_get( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 11)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_SEL_get", N, 11);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_SEL_get", stop_bit, start_bit );
    if (stop_bit > 3) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_SEL_get", stop_bit, 3 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 3) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 3;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x000000f4 + (N) * 0x4) bits 3:0) field TX_SEL of register PMC_DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11 index N=0..11 */
    reg_value = line_dsis_reg_TX_SEL_FOR_SERDES_LANES_0_11_array_read( b_ptr,
                                                                       h_ptr,
                                                                       N);
    field_value = (reg_value & DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_MSK)
                  >> DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_MSK, DSIS_REG_TX_SEL_FOR_SERDES_LANES_0_11_BIT_TX_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_SEL_get", N, start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 * Parameter Access Functions for Paramset config_N_size20
 * ==================================================================================
 */
static INLINE void line_dsis_field_TX_FIFO_WRITE_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32  N,
                                                              UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_FIFO_WRITE_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                              lifd_handle_t *h_ptr,
                                                              UINT32  N,
                                                              UINT32 value )
{
    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_FIFO_WRITE_CLK_SEL_set", N, 19);
    if (value > 31)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_FIFO_WRITE_CLK_SEL_set", value, 31);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_FIFO_WRITE_CLK_SEL_set", N, value );

    /* ((0x00000148 + (N) * 0x4) bits 4:0) field TX_FIFO_WRITE_CLK_SEL of register PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT index N=0..19 */
    line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_field_set( b_ptr,
                                                            h_ptr,
                                                            N,
                                                            DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_MSK,
                                                            DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_TX_FIFO_WRITE_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_WRITE_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_FIFO_WRITE_CLK_SEL_get", N, 19);
    /* ((0x00000148 + (N) * 0x4) bits 4:0) field TX_FIFO_WRITE_CLK_SEL of register PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT index N=0..19 */
    reg_value = line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_read( b_ptr,
                                                                   h_ptr,
                                                                   N);
    value = (reg_value & DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_MSK) >> DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_FIFO_WRITE_CLK_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32  N,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_set( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32  N,
                                                                    UINT32 start_bit,
                                                                    UINT32 stop_bit,
                                                                    UINT32 value )
{
    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_set", N, 19);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_set", stop_bit, start_bit );
    if (stop_bit > 4) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_set", stop_bit, 4 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000148 + (N) * 0x4) bits 4:0) field TX_FIFO_WRITE_CLK_SEL of register PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT index N=0..19 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 4) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 4;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000148 + (N) * 0x4) bits 4:0) field TX_FIFO_WRITE_CLK_SEL of register PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT index N=0..19 */
        line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_field_set( b_ptr,
                                                                h_ptr,
                                                                N,
                                                                subfield_mask << (DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_OFF + subfield_offset),
                                                                DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_OFF + subfield_offset,
                                                                value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32  N,
                                                                      UINT32 start_bit,
                                                                      UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_get( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32  N,
                                                                      UINT32 start_bit,
                                                                      UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_get", N, 19);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_get", stop_bit, start_bit );
    if (stop_bit > 4) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_get", stop_bit, 4 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 4) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 4;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000148 + (N) * 0x4) bits 4:0) field TX_FIFO_WRITE_CLK_SEL of register PMC_DSIS_REG_TX_FIFO_WRITE_CLK_SELECT index N=0..19 */
    reg_value = line_dsis_reg_TX_FIFO_WRITE_CLK_SELECT_array_read( b_ptr,
                                                                   h_ptr,
                                                                   N);
    field_value = (reg_value & DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_MSK)
                  >> DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_MSK, DSIS_REG_TX_FIFO_WRITE_CLK_SELECT_BIT_TX_FIFO_WRITE_CLK_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_WRITE_CLK_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_FIFO_READ_PTR_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_FIFO_READ_PTR_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 value )
{
    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_FIFO_READ_PTR_set", N, 19);
    if (value > 7)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_FIFO_READ_PTR_set", value, 7);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_FIFO_READ_PTR_set", N, value );

    /* ((0x000001a8 + (N) * 0x4) bits 2:0) field TX_FIFO_READ_PTR of register PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19 index N=0..19 */
    line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_field_set( b_ptr,
                                                                        h_ptr,
                                                                        N,
                                                                        DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_MSK,
                                                                        DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_OFF,
                                                                        value);
}

static INLINE UINT32 line_dsis_field_TX_FIFO_READ_PTR_get( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_READ_PTR_get( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_FIFO_READ_PTR_get", N, 19);
    /* ((0x000001a8 + (N) * 0x4) bits 2:0) field TX_FIFO_READ_PTR of register PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19 index N=0..19 */
    reg_value = line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_read( b_ptr,
                                                                               h_ptr,
                                                                               N);
    value = (reg_value & DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_MSK) >> DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_FIFO_READ_PTR_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_FIFO_READ_PTR_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32  N,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_FIFO_READ_PTR_set( line_dsis_buffer_t *b_ptr,
                                                               lifd_handle_t *h_ptr,
                                                               UINT32  N,
                                                               UINT32 start_bit,
                                                               UINT32 stop_bit,
                                                               UINT32 value )
{
    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_FIFO_READ_PTR_set", N, 19);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_READ_PTR_set", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_READ_PTR_set", stop_bit, 2 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_READ_PTR_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x000001a8 + (N) * 0x4) bits 2:0) field TX_FIFO_READ_PTR of register PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19 index N=0..19 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 2) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 2;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x000001a8 + (N) * 0x4) bits 2:0) field TX_FIFO_READ_PTR of register PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19 index N=0..19 */
        line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_field_set( b_ptr,
                                                                            h_ptr,
                                                                            N,
                                                                            subfield_mask << (DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_OFF + subfield_offset),
                                                                            DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_OFF + subfield_offset,
                                                                            value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_FIFO_READ_PTR_get( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32  N,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_READ_PTR_get( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32  N,
                                                                 UINT32 start_bit,
                                                                 UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 19)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_FIFO_READ_PTR_get", N, 19);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_READ_PTR_get", stop_bit, start_bit );
    if (stop_bit > 2) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_READ_PTR_get", stop_bit, 2 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 2) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 2;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x000001a8 + (N) * 0x4) bits 2:0) field TX_FIFO_READ_PTR of register PMC_DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19 index N=0..19 */
    reg_value = line_dsis_reg_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_array_read( b_ptr,
                                                                               h_ptr,
                                                                               N);
    field_value = (reg_value & DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_MSK)
                  >> DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_MSK, DSIS_REG_TX_FIFO_READ_POINTER_FOR_TXFIFO_0_19_BIT_TX_FIFO_READ_PTR_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_READ_PTR_get", N, start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 * Parameter Access Functions for Paramset config_N_size8
 * ==================================================================================
 */
static INLINE void line_dsis_field_ACB_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_ACB_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                  lifd_handle_t *h_ptr,
                                                  UINT32  N,
                                                  UINT32 value )
{
    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_ACB_O_SEL_set", N, 7);
    if (value > 3)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_ACB_O_SEL_set", value, 3);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_ACB_O_SEL_set", N, value );

    /* ((0x00000124 + (N) * 0x4) bits 5:4) field ACB_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set( b_ptr,
                                                                         h_ptr,
                                                                         N,
                                                                         DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_MSK,
                                                                         DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_OFF,
                                                                         value);
}

static INLINE UINT32 line_dsis_field_ACB_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_ACB_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                    lifd_handle_t *h_ptr,
                                                    UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_ACB_O_SEL_get", N, 7);
    /* ((0x00000124 + (N) * 0x4) bits 5:4) field ACB_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    reg_value = line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read( b_ptr,
                                                                                h_ptr,
                                                                                N);
    value = (reg_value & DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_MSK) >> DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_ACB_O_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_ACB_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_ACB_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32  N,
                                                        UINT32 start_bit,
                                                        UINT32 stop_bit,
                                                        UINT32 value )
{
    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_ACB_O_SEL_set", N, 7);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_ACB_O_SEL_set", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_ACB_O_SEL_set", stop_bit, 1 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_ACB_O_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000124 + (N) * 0x4) bits 5:4) field ACB_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 1) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 1;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000124 + (N) * 0x4) bits 5:4) field ACB_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
        line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set( b_ptr,
                                                                             h_ptr,
                                                                             N,
                                                                             subfield_mask << (DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_OFF + subfield_offset),
                                                                             DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_OFF + subfield_offset,
                                                                             value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_ACB_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_ACB_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32  N,
                                                          UINT32 start_bit,
                                                          UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_ACB_O_SEL_get", N, 7);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_ACB_O_SEL_get", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_ACB_O_SEL_get", stop_bit, 1 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 1) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 1;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000124 + (N) * 0x4) bits 5:4) field ACB_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    reg_value = line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read( b_ptr,
                                                                                h_ptr,
                                                                                N);
    field_value = (reg_value & DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_MSK)
                  >> DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_MSK, DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_ACB_O_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_ACB_O_SEL_get", N, start_bit, stop_bit, value );

    return value;
}
static INLINE void line_dsis_field_TX_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N,
                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_TX_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                 lifd_handle_t *h_ptr,
                                                 UINT32  N,
                                                 UINT32 value )
{
    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_O_SEL_set", N, 7);
    if (value > 3)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_TX_O_SEL_set", value, 3);
    IOLOG( "%s <= N=%d 0x%08x", "line_dsis_field_TX_O_SEL_set", N, value );

    /* ((0x00000124 + (N) * 0x4) bits 1:0) field TX_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set( b_ptr,
                                                                         h_ptr,
                                                                         N,
                                                                         DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_MSK,
                                                                         DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_OFF,
                                                                         value);
}

static INLINE UINT32 line_dsis_field_TX_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                   lifd_handle_t *h_ptr,
                                                   UINT32  N )
{
    UINT32 value = 0;
    UINT32 reg_value;

    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_TX_O_SEL_get", N, 7);
    /* ((0x00000124 + (N) * 0x4) bits 1:0) field TX_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    reg_value = line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read( b_ptr,
                                                                                h_ptr,
                                                                                N);
    value = (reg_value & DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_MSK) >> DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_OFF;
    IOLOG( "%s -> N=%d 0x%08x", "line_dsis_field_TX_O_SEL_get", N, value );

    return value;
}
static INLINE void line_dsis_field_range_TX_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_range_TX_O_SEL_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32  N,
                                                       UINT32 start_bit,
                                                       UINT32 stop_bit,
                                                       UINT32 value )
{
    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_O_SEL_set", N, 7);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_O_SEL_set", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_O_SEL_set", stop_bit, 1 );
    IOLOG( "%s <= N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_O_SEL_set", N, start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* ((0x00000124 + (N) * 0x4) bits 1:0) field TX_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_shift;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_shift = 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_shift = 0 - start_bit;
            subfield_start_bit = 0;
        }
        if (stop_bit < 1) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 1;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* ((0x00000124 + (N) * 0x4) bits 1:0) field TX_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
        line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_field_set( b_ptr,
                                                                             h_ptr,
                                                                             N,
                                                                             subfield_mask << (DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_OFF + subfield_offset),
                                                                             DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_OFF + subfield_offset,
                                                                             value >> subfield_shift);
    }
}

static INLINE UINT32 line_dsis_field_range_TX_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_O_SEL_get( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32  N,
                                                         UINT32 start_bit,
                                                         UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (N > 7)
        IO_RANGE_CHECK("%s N is %d but max is %d", "line_dsis_field_range_TX_O_SEL_get", N, 7);
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_O_SEL_get", stop_bit, start_bit );
    if (stop_bit > 1) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_O_SEL_get", stop_bit, 1 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 1) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 1;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* ((0x00000124 + (N) * 0x4) bits 1:0) field TX_O_SEL of register PMC_DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19 index N=0..7 */
    reg_value = line_dsis_reg_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_array_read( b_ptr,
                                                                                h_ptr,
                                                                                N);
    field_value = (reg_value & DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_MSK)
                  >> DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_MSK, DSIS_REG_TX_AND_ACB_SEL_FOR_SERDES_LANES_12_19_BIT_TX_O_SEL_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> N=%d start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_O_SEL_get", N, start_bit, stop_bit, value );

    return value;
}

/*
 * ==================================================================================
 * Parameter Access Functions for Paramset int_enable
 * ==================================================================================
 */
static INLINE void line_dsis_field_RP_NOT_CENTERED_0_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_0_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_E_set", value );

    /* (0x00000248 bits 4) field RP_NOT_CENTERED_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    line_dsis_reg_TX_FIFO_0_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_NOT_CENTERED_0_E_MSK,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_NOT_CENTERED_0_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000248 bits 4) field RP_NOT_CENTERED_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_NOT_CENTERED_0_E_MSK) >> DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_NOT_CENTERED_0_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_0_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_0_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_E_set", value );

    /* (0x00000248 bits 3) field RP_OUT_OF_SYNC_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    line_dsis_reg_TX_FIFO_0_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_OUT_OF_SYNC_0_E_MSK,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_OUT_OF_SYNC_0_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000248 bits 3) field RP_OUT_OF_SYNC_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_OUT_OF_SYNC_0_E_MSK) >> DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_OUT_OF_SYNC_0_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_0_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_0_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_E_set", value );

    /* (0x00000248 bits 2) field RP_ABOVE_EXP_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    line_dsis_reg_TX_FIFO_0_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_ABOVE_EXP_0_E_MSK,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_ABOVE_EXP_0_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000248 bits 2) field RP_ABOVE_EXP_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_ABOVE_EXP_0_E_MSK) >> DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_ABOVE_EXP_0_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_0_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_0_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_0_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_0_E_set", value );

    /* (0x00000248 bits 1) field RP_BELOW_EXP_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    line_dsis_reg_TX_FIFO_0_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_BELOW_EXP_0_E_MSK,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_BELOW_EXP_0_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000248 bits 1) field RP_BELOW_EXP_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_BELOW_EXP_0_E_MSK) >> DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_BELOW_EXP_0_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_0_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_0_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_0_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_0_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_0_E_set", value );

    /* (0x00000248 bits 0) field RP_IN_SYNC_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    line_dsis_reg_TX_FIFO_0_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_IN_SYNC_0_E_MSK,
                                              DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_IN_SYNC_0_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_0_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000248 bits 0) field RP_IN_SYNC_0_E of register PMC_DSIS_REG_TX_FIFO_0_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_IN_SYNC_0_E_MSK) >> DSIS_REG_TX_FIFO_0_INT_EN_BIT_RP_IN_SYNC_0_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_0_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_1_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_1_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_E_set", value );

    /* (0x0000024c bits 4) field RP_NOT_CENTERED_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    line_dsis_reg_TX_FIFO_1_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_NOT_CENTERED_1_E_MSK,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_NOT_CENTERED_1_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000024c bits 4) field RP_NOT_CENTERED_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_NOT_CENTERED_1_E_MSK) >> DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_NOT_CENTERED_1_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_1_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_1_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_E_set", value );

    /* (0x0000024c bits 3) field RP_OUT_OF_SYNC_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    line_dsis_reg_TX_FIFO_1_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_OUT_OF_SYNC_1_E_MSK,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_OUT_OF_SYNC_1_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000024c bits 3) field RP_OUT_OF_SYNC_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_OUT_OF_SYNC_1_E_MSK) >> DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_OUT_OF_SYNC_1_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_1_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_1_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_E_set", value );

    /* (0x0000024c bits 2) field RP_ABOVE_EXP_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    line_dsis_reg_TX_FIFO_1_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_ABOVE_EXP_1_E_MSK,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_ABOVE_EXP_1_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000024c bits 2) field RP_ABOVE_EXP_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_ABOVE_EXP_1_E_MSK) >> DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_ABOVE_EXP_1_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_1_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_1_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_1_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_1_E_set", value );

    /* (0x0000024c bits 1) field RP_BELOW_EXP_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    line_dsis_reg_TX_FIFO_1_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_BELOW_EXP_1_E_MSK,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_BELOW_EXP_1_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000024c bits 1) field RP_BELOW_EXP_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_BELOW_EXP_1_E_MSK) >> DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_BELOW_EXP_1_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_1_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_1_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_1_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_1_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_1_E_set", value );

    /* (0x0000024c bits 0) field RP_IN_SYNC_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    line_dsis_reg_TX_FIFO_1_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_IN_SYNC_1_E_MSK,
                                              DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_IN_SYNC_1_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_1_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000024c bits 0) field RP_IN_SYNC_1_E of register PMC_DSIS_REG_TX_FIFO_1_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_IN_SYNC_1_E_MSK) >> DSIS_REG_TX_FIFO_1_INT_EN_BIT_RP_IN_SYNC_1_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_1_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_2_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_2_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_E_set", value );

    /* (0x00000250 bits 4) field RP_NOT_CENTERED_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    line_dsis_reg_TX_FIFO_2_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_NOT_CENTERED_2_E_MSK,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_NOT_CENTERED_2_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000250 bits 4) field RP_NOT_CENTERED_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_NOT_CENTERED_2_E_MSK) >> DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_NOT_CENTERED_2_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_2_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_2_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_E_set", value );

    /* (0x00000250 bits 3) field RP_OUT_OF_SYNC_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    line_dsis_reg_TX_FIFO_2_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_OUT_OF_SYNC_2_E_MSK,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_OUT_OF_SYNC_2_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000250 bits 3) field RP_OUT_OF_SYNC_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_OUT_OF_SYNC_2_E_MSK) >> DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_OUT_OF_SYNC_2_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_2_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_2_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_E_set", value );

    /* (0x00000250 bits 2) field RP_ABOVE_EXP_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    line_dsis_reg_TX_FIFO_2_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_ABOVE_EXP_2_E_MSK,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_ABOVE_EXP_2_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000250 bits 2) field RP_ABOVE_EXP_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_ABOVE_EXP_2_E_MSK) >> DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_ABOVE_EXP_2_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_2_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_2_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_2_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_2_E_set", value );

    /* (0x00000250 bits 1) field RP_BELOW_EXP_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    line_dsis_reg_TX_FIFO_2_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_BELOW_EXP_2_E_MSK,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_BELOW_EXP_2_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000250 bits 1) field RP_BELOW_EXP_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_BELOW_EXP_2_E_MSK) >> DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_BELOW_EXP_2_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_2_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_2_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_2_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_2_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_2_E_set", value );

    /* (0x00000250 bits 0) field RP_IN_SYNC_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    line_dsis_reg_TX_FIFO_2_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_IN_SYNC_2_E_MSK,
                                              DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_IN_SYNC_2_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_2_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000250 bits 0) field RP_IN_SYNC_2_E of register PMC_DSIS_REG_TX_FIFO_2_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_IN_SYNC_2_E_MSK) >> DSIS_REG_TX_FIFO_2_INT_EN_BIT_RP_IN_SYNC_2_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_2_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_3_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_3_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_E_set", value );

    /* (0x00000254 bits 4) field RP_NOT_CENTERED_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    line_dsis_reg_TX_FIFO_3_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_NOT_CENTERED_3_E_MSK,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_NOT_CENTERED_3_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000254 bits 4) field RP_NOT_CENTERED_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_NOT_CENTERED_3_E_MSK) >> DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_NOT_CENTERED_3_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_3_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_3_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_E_set", value );

    /* (0x00000254 bits 3) field RP_OUT_OF_SYNC_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    line_dsis_reg_TX_FIFO_3_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_OUT_OF_SYNC_3_E_MSK,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_OUT_OF_SYNC_3_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000254 bits 3) field RP_OUT_OF_SYNC_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_OUT_OF_SYNC_3_E_MSK) >> DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_OUT_OF_SYNC_3_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_3_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_3_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_E_set", value );

    /* (0x00000254 bits 2) field RP_ABOVE_EXP_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    line_dsis_reg_TX_FIFO_3_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_ABOVE_EXP_3_E_MSK,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_ABOVE_EXP_3_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000254 bits 2) field RP_ABOVE_EXP_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_ABOVE_EXP_3_E_MSK) >> DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_ABOVE_EXP_3_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_3_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_3_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_3_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_3_E_set", value );

    /* (0x00000254 bits 1) field RP_BELOW_EXP_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    line_dsis_reg_TX_FIFO_3_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_BELOW_EXP_3_E_MSK,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_BELOW_EXP_3_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000254 bits 1) field RP_BELOW_EXP_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_BELOW_EXP_3_E_MSK) >> DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_BELOW_EXP_3_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_3_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_3_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_3_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_3_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_3_E_set", value );

    /* (0x00000254 bits 0) field RP_IN_SYNC_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    line_dsis_reg_TX_FIFO_3_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_IN_SYNC_3_E_MSK,
                                              DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_IN_SYNC_3_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_3_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000254 bits 0) field RP_IN_SYNC_3_E of register PMC_DSIS_REG_TX_FIFO_3_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_IN_SYNC_3_E_MSK) >> DSIS_REG_TX_FIFO_3_INT_EN_BIT_RP_IN_SYNC_3_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_3_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_4_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_4_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_E_set", value );

    /* (0x00000258 bits 4) field RP_NOT_CENTERED_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    line_dsis_reg_TX_FIFO_4_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_NOT_CENTERED_4_E_MSK,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_NOT_CENTERED_4_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000258 bits 4) field RP_NOT_CENTERED_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_NOT_CENTERED_4_E_MSK) >> DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_NOT_CENTERED_4_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_4_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_4_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_E_set", value );

    /* (0x00000258 bits 3) field RP_OUT_OF_SYNC_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    line_dsis_reg_TX_FIFO_4_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_OUT_OF_SYNC_4_E_MSK,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_OUT_OF_SYNC_4_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000258 bits 3) field RP_OUT_OF_SYNC_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_OUT_OF_SYNC_4_E_MSK) >> DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_OUT_OF_SYNC_4_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_4_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_4_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_E_set", value );

    /* (0x00000258 bits 2) field RP_ABOVE_EXP_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    line_dsis_reg_TX_FIFO_4_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_ABOVE_EXP_4_E_MSK,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_ABOVE_EXP_4_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000258 bits 2) field RP_ABOVE_EXP_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_ABOVE_EXP_4_E_MSK) >> DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_ABOVE_EXP_4_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_4_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_4_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_4_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_4_E_set", value );

    /* (0x00000258 bits 1) field RP_BELOW_EXP_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    line_dsis_reg_TX_FIFO_4_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_BELOW_EXP_4_E_MSK,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_BELOW_EXP_4_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000258 bits 1) field RP_BELOW_EXP_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_BELOW_EXP_4_E_MSK) >> DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_BELOW_EXP_4_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_4_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_4_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_4_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_4_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_4_E_set", value );

    /* (0x00000258 bits 0) field RP_IN_SYNC_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    line_dsis_reg_TX_FIFO_4_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_IN_SYNC_4_E_MSK,
                                              DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_IN_SYNC_4_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_4_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000258 bits 0) field RP_IN_SYNC_4_E of register PMC_DSIS_REG_TX_FIFO_4_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_IN_SYNC_4_E_MSK) >> DSIS_REG_TX_FIFO_4_INT_EN_BIT_RP_IN_SYNC_4_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_4_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_5_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_5_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_E_set", value );

    /* (0x0000025c bits 4) field RP_NOT_CENTERED_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    line_dsis_reg_TX_FIFO_5_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_NOT_CENTERED_5_E_MSK,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_NOT_CENTERED_5_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000025c bits 4) field RP_NOT_CENTERED_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_NOT_CENTERED_5_E_MSK) >> DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_NOT_CENTERED_5_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_5_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_5_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_E_set", value );

    /* (0x0000025c bits 3) field RP_OUT_OF_SYNC_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    line_dsis_reg_TX_FIFO_5_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_OUT_OF_SYNC_5_E_MSK,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_OUT_OF_SYNC_5_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000025c bits 3) field RP_OUT_OF_SYNC_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_OUT_OF_SYNC_5_E_MSK) >> DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_OUT_OF_SYNC_5_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_5_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_5_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_E_set", value );

    /* (0x0000025c bits 2) field RP_ABOVE_EXP_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    line_dsis_reg_TX_FIFO_5_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_ABOVE_EXP_5_E_MSK,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_ABOVE_EXP_5_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000025c bits 2) field RP_ABOVE_EXP_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_ABOVE_EXP_5_E_MSK) >> DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_ABOVE_EXP_5_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_5_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_5_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_5_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_5_E_set", value );

    /* (0x0000025c bits 1) field RP_BELOW_EXP_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    line_dsis_reg_TX_FIFO_5_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_BELOW_EXP_5_E_MSK,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_BELOW_EXP_5_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000025c bits 1) field RP_BELOW_EXP_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_BELOW_EXP_5_E_MSK) >> DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_BELOW_EXP_5_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_5_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_5_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_5_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_5_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_5_E_set", value );

    /* (0x0000025c bits 0) field RP_IN_SYNC_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    line_dsis_reg_TX_FIFO_5_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_IN_SYNC_5_E_MSK,
                                              DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_IN_SYNC_5_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_5_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000025c bits 0) field RP_IN_SYNC_5_E of register PMC_DSIS_REG_TX_FIFO_5_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_IN_SYNC_5_E_MSK) >> DSIS_REG_TX_FIFO_5_INT_EN_BIT_RP_IN_SYNC_5_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_5_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_6_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_6_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_E_set", value );

    /* (0x00000260 bits 4) field RP_NOT_CENTERED_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    line_dsis_reg_TX_FIFO_6_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_NOT_CENTERED_6_E_MSK,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_NOT_CENTERED_6_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000260 bits 4) field RP_NOT_CENTERED_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_NOT_CENTERED_6_E_MSK) >> DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_NOT_CENTERED_6_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_6_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_6_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_E_set", value );

    /* (0x00000260 bits 3) field RP_OUT_OF_SYNC_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    line_dsis_reg_TX_FIFO_6_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_OUT_OF_SYNC_6_E_MSK,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_OUT_OF_SYNC_6_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000260 bits 3) field RP_OUT_OF_SYNC_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_OUT_OF_SYNC_6_E_MSK) >> DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_OUT_OF_SYNC_6_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_6_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_6_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_E_set", value );

    /* (0x00000260 bits 2) field RP_ABOVE_EXP_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    line_dsis_reg_TX_FIFO_6_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_ABOVE_EXP_6_E_MSK,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_ABOVE_EXP_6_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000260 bits 2) field RP_ABOVE_EXP_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_ABOVE_EXP_6_E_MSK) >> DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_ABOVE_EXP_6_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_6_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_6_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_6_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_6_E_set", value );

    /* (0x00000260 bits 1) field RP_BELOW_EXP_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    line_dsis_reg_TX_FIFO_6_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_BELOW_EXP_6_E_MSK,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_BELOW_EXP_6_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000260 bits 1) field RP_BELOW_EXP_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_BELOW_EXP_6_E_MSK) >> DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_BELOW_EXP_6_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_6_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_6_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_6_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_6_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_6_E_set", value );

    /* (0x00000260 bits 0) field RP_IN_SYNC_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    line_dsis_reg_TX_FIFO_6_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_IN_SYNC_6_E_MSK,
                                              DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_IN_SYNC_6_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_6_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000260 bits 0) field RP_IN_SYNC_6_E of register PMC_DSIS_REG_TX_FIFO_6_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_IN_SYNC_6_E_MSK) >> DSIS_REG_TX_FIFO_6_INT_EN_BIT_RP_IN_SYNC_6_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_6_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_7_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_7_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_E_set", value );

    /* (0x00000264 bits 4) field RP_NOT_CENTERED_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    line_dsis_reg_TX_FIFO_7_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_NOT_CENTERED_7_E_MSK,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_NOT_CENTERED_7_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000264 bits 4) field RP_NOT_CENTERED_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_NOT_CENTERED_7_E_MSK) >> DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_NOT_CENTERED_7_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_7_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_7_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_E_set", value );

    /* (0x00000264 bits 3) field RP_OUT_OF_SYNC_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    line_dsis_reg_TX_FIFO_7_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_OUT_OF_SYNC_7_E_MSK,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_OUT_OF_SYNC_7_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000264 bits 3) field RP_OUT_OF_SYNC_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_OUT_OF_SYNC_7_E_MSK) >> DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_OUT_OF_SYNC_7_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_7_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_7_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_E_set", value );

    /* (0x00000264 bits 2) field RP_ABOVE_EXP_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    line_dsis_reg_TX_FIFO_7_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_ABOVE_EXP_7_E_MSK,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_ABOVE_EXP_7_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000264 bits 2) field RP_ABOVE_EXP_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_ABOVE_EXP_7_E_MSK) >> DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_ABOVE_EXP_7_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_7_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_7_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_7_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_7_E_set", value );

    /* (0x00000264 bits 1) field RP_BELOW_EXP_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    line_dsis_reg_TX_FIFO_7_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_BELOW_EXP_7_E_MSK,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_BELOW_EXP_7_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000264 bits 1) field RP_BELOW_EXP_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_BELOW_EXP_7_E_MSK) >> DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_BELOW_EXP_7_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_7_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_7_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_7_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_7_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_7_E_set", value );

    /* (0x00000264 bits 0) field RP_IN_SYNC_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    line_dsis_reg_TX_FIFO_7_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_IN_SYNC_7_E_MSK,
                                              DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_IN_SYNC_7_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_7_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000264 bits 0) field RP_IN_SYNC_7_E of register PMC_DSIS_REG_TX_FIFO_7_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_IN_SYNC_7_E_MSK) >> DSIS_REG_TX_FIFO_7_INT_EN_BIT_RP_IN_SYNC_7_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_7_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_8_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_8_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_E_set", value );

    /* (0x00000268 bits 4) field RP_NOT_CENTERED_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    line_dsis_reg_TX_FIFO_8_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_NOT_CENTERED_8_E_MSK,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_NOT_CENTERED_8_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000268 bits 4) field RP_NOT_CENTERED_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_NOT_CENTERED_8_E_MSK) >> DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_NOT_CENTERED_8_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_8_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_8_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_E_set", value );

    /* (0x00000268 bits 3) field RP_OUT_OF_SYNC_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    line_dsis_reg_TX_FIFO_8_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_OUT_OF_SYNC_8_E_MSK,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_OUT_OF_SYNC_8_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000268 bits 3) field RP_OUT_OF_SYNC_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_OUT_OF_SYNC_8_E_MSK) >> DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_OUT_OF_SYNC_8_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_8_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_8_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_E_set", value );

    /* (0x00000268 bits 2) field RP_ABOVE_EXP_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    line_dsis_reg_TX_FIFO_8_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_ABOVE_EXP_8_E_MSK,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_ABOVE_EXP_8_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000268 bits 2) field RP_ABOVE_EXP_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_ABOVE_EXP_8_E_MSK) >> DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_ABOVE_EXP_8_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_8_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_8_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_8_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_8_E_set", value );

    /* (0x00000268 bits 1) field RP_BELOW_EXP_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    line_dsis_reg_TX_FIFO_8_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_BELOW_EXP_8_E_MSK,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_BELOW_EXP_8_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000268 bits 1) field RP_BELOW_EXP_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_BELOW_EXP_8_E_MSK) >> DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_BELOW_EXP_8_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_8_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_8_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_8_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_8_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_8_E_set", value );

    /* (0x00000268 bits 0) field RP_IN_SYNC_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    line_dsis_reg_TX_FIFO_8_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_IN_SYNC_8_E_MSK,
                                              DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_IN_SYNC_8_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_8_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000268 bits 0) field RP_IN_SYNC_8_E of register PMC_DSIS_REG_TX_FIFO_8_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_IN_SYNC_8_E_MSK) >> DSIS_REG_TX_FIFO_8_INT_EN_BIT_RP_IN_SYNC_8_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_8_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_9_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_9_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_E_set", value );

    /* (0x0000026c bits 4) field RP_NOT_CENTERED_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    line_dsis_reg_TX_FIFO_9_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_NOT_CENTERED_9_E_MSK,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_NOT_CENTERED_9_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000026c bits 4) field RP_NOT_CENTERED_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_NOT_CENTERED_9_E_MSK) >> DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_NOT_CENTERED_9_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_9_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_9_E_set( line_dsis_buffer_t *b_ptr,
                                                           lifd_handle_t *h_ptr,
                                                           UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_E_set", value );

    /* (0x0000026c bits 3) field RP_OUT_OF_SYNC_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    line_dsis_reg_TX_FIFO_9_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_OUT_OF_SYNC_9_E_MSK,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_OUT_OF_SYNC_9_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000026c bits 3) field RP_OUT_OF_SYNC_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_OUT_OF_SYNC_9_E_MSK) >> DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_OUT_OF_SYNC_9_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_9_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_9_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_E_set", value );

    /* (0x0000026c bits 2) field RP_ABOVE_EXP_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    line_dsis_reg_TX_FIFO_9_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_ABOVE_EXP_9_E_MSK,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_ABOVE_EXP_9_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000026c bits 2) field RP_ABOVE_EXP_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_ABOVE_EXP_9_E_MSK) >> DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_ABOVE_EXP_9_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_9_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_9_E_set( line_dsis_buffer_t *b_ptr,
                                                         lifd_handle_t *h_ptr,
                                                         UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_9_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_9_E_set", value );

    /* (0x0000026c bits 1) field RP_BELOW_EXP_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    line_dsis_reg_TX_FIFO_9_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_BELOW_EXP_9_E_MSK,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_BELOW_EXP_9_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000026c bits 1) field RP_BELOW_EXP_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_BELOW_EXP_9_E_MSK) >> DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_BELOW_EXP_9_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_9_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_9_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_9_E_set( line_dsis_buffer_t *b_ptr,
                                                       lifd_handle_t *h_ptr,
                                                       UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_9_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_9_E_set", value );

    /* (0x0000026c bits 0) field RP_IN_SYNC_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    line_dsis_reg_TX_FIFO_9_INT_EN_field_set( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_IN_SYNC_9_E_MSK,
                                              DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_IN_SYNC_9_E_OFF,
                                              value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_9_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000026c bits 0) field RP_IN_SYNC_9_E of register PMC_DSIS_REG_TX_FIFO_9_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_EN_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_IN_SYNC_9_E_MSK) >> DSIS_REG_TX_FIFO_9_INT_EN_BIT_RP_IN_SYNC_9_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_9_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_10_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_10_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_E_set", value );

    /* (0x00000270 bits 4) field RP_NOT_CENTERED_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    line_dsis_reg_TX_FIFO_10_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_NOT_CENTERED_10_E_MSK,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_NOT_CENTERED_10_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000270 bits 4) field RP_NOT_CENTERED_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_NOT_CENTERED_10_E_MSK) >> DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_NOT_CENTERED_10_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_10_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_10_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_E_set", value );

    /* (0x00000270 bits 3) field RP_OUT_OF_SYNC_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    line_dsis_reg_TX_FIFO_10_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_OUT_OF_SYNC_10_E_MSK,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_OUT_OF_SYNC_10_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000270 bits 3) field RP_OUT_OF_SYNC_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_OUT_OF_SYNC_10_E_MSK) >> DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_OUT_OF_SYNC_10_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_10_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_10_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_E_set", value );

    /* (0x00000270 bits 2) field RP_ABOVE_EXP_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    line_dsis_reg_TX_FIFO_10_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_ABOVE_EXP_10_E_MSK,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_ABOVE_EXP_10_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000270 bits 2) field RP_ABOVE_EXP_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_ABOVE_EXP_10_E_MSK) >> DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_ABOVE_EXP_10_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_10_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_10_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_10_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_10_E_set", value );

    /* (0x00000270 bits 1) field RP_BELOW_EXP_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    line_dsis_reg_TX_FIFO_10_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_BELOW_EXP_10_E_MSK,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_BELOW_EXP_10_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000270 bits 1) field RP_BELOW_EXP_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_BELOW_EXP_10_E_MSK) >> DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_BELOW_EXP_10_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_10_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_10_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_10_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_10_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_10_E_set", value );

    /* (0x00000270 bits 0) field RP_IN_SYNC_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    line_dsis_reg_TX_FIFO_10_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_IN_SYNC_10_E_MSK,
                                               DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_IN_SYNC_10_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_10_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000270 bits 0) field RP_IN_SYNC_10_E of register PMC_DSIS_REG_TX_FIFO_10_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_IN_SYNC_10_E_MSK) >> DSIS_REG_TX_FIFO_10_INT_EN_BIT_RP_IN_SYNC_10_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_10_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_11_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_11_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_E_set", value );

    /* (0x00000274 bits 4) field RP_NOT_CENTERED_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    line_dsis_reg_TX_FIFO_11_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_NOT_CENTERED_11_E_MSK,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_NOT_CENTERED_11_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000274 bits 4) field RP_NOT_CENTERED_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_NOT_CENTERED_11_E_MSK) >> DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_NOT_CENTERED_11_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_11_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_11_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_E_set", value );

    /* (0x00000274 bits 3) field RP_OUT_OF_SYNC_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    line_dsis_reg_TX_FIFO_11_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_OUT_OF_SYNC_11_E_MSK,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_OUT_OF_SYNC_11_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000274 bits 3) field RP_OUT_OF_SYNC_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_OUT_OF_SYNC_11_E_MSK) >> DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_OUT_OF_SYNC_11_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_11_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_11_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_E_set", value );

    /* (0x00000274 bits 2) field RP_ABOVE_EXP_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    line_dsis_reg_TX_FIFO_11_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_ABOVE_EXP_11_E_MSK,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_ABOVE_EXP_11_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000274 bits 2) field RP_ABOVE_EXP_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_ABOVE_EXP_11_E_MSK) >> DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_ABOVE_EXP_11_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_11_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_11_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_11_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_11_E_set", value );

    /* (0x00000274 bits 1) field RP_BELOW_EXP_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    line_dsis_reg_TX_FIFO_11_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_BELOW_EXP_11_E_MSK,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_BELOW_EXP_11_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000274 bits 1) field RP_BELOW_EXP_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_BELOW_EXP_11_E_MSK) >> DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_BELOW_EXP_11_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_11_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_11_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_11_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_11_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_11_E_set", value );

    /* (0x00000274 bits 0) field RP_IN_SYNC_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    line_dsis_reg_TX_FIFO_11_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_IN_SYNC_11_E_MSK,
                                               DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_IN_SYNC_11_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_11_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000274 bits 0) field RP_IN_SYNC_11_E of register PMC_DSIS_REG_TX_FIFO_11_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_IN_SYNC_11_E_MSK) >> DSIS_REG_TX_FIFO_11_INT_EN_BIT_RP_IN_SYNC_11_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_11_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_12_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_12_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_E_set", value );

    /* (0x00000278 bits 4) field RP_NOT_CENTERED_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    line_dsis_reg_TX_FIFO_12_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_NOT_CENTERED_12_E_MSK,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_NOT_CENTERED_12_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000278 bits 4) field RP_NOT_CENTERED_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_NOT_CENTERED_12_E_MSK) >> DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_NOT_CENTERED_12_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_12_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_12_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_E_set", value );

    /* (0x00000278 bits 3) field RP_OUT_OF_SYNC_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    line_dsis_reg_TX_FIFO_12_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_OUT_OF_SYNC_12_E_MSK,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_OUT_OF_SYNC_12_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000278 bits 3) field RP_OUT_OF_SYNC_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_OUT_OF_SYNC_12_E_MSK) >> DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_OUT_OF_SYNC_12_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_12_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_12_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_E_set", value );

    /* (0x00000278 bits 2) field RP_ABOVE_EXP_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    line_dsis_reg_TX_FIFO_12_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_ABOVE_EXP_12_E_MSK,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_ABOVE_EXP_12_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000278 bits 2) field RP_ABOVE_EXP_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_ABOVE_EXP_12_E_MSK) >> DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_ABOVE_EXP_12_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_12_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_12_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_12_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_12_E_set", value );

    /* (0x00000278 bits 1) field RP_BELOW_EXP_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    line_dsis_reg_TX_FIFO_12_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_BELOW_EXP_12_E_MSK,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_BELOW_EXP_12_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000278 bits 1) field RP_BELOW_EXP_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_BELOW_EXP_12_E_MSK) >> DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_BELOW_EXP_12_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_12_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_12_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_12_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_12_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_12_E_set", value );

    /* (0x00000278 bits 0) field RP_IN_SYNC_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    line_dsis_reg_TX_FIFO_12_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_IN_SYNC_12_E_MSK,
                                               DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_IN_SYNC_12_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_12_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000278 bits 0) field RP_IN_SYNC_12_E of register PMC_DSIS_REG_TX_FIFO_12_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_IN_SYNC_12_E_MSK) >> DSIS_REG_TX_FIFO_12_INT_EN_BIT_RP_IN_SYNC_12_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_12_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_13_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_13_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_E_set", value );

    /* (0x0000027c bits 4) field RP_NOT_CENTERED_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    line_dsis_reg_TX_FIFO_13_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_NOT_CENTERED_13_E_MSK,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_NOT_CENTERED_13_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000027c bits 4) field RP_NOT_CENTERED_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_NOT_CENTERED_13_E_MSK) >> DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_NOT_CENTERED_13_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_13_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_13_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_E_set", value );

    /* (0x0000027c bits 3) field RP_OUT_OF_SYNC_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    line_dsis_reg_TX_FIFO_13_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_OUT_OF_SYNC_13_E_MSK,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_OUT_OF_SYNC_13_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000027c bits 3) field RP_OUT_OF_SYNC_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_OUT_OF_SYNC_13_E_MSK) >> DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_OUT_OF_SYNC_13_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_13_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_13_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_E_set", value );

    /* (0x0000027c bits 2) field RP_ABOVE_EXP_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    line_dsis_reg_TX_FIFO_13_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_ABOVE_EXP_13_E_MSK,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_ABOVE_EXP_13_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000027c bits 2) field RP_ABOVE_EXP_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_ABOVE_EXP_13_E_MSK) >> DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_ABOVE_EXP_13_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_13_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_13_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_13_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_13_E_set", value );

    /* (0x0000027c bits 1) field RP_BELOW_EXP_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    line_dsis_reg_TX_FIFO_13_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_BELOW_EXP_13_E_MSK,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_BELOW_EXP_13_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000027c bits 1) field RP_BELOW_EXP_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_BELOW_EXP_13_E_MSK) >> DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_BELOW_EXP_13_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_13_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_13_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_13_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_13_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_13_E_set", value );

    /* (0x0000027c bits 0) field RP_IN_SYNC_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    line_dsis_reg_TX_FIFO_13_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_IN_SYNC_13_E_MSK,
                                               DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_IN_SYNC_13_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_13_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000027c bits 0) field RP_IN_SYNC_13_E of register PMC_DSIS_REG_TX_FIFO_13_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_IN_SYNC_13_E_MSK) >> DSIS_REG_TX_FIFO_13_INT_EN_BIT_RP_IN_SYNC_13_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_13_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_14_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_14_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_E_set", value );

    /* (0x00000280 bits 4) field RP_NOT_CENTERED_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    line_dsis_reg_TX_FIFO_14_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_NOT_CENTERED_14_E_MSK,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_NOT_CENTERED_14_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000280 bits 4) field RP_NOT_CENTERED_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_NOT_CENTERED_14_E_MSK) >> DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_NOT_CENTERED_14_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_14_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_14_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_E_set", value );

    /* (0x00000280 bits 3) field RP_OUT_OF_SYNC_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    line_dsis_reg_TX_FIFO_14_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_OUT_OF_SYNC_14_E_MSK,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_OUT_OF_SYNC_14_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000280 bits 3) field RP_OUT_OF_SYNC_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_OUT_OF_SYNC_14_E_MSK) >> DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_OUT_OF_SYNC_14_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_14_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_14_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_E_set", value );

    /* (0x00000280 bits 2) field RP_ABOVE_EXP_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    line_dsis_reg_TX_FIFO_14_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_ABOVE_EXP_14_E_MSK,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_ABOVE_EXP_14_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000280 bits 2) field RP_ABOVE_EXP_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_ABOVE_EXP_14_E_MSK) >> DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_ABOVE_EXP_14_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_14_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_14_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_14_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_14_E_set", value );

    /* (0x00000280 bits 1) field RP_BELOW_EXP_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    line_dsis_reg_TX_FIFO_14_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_BELOW_EXP_14_E_MSK,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_BELOW_EXP_14_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000280 bits 1) field RP_BELOW_EXP_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_BELOW_EXP_14_E_MSK) >> DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_BELOW_EXP_14_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_14_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_14_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_14_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_14_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_14_E_set", value );

    /* (0x00000280 bits 0) field RP_IN_SYNC_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    line_dsis_reg_TX_FIFO_14_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_IN_SYNC_14_E_MSK,
                                               DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_IN_SYNC_14_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_14_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000280 bits 0) field RP_IN_SYNC_14_E of register PMC_DSIS_REG_TX_FIFO_14_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_IN_SYNC_14_E_MSK) >> DSIS_REG_TX_FIFO_14_INT_EN_BIT_RP_IN_SYNC_14_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_14_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_15_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_15_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_E_set", value );

    /* (0x00000284 bits 4) field RP_NOT_CENTERED_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    line_dsis_reg_TX_FIFO_15_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_NOT_CENTERED_15_E_MSK,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_NOT_CENTERED_15_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000284 bits 4) field RP_NOT_CENTERED_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_NOT_CENTERED_15_E_MSK) >> DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_NOT_CENTERED_15_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_15_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_15_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_E_set", value );

    /* (0x00000284 bits 3) field RP_OUT_OF_SYNC_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    line_dsis_reg_TX_FIFO_15_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_OUT_OF_SYNC_15_E_MSK,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_OUT_OF_SYNC_15_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000284 bits 3) field RP_OUT_OF_SYNC_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_OUT_OF_SYNC_15_E_MSK) >> DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_OUT_OF_SYNC_15_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_15_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_15_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_E_set", value );

    /* (0x00000284 bits 2) field RP_ABOVE_EXP_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    line_dsis_reg_TX_FIFO_15_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_ABOVE_EXP_15_E_MSK,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_ABOVE_EXP_15_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000284 bits 2) field RP_ABOVE_EXP_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_ABOVE_EXP_15_E_MSK) >> DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_ABOVE_EXP_15_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_15_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_15_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_15_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_15_E_set", value );

    /* (0x00000284 bits 1) field RP_BELOW_EXP_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    line_dsis_reg_TX_FIFO_15_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_BELOW_EXP_15_E_MSK,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_BELOW_EXP_15_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000284 bits 1) field RP_BELOW_EXP_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_BELOW_EXP_15_E_MSK) >> DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_BELOW_EXP_15_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_15_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_15_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_15_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_15_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_15_E_set", value );

    /* (0x00000284 bits 0) field RP_IN_SYNC_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    line_dsis_reg_TX_FIFO_15_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_IN_SYNC_15_E_MSK,
                                               DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_IN_SYNC_15_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_15_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000284 bits 0) field RP_IN_SYNC_15_E of register PMC_DSIS_REG_TX_FIFO_15_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_IN_SYNC_15_E_MSK) >> DSIS_REG_TX_FIFO_15_INT_EN_BIT_RP_IN_SYNC_15_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_15_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_16_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_16_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_E_set", value );

    /* (0x00000288 bits 4) field RP_NOT_CENTERED_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    line_dsis_reg_TX_FIFO_16_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_NOT_CENTERED_16_E_MSK,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_NOT_CENTERED_16_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000288 bits 4) field RP_NOT_CENTERED_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_NOT_CENTERED_16_E_MSK) >> DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_NOT_CENTERED_16_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_16_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_16_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_E_set", value );

    /* (0x00000288 bits 3) field RP_OUT_OF_SYNC_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    line_dsis_reg_TX_FIFO_16_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_OUT_OF_SYNC_16_E_MSK,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_OUT_OF_SYNC_16_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000288 bits 3) field RP_OUT_OF_SYNC_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_OUT_OF_SYNC_16_E_MSK) >> DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_OUT_OF_SYNC_16_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_16_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_16_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_E_set", value );

    /* (0x00000288 bits 2) field RP_ABOVE_EXP_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    line_dsis_reg_TX_FIFO_16_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_ABOVE_EXP_16_E_MSK,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_ABOVE_EXP_16_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000288 bits 2) field RP_ABOVE_EXP_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_ABOVE_EXP_16_E_MSK) >> DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_ABOVE_EXP_16_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_16_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_16_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_16_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_16_E_set", value );

    /* (0x00000288 bits 1) field RP_BELOW_EXP_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    line_dsis_reg_TX_FIFO_16_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_BELOW_EXP_16_E_MSK,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_BELOW_EXP_16_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000288 bits 1) field RP_BELOW_EXP_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_BELOW_EXP_16_E_MSK) >> DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_BELOW_EXP_16_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_16_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_16_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_16_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_16_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_16_E_set", value );

    /* (0x00000288 bits 0) field RP_IN_SYNC_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    line_dsis_reg_TX_FIFO_16_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_IN_SYNC_16_E_MSK,
                                               DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_IN_SYNC_16_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_16_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000288 bits 0) field RP_IN_SYNC_16_E of register PMC_DSIS_REG_TX_FIFO_16_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_IN_SYNC_16_E_MSK) >> DSIS_REG_TX_FIFO_16_INT_EN_BIT_RP_IN_SYNC_16_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_16_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_17_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_17_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_E_set", value );

    /* (0x0000028c bits 4) field RP_NOT_CENTERED_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    line_dsis_reg_TX_FIFO_17_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_NOT_CENTERED_17_E_MSK,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_NOT_CENTERED_17_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000028c bits 4) field RP_NOT_CENTERED_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_NOT_CENTERED_17_E_MSK) >> DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_NOT_CENTERED_17_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_17_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_17_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_E_set", value );

    /* (0x0000028c bits 3) field RP_OUT_OF_SYNC_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    line_dsis_reg_TX_FIFO_17_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_OUT_OF_SYNC_17_E_MSK,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_OUT_OF_SYNC_17_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000028c bits 3) field RP_OUT_OF_SYNC_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_OUT_OF_SYNC_17_E_MSK) >> DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_OUT_OF_SYNC_17_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_17_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_17_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_E_set", value );

    /* (0x0000028c bits 2) field RP_ABOVE_EXP_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    line_dsis_reg_TX_FIFO_17_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_ABOVE_EXP_17_E_MSK,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_ABOVE_EXP_17_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000028c bits 2) field RP_ABOVE_EXP_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_ABOVE_EXP_17_E_MSK) >> DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_ABOVE_EXP_17_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_17_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_17_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_17_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_17_E_set", value );

    /* (0x0000028c bits 1) field RP_BELOW_EXP_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    line_dsis_reg_TX_FIFO_17_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_BELOW_EXP_17_E_MSK,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_BELOW_EXP_17_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000028c bits 1) field RP_BELOW_EXP_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_BELOW_EXP_17_E_MSK) >> DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_BELOW_EXP_17_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_17_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_17_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_17_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_17_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_17_E_set", value );

    /* (0x0000028c bits 0) field RP_IN_SYNC_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    line_dsis_reg_TX_FIFO_17_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_IN_SYNC_17_E_MSK,
                                               DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_IN_SYNC_17_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_17_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000028c bits 0) field RP_IN_SYNC_17_E of register PMC_DSIS_REG_TX_FIFO_17_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_IN_SYNC_17_E_MSK) >> DSIS_REG_TX_FIFO_17_INT_EN_BIT_RP_IN_SYNC_17_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_17_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_18_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_18_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_E_set", value );

    /* (0x00000290 bits 4) field RP_NOT_CENTERED_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    line_dsis_reg_TX_FIFO_18_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_NOT_CENTERED_18_E_MSK,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_NOT_CENTERED_18_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000290 bits 4) field RP_NOT_CENTERED_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_NOT_CENTERED_18_E_MSK) >> DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_NOT_CENTERED_18_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_18_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_18_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_E_set", value );

    /* (0x00000290 bits 3) field RP_OUT_OF_SYNC_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    line_dsis_reg_TX_FIFO_18_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_OUT_OF_SYNC_18_E_MSK,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_OUT_OF_SYNC_18_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000290 bits 3) field RP_OUT_OF_SYNC_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_OUT_OF_SYNC_18_E_MSK) >> DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_OUT_OF_SYNC_18_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_18_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_18_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_E_set", value );

    /* (0x00000290 bits 2) field RP_ABOVE_EXP_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    line_dsis_reg_TX_FIFO_18_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_ABOVE_EXP_18_E_MSK,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_ABOVE_EXP_18_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000290 bits 2) field RP_ABOVE_EXP_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_ABOVE_EXP_18_E_MSK) >> DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_ABOVE_EXP_18_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_18_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_18_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_18_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_18_E_set", value );

    /* (0x00000290 bits 1) field RP_BELOW_EXP_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    line_dsis_reg_TX_FIFO_18_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_BELOW_EXP_18_E_MSK,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_BELOW_EXP_18_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000290 bits 1) field RP_BELOW_EXP_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_BELOW_EXP_18_E_MSK) >> DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_BELOW_EXP_18_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_18_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_18_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_18_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_18_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_18_E_set", value );

    /* (0x00000290 bits 0) field RP_IN_SYNC_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    line_dsis_reg_TX_FIFO_18_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_IN_SYNC_18_E_MSK,
                                               DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_IN_SYNC_18_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_18_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000290 bits 0) field RP_IN_SYNC_18_E of register PMC_DSIS_REG_TX_FIFO_18_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_IN_SYNC_18_E_MSK) >> DSIS_REG_TX_FIFO_18_INT_EN_BIT_RP_IN_SYNC_18_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_18_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_NOT_CENTERED_19_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_19_E_set( line_dsis_buffer_t *b_ptr,
                                                             lifd_handle_t *h_ptr,
                                                             UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_E_set", value );

    /* (0x00000294 bits 4) field RP_NOT_CENTERED_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    line_dsis_reg_TX_FIFO_19_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_NOT_CENTERED_19_E_MSK,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_NOT_CENTERED_19_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000294 bits 4) field RP_NOT_CENTERED_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_NOT_CENTERED_19_E_MSK) >> DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_NOT_CENTERED_19_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_19_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_19_E_set( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_E_set", value );

    /* (0x00000294 bits 3) field RP_OUT_OF_SYNC_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    line_dsis_reg_TX_FIFO_19_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_OUT_OF_SYNC_19_E_MSK,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_OUT_OF_SYNC_19_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000294 bits 3) field RP_OUT_OF_SYNC_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_OUT_OF_SYNC_19_E_MSK) >> DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_OUT_OF_SYNC_19_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_ABOVE_EXP_19_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_19_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_E_set", value );

    /* (0x00000294 bits 2) field RP_ABOVE_EXP_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    line_dsis_reg_TX_FIFO_19_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_ABOVE_EXP_19_E_MSK,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_ABOVE_EXP_19_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000294 bits 2) field RP_ABOVE_EXP_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_ABOVE_EXP_19_E_MSK) >> DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_ABOVE_EXP_19_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_BELOW_EXP_19_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_19_E_set( line_dsis_buffer_t *b_ptr,
                                                          lifd_handle_t *h_ptr,
                                                          UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_19_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_19_E_set", value );

    /* (0x00000294 bits 1) field RP_BELOW_EXP_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    line_dsis_reg_TX_FIFO_19_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_BELOW_EXP_19_E_MSK,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_BELOW_EXP_19_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000294 bits 1) field RP_BELOW_EXP_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_BELOW_EXP_19_E_MSK) >> DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_BELOW_EXP_19_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_19_E_get", value );

    return value;
}
static INLINE void line_dsis_field_RP_IN_SYNC_19_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_19_E_set( line_dsis_buffer_t *b_ptr,
                                                        lifd_handle_t *h_ptr,
                                                        UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_19_E_set", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_19_E_set", value );

    /* (0x00000294 bits 0) field RP_IN_SYNC_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    line_dsis_reg_TX_FIFO_19_INT_EN_field_set( b_ptr,
                                               h_ptr,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_IN_SYNC_19_E_MSK,
                                               DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_IN_SYNC_19_E_OFF,
                                               value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_19_E_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000294 bits 0) field RP_IN_SYNC_19_E of register PMC_DSIS_REG_TX_FIFO_19_INT_EN */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_EN_read( b_ptr,
                                                      h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_IN_SYNC_19_E_MSK) >> DSIS_REG_TX_FIFO_19_INT_EN_BIT_RP_IN_SYNC_19_E_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_19_E_get", value );

    return value;
}

/*
 * ==================================================================================
 * Parameter Access Functions for Paramset int_summary
 * ==================================================================================
 */
static INLINE UINT32 line_dsis_field_TX_FIFO_INT_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_TX_FIFO_INT_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000298 bits 19:0) field TX_FIFO_INT of register PMC_DSIS_REG_INT_SUMMARY */
    reg_value = line_dsis_reg_INT_SUMMARY_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_MSK) >> DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_TX_FIFO_INT_get", value );

    return value;
}
static INLINE UINT32 line_dsis_field_range_TX_FIFO_INT_get( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_range_TX_FIFO_INT_get( line_dsis_buffer_t *b_ptr,
                                                            lifd_handle_t *h_ptr,
                                                            UINT32 start_bit,
                                                            UINT32 stop_bit )
{
    UINT32 value = 0;
    UINT32 field_value;
    UINT32 reg_value;
    UINT32 subfield_start_bit;
    UINT32 subfield_stop_bit;
    UINT32 subfield_offset;
    UINT32 subfield_shift;
    UINT32 subfield_num_bits;
    UINT32 subfield_mask;

    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_INT_get", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_INT_get", stop_bit, 19 );
    if (start_bit > 0) {
        subfield_offset = start_bit - 0;
        subfield_shift = 0;
        subfield_start_bit = start_bit;
    } else {
        subfield_offset = 0;
        subfield_shift = 0 - start_bit;
        subfield_start_bit = 0;
    }
    if (stop_bit < 19) {
        subfield_stop_bit = stop_bit;
    } else {
        subfield_stop_bit = 19;
    }
    subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
    subfield_mask = 0xffffffff >> (32-subfield_num_bits);
    /* (0x00000298 bits 19:0) field TX_FIFO_INT of register PMC_DSIS_REG_INT_SUMMARY */
    reg_value = line_dsis_reg_INT_SUMMARY_read(  b_ptr, h_ptr);
    field_value = (reg_value & DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_MSK)
                  >> DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_OFF;
    IOLOG(  "field_value = (%08x & 0x%x) >> %d; // (%08x)", reg_value, DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_MSK, DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_OFF, field_value );
    value |= ((field_value >> subfield_offset) & subfield_mask) << subfield_shift;
    IOLOG(  "value |= ((%08x >> %d) & 0x%x << %d); // (%08x)", field_value, subfield_offset, subfield_mask, subfield_shift, ((field_value >> subfield_offset) & subfield_mask) << subfield_shift );
    IOLOG( "%s -> start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_INT_get", start_bit, stop_bit, value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_range_TX_FIFO_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_range_TX_FIFO_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 start_bit,
                                                                           UINT32 stop_bit,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    if (start_bit > stop_bit) IO_RANGE_CHECK("%s error: stop_bit:%d > start_bit:%d", "line_dsis_field_range_TX_FIFO_INT_poll", stop_bit, start_bit );
    if (stop_bit > 19) IO_RANGE_CHECK("%s error: stop_bit:%d > %d", "line_dsis_field_range_TX_FIFO_INT_poll", stop_bit, 19 );
    IOLOG( "%s <= start_bit=%d stop_bit=%d 0x%08x", "line_dsis_field_range_TX_FIFO_INT_poll", start_bit, stop_bit, value );

    /* don't work hard trying to figure out if this can be changed from a read_modify_write into a pure write */
    if (b_ptr != NULL) {
        l1sys_force_read_modify_write( b_ptr->coalesce_handle);
    }

    /* (0x00000298 bits 19:0) field TX_FIFO_INT of register PMC_DSIS_REG_INT_SUMMARY */
    {
        UINT32 subfield_start_bit;
        UINT32 subfield_stop_bit;
        UINT32 subfield_offset;
        UINT32 subfield_num_bits;
        UINT32 subfield_mask;

        if (start_bit > 0) {
            subfield_offset = start_bit - 0;
            subfield_start_bit = start_bit;
        } else {
            subfield_offset = 0;
            subfield_start_bit = 0;
        }
        if (stop_bit < 19) {
            subfield_stop_bit = stop_bit;
        } else {
            subfield_stop_bit = 19;
        }
        subfield_num_bits = subfield_stop_bit - subfield_start_bit + 1;
        subfield_mask = 0xffffffff >> (32-subfield_num_bits);
        /* (0x00000298 bits 19:0) field TX_FIFO_INT of register PMC_DSIS_REG_INT_SUMMARY */
        return line_dsis_reg_INT_SUMMARY_poll( b_ptr,
                                               h_ptr,
                                               subfield_mask << (DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_OFF + subfield_offset),
                                               value << (DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_OFF + subfield_offset),
                                               cmp,
                                               max_count,
                                               num_failed_polls,
                                               delay_between_polls_in_microseconds);
    }
    return PMC_ERR_INVALID_PARAMETERS;
}

static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_TX_FIFO_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_TX_FIFO_INT_poll( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value,
                                                                     PMC_POLL_COMPARISON_TYPE cmp,
                                                                     UINT32 max_count,
                                                                     UINT32 *num_failed_polls,
                                                                     UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_TX_FIFO_INT_poll", value );

    /* (0x00000298 bits 19:0) field TX_FIFO_INT of register PMC_DSIS_REG_INT_SUMMARY */
    return line_dsis_reg_INT_SUMMARY_poll( b_ptr,
                                           h_ptr,
                                           DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_MSK,
                                           (value<<DSIS_REG_INT_SUMMARY_BIT_TX_FIFO_INT_OFF),
                                           cmp,
                                           max_count,
                                           num_failed_polls,
                                           delay_between_polls_in_microseconds);
}


/*
 * ==================================================================================
 * Parameter Access Functions for Paramset int_sync
 * ==================================================================================
 */
static INLINE void line_dsis_field_RP_NOT_CENTERED_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_I_set_to_clear", value );

    /* (0x000001f8 bits 4) field RP_NOT_CENTERED_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_NOT_CENTERED_0_I_MSK,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_NOT_CENTERED_0_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001f8 bits 4) field RP_NOT_CENTERED_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_BIT_RP_NOT_CENTERED_0_I_MSK) >> DSIS_REG_TX_FIFO_0_INT_BIT_RP_NOT_CENTERED_0_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_0_I_poll", value );

    /* (0x000001f8 bits 4) field RP_NOT_CENTERED_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    return line_dsis_reg_TX_FIFO_0_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_0_INT_BIT_RP_NOT_CENTERED_0_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_0_INT_BIT_RP_NOT_CENTERED_0_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_I_set_to_clear", value );

    /* (0x000001f8 bits 3) field RP_OUT_OF_SYNC_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_OUT_OF_SYNC_0_I_MSK,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_OUT_OF_SYNC_0_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001f8 bits 3) field RP_OUT_OF_SYNC_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_BIT_RP_OUT_OF_SYNC_0_I_MSK) >> DSIS_REG_TX_FIFO_0_INT_BIT_RP_OUT_OF_SYNC_0_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_0_I_poll", value );

    /* (0x000001f8 bits 3) field RP_OUT_OF_SYNC_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    return line_dsis_reg_TX_FIFO_0_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_0_INT_BIT_RP_OUT_OF_SYNC_0_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_0_INT_BIT_RP_OUT_OF_SYNC_0_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_I_set_to_clear", value );

    /* (0x000001f8 bits 2) field RP_ABOVE_EXP_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_ABOVE_EXP_0_I_MSK,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_ABOVE_EXP_0_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001f8 bits 2) field RP_ABOVE_EXP_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_BIT_RP_ABOVE_EXP_0_I_MSK) >> DSIS_REG_TX_FIFO_0_INT_BIT_RP_ABOVE_EXP_0_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_0_I_poll", value );

    /* (0x000001f8 bits 2) field RP_ABOVE_EXP_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    return line_dsis_reg_TX_FIFO_0_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_0_INT_BIT_RP_ABOVE_EXP_0_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_0_INT_BIT_RP_ABOVE_EXP_0_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_0_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_0_I_set_to_clear", value );

    /* (0x000001f8 bits 1) field RP_BELOW_EXP_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_BELOW_EXP_0_I_MSK,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_BELOW_EXP_0_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001f8 bits 1) field RP_BELOW_EXP_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_BIT_RP_BELOW_EXP_0_I_MSK) >> DSIS_REG_TX_FIFO_0_INT_BIT_RP_BELOW_EXP_0_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_0_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_0_I_poll", value );

    /* (0x000001f8 bits 1) field RP_BELOW_EXP_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    return line_dsis_reg_TX_FIFO_0_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_0_INT_BIT_RP_BELOW_EXP_0_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_0_INT_BIT_RP_BELOW_EXP_0_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_0_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_0_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_0_I_set_to_clear", value );

    /* (0x000001f8 bits 0) field RP_IN_SYNC_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    line_dsis_reg_TX_FIFO_0_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_IN_SYNC_0_I_MSK,
                                                           DSIS_REG_TX_FIFO_0_INT_BIT_RP_IN_SYNC_0_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_0_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001f8 bits 0) field RP_IN_SYNC_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    reg_value = line_dsis_reg_TX_FIFO_0_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_0_INT_BIT_RP_IN_SYNC_0_I_MSK) >> DSIS_REG_TX_FIFO_0_INT_BIT_RP_IN_SYNC_0_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_0_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_0_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_0_I_poll", value );

    /* (0x000001f8 bits 0) field RP_IN_SYNC_0_I of register PMC_DSIS_REG_TX_FIFO_0_INT */
    return line_dsis_reg_TX_FIFO_0_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_0_INT_BIT_RP_IN_SYNC_0_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_0_INT_BIT_RP_IN_SYNC_0_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_I_set_to_clear", value );

    /* (0x000001fc bits 4) field RP_NOT_CENTERED_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_NOT_CENTERED_1_I_MSK,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_NOT_CENTERED_1_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001fc bits 4) field RP_NOT_CENTERED_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_BIT_RP_NOT_CENTERED_1_I_MSK) >> DSIS_REG_TX_FIFO_1_INT_BIT_RP_NOT_CENTERED_1_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_1_I_poll", value );

    /* (0x000001fc bits 4) field RP_NOT_CENTERED_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    return line_dsis_reg_TX_FIFO_1_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_1_INT_BIT_RP_NOT_CENTERED_1_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_1_INT_BIT_RP_NOT_CENTERED_1_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_I_set_to_clear", value );

    /* (0x000001fc bits 3) field RP_OUT_OF_SYNC_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_OUT_OF_SYNC_1_I_MSK,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_OUT_OF_SYNC_1_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001fc bits 3) field RP_OUT_OF_SYNC_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_BIT_RP_OUT_OF_SYNC_1_I_MSK) >> DSIS_REG_TX_FIFO_1_INT_BIT_RP_OUT_OF_SYNC_1_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_1_I_poll", value );

    /* (0x000001fc bits 3) field RP_OUT_OF_SYNC_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    return line_dsis_reg_TX_FIFO_1_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_1_INT_BIT_RP_OUT_OF_SYNC_1_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_1_INT_BIT_RP_OUT_OF_SYNC_1_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_I_set_to_clear", value );

    /* (0x000001fc bits 2) field RP_ABOVE_EXP_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_ABOVE_EXP_1_I_MSK,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_ABOVE_EXP_1_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001fc bits 2) field RP_ABOVE_EXP_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_BIT_RP_ABOVE_EXP_1_I_MSK) >> DSIS_REG_TX_FIFO_1_INT_BIT_RP_ABOVE_EXP_1_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_1_I_poll", value );

    /* (0x000001fc bits 2) field RP_ABOVE_EXP_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    return line_dsis_reg_TX_FIFO_1_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_1_INT_BIT_RP_ABOVE_EXP_1_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_1_INT_BIT_RP_ABOVE_EXP_1_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_1_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_1_I_set_to_clear", value );

    /* (0x000001fc bits 1) field RP_BELOW_EXP_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_BELOW_EXP_1_I_MSK,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_BELOW_EXP_1_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001fc bits 1) field RP_BELOW_EXP_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_BIT_RP_BELOW_EXP_1_I_MSK) >> DSIS_REG_TX_FIFO_1_INT_BIT_RP_BELOW_EXP_1_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_1_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_1_I_poll", value );

    /* (0x000001fc bits 1) field RP_BELOW_EXP_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    return line_dsis_reg_TX_FIFO_1_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_1_INT_BIT_RP_BELOW_EXP_1_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_1_INT_BIT_RP_BELOW_EXP_1_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_1_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_1_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_1_I_set_to_clear", value );

    /* (0x000001fc bits 0) field RP_IN_SYNC_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    line_dsis_reg_TX_FIFO_1_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_IN_SYNC_1_I_MSK,
                                                           DSIS_REG_TX_FIFO_1_INT_BIT_RP_IN_SYNC_1_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_1_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x000001fc bits 0) field RP_IN_SYNC_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    reg_value = line_dsis_reg_TX_FIFO_1_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_1_INT_BIT_RP_IN_SYNC_1_I_MSK) >> DSIS_REG_TX_FIFO_1_INT_BIT_RP_IN_SYNC_1_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_1_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_1_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_1_I_poll", value );

    /* (0x000001fc bits 0) field RP_IN_SYNC_1_I of register PMC_DSIS_REG_TX_FIFO_1_INT */
    return line_dsis_reg_TX_FIFO_1_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_1_INT_BIT_RP_IN_SYNC_1_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_1_INT_BIT_RP_IN_SYNC_1_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_I_set_to_clear", value );

    /* (0x00000200 bits 4) field RP_NOT_CENTERED_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_NOT_CENTERED_2_I_MSK,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_NOT_CENTERED_2_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000200 bits 4) field RP_NOT_CENTERED_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_BIT_RP_NOT_CENTERED_2_I_MSK) >> DSIS_REG_TX_FIFO_2_INT_BIT_RP_NOT_CENTERED_2_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_2_I_poll", value );

    /* (0x00000200 bits 4) field RP_NOT_CENTERED_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    return line_dsis_reg_TX_FIFO_2_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_2_INT_BIT_RP_NOT_CENTERED_2_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_2_INT_BIT_RP_NOT_CENTERED_2_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_I_set_to_clear", value );

    /* (0x00000200 bits 3) field RP_OUT_OF_SYNC_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_OUT_OF_SYNC_2_I_MSK,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_OUT_OF_SYNC_2_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000200 bits 3) field RP_OUT_OF_SYNC_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_BIT_RP_OUT_OF_SYNC_2_I_MSK) >> DSIS_REG_TX_FIFO_2_INT_BIT_RP_OUT_OF_SYNC_2_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_2_I_poll", value );

    /* (0x00000200 bits 3) field RP_OUT_OF_SYNC_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    return line_dsis_reg_TX_FIFO_2_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_2_INT_BIT_RP_OUT_OF_SYNC_2_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_2_INT_BIT_RP_OUT_OF_SYNC_2_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_I_set_to_clear", value );

    /* (0x00000200 bits 2) field RP_ABOVE_EXP_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_ABOVE_EXP_2_I_MSK,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_ABOVE_EXP_2_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000200 bits 2) field RP_ABOVE_EXP_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_BIT_RP_ABOVE_EXP_2_I_MSK) >> DSIS_REG_TX_FIFO_2_INT_BIT_RP_ABOVE_EXP_2_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_2_I_poll", value );

    /* (0x00000200 bits 2) field RP_ABOVE_EXP_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    return line_dsis_reg_TX_FIFO_2_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_2_INT_BIT_RP_ABOVE_EXP_2_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_2_INT_BIT_RP_ABOVE_EXP_2_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_2_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_2_I_set_to_clear", value );

    /* (0x00000200 bits 1) field RP_BELOW_EXP_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_BELOW_EXP_2_I_MSK,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_BELOW_EXP_2_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000200 bits 1) field RP_BELOW_EXP_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_BIT_RP_BELOW_EXP_2_I_MSK) >> DSIS_REG_TX_FIFO_2_INT_BIT_RP_BELOW_EXP_2_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_2_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_2_I_poll", value );

    /* (0x00000200 bits 1) field RP_BELOW_EXP_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    return line_dsis_reg_TX_FIFO_2_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_2_INT_BIT_RP_BELOW_EXP_2_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_2_INT_BIT_RP_BELOW_EXP_2_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_2_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_2_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_2_I_set_to_clear", value );

    /* (0x00000200 bits 0) field RP_IN_SYNC_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    line_dsis_reg_TX_FIFO_2_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_IN_SYNC_2_I_MSK,
                                                           DSIS_REG_TX_FIFO_2_INT_BIT_RP_IN_SYNC_2_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_2_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000200 bits 0) field RP_IN_SYNC_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    reg_value = line_dsis_reg_TX_FIFO_2_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_2_INT_BIT_RP_IN_SYNC_2_I_MSK) >> DSIS_REG_TX_FIFO_2_INT_BIT_RP_IN_SYNC_2_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_2_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_2_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_2_I_poll", value );

    /* (0x00000200 bits 0) field RP_IN_SYNC_2_I of register PMC_DSIS_REG_TX_FIFO_2_INT */
    return line_dsis_reg_TX_FIFO_2_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_2_INT_BIT_RP_IN_SYNC_2_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_2_INT_BIT_RP_IN_SYNC_2_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_I_set_to_clear", value );

    /* (0x00000204 bits 4) field RP_NOT_CENTERED_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_NOT_CENTERED_3_I_MSK,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_NOT_CENTERED_3_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000204 bits 4) field RP_NOT_CENTERED_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_BIT_RP_NOT_CENTERED_3_I_MSK) >> DSIS_REG_TX_FIFO_3_INT_BIT_RP_NOT_CENTERED_3_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_3_I_poll", value );

    /* (0x00000204 bits 4) field RP_NOT_CENTERED_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    return line_dsis_reg_TX_FIFO_3_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_3_INT_BIT_RP_NOT_CENTERED_3_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_3_INT_BIT_RP_NOT_CENTERED_3_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_I_set_to_clear", value );

    /* (0x00000204 bits 3) field RP_OUT_OF_SYNC_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_OUT_OF_SYNC_3_I_MSK,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_OUT_OF_SYNC_3_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000204 bits 3) field RP_OUT_OF_SYNC_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_BIT_RP_OUT_OF_SYNC_3_I_MSK) >> DSIS_REG_TX_FIFO_3_INT_BIT_RP_OUT_OF_SYNC_3_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_3_I_poll", value );

    /* (0x00000204 bits 3) field RP_OUT_OF_SYNC_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    return line_dsis_reg_TX_FIFO_3_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_3_INT_BIT_RP_OUT_OF_SYNC_3_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_3_INT_BIT_RP_OUT_OF_SYNC_3_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_I_set_to_clear", value );

    /* (0x00000204 bits 2) field RP_ABOVE_EXP_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_ABOVE_EXP_3_I_MSK,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_ABOVE_EXP_3_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000204 bits 2) field RP_ABOVE_EXP_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_BIT_RP_ABOVE_EXP_3_I_MSK) >> DSIS_REG_TX_FIFO_3_INT_BIT_RP_ABOVE_EXP_3_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_3_I_poll", value );

    /* (0x00000204 bits 2) field RP_ABOVE_EXP_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    return line_dsis_reg_TX_FIFO_3_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_3_INT_BIT_RP_ABOVE_EXP_3_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_3_INT_BIT_RP_ABOVE_EXP_3_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_3_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_3_I_set_to_clear", value );

    /* (0x00000204 bits 1) field RP_BELOW_EXP_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_BELOW_EXP_3_I_MSK,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_BELOW_EXP_3_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000204 bits 1) field RP_BELOW_EXP_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_BIT_RP_BELOW_EXP_3_I_MSK) >> DSIS_REG_TX_FIFO_3_INT_BIT_RP_BELOW_EXP_3_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_3_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_3_I_poll", value );

    /* (0x00000204 bits 1) field RP_BELOW_EXP_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    return line_dsis_reg_TX_FIFO_3_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_3_INT_BIT_RP_BELOW_EXP_3_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_3_INT_BIT_RP_BELOW_EXP_3_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_3_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_3_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_3_I_set_to_clear", value );

    /* (0x00000204 bits 0) field RP_IN_SYNC_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    line_dsis_reg_TX_FIFO_3_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_IN_SYNC_3_I_MSK,
                                                           DSIS_REG_TX_FIFO_3_INT_BIT_RP_IN_SYNC_3_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_3_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000204 bits 0) field RP_IN_SYNC_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    reg_value = line_dsis_reg_TX_FIFO_3_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_3_INT_BIT_RP_IN_SYNC_3_I_MSK) >> DSIS_REG_TX_FIFO_3_INT_BIT_RP_IN_SYNC_3_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_3_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_3_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_3_I_poll", value );

    /* (0x00000204 bits 0) field RP_IN_SYNC_3_I of register PMC_DSIS_REG_TX_FIFO_3_INT */
    return line_dsis_reg_TX_FIFO_3_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_3_INT_BIT_RP_IN_SYNC_3_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_3_INT_BIT_RP_IN_SYNC_3_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_I_set_to_clear", value );

    /* (0x00000208 bits 4) field RP_NOT_CENTERED_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_NOT_CENTERED_4_I_MSK,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_NOT_CENTERED_4_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000208 bits 4) field RP_NOT_CENTERED_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_BIT_RP_NOT_CENTERED_4_I_MSK) >> DSIS_REG_TX_FIFO_4_INT_BIT_RP_NOT_CENTERED_4_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_4_I_poll", value );

    /* (0x00000208 bits 4) field RP_NOT_CENTERED_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    return line_dsis_reg_TX_FIFO_4_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_4_INT_BIT_RP_NOT_CENTERED_4_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_4_INT_BIT_RP_NOT_CENTERED_4_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_I_set_to_clear", value );

    /* (0x00000208 bits 3) field RP_OUT_OF_SYNC_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_OUT_OF_SYNC_4_I_MSK,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_OUT_OF_SYNC_4_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000208 bits 3) field RP_OUT_OF_SYNC_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_BIT_RP_OUT_OF_SYNC_4_I_MSK) >> DSIS_REG_TX_FIFO_4_INT_BIT_RP_OUT_OF_SYNC_4_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_4_I_poll", value );

    /* (0x00000208 bits 3) field RP_OUT_OF_SYNC_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    return line_dsis_reg_TX_FIFO_4_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_4_INT_BIT_RP_OUT_OF_SYNC_4_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_4_INT_BIT_RP_OUT_OF_SYNC_4_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_I_set_to_clear", value );

    /* (0x00000208 bits 2) field RP_ABOVE_EXP_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_ABOVE_EXP_4_I_MSK,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_ABOVE_EXP_4_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000208 bits 2) field RP_ABOVE_EXP_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_BIT_RP_ABOVE_EXP_4_I_MSK) >> DSIS_REG_TX_FIFO_4_INT_BIT_RP_ABOVE_EXP_4_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_4_I_poll", value );

    /* (0x00000208 bits 2) field RP_ABOVE_EXP_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    return line_dsis_reg_TX_FIFO_4_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_4_INT_BIT_RP_ABOVE_EXP_4_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_4_INT_BIT_RP_ABOVE_EXP_4_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_4_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_4_I_set_to_clear", value );

    /* (0x00000208 bits 1) field RP_BELOW_EXP_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_BELOW_EXP_4_I_MSK,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_BELOW_EXP_4_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000208 bits 1) field RP_BELOW_EXP_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_BIT_RP_BELOW_EXP_4_I_MSK) >> DSIS_REG_TX_FIFO_4_INT_BIT_RP_BELOW_EXP_4_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_4_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_4_I_poll", value );

    /* (0x00000208 bits 1) field RP_BELOW_EXP_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    return line_dsis_reg_TX_FIFO_4_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_4_INT_BIT_RP_BELOW_EXP_4_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_4_INT_BIT_RP_BELOW_EXP_4_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_4_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_4_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_4_I_set_to_clear", value );

    /* (0x00000208 bits 0) field RP_IN_SYNC_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    line_dsis_reg_TX_FIFO_4_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_IN_SYNC_4_I_MSK,
                                                           DSIS_REG_TX_FIFO_4_INT_BIT_RP_IN_SYNC_4_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_4_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000208 bits 0) field RP_IN_SYNC_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    reg_value = line_dsis_reg_TX_FIFO_4_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_4_INT_BIT_RP_IN_SYNC_4_I_MSK) >> DSIS_REG_TX_FIFO_4_INT_BIT_RP_IN_SYNC_4_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_4_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_4_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_4_I_poll", value );

    /* (0x00000208 bits 0) field RP_IN_SYNC_4_I of register PMC_DSIS_REG_TX_FIFO_4_INT */
    return line_dsis_reg_TX_FIFO_4_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_4_INT_BIT_RP_IN_SYNC_4_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_4_INT_BIT_RP_IN_SYNC_4_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_I_set_to_clear", value );

    /* (0x0000020c bits 4) field RP_NOT_CENTERED_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_NOT_CENTERED_5_I_MSK,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_NOT_CENTERED_5_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000020c bits 4) field RP_NOT_CENTERED_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_BIT_RP_NOT_CENTERED_5_I_MSK) >> DSIS_REG_TX_FIFO_5_INT_BIT_RP_NOT_CENTERED_5_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_5_I_poll", value );

    /* (0x0000020c bits 4) field RP_NOT_CENTERED_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    return line_dsis_reg_TX_FIFO_5_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_5_INT_BIT_RP_NOT_CENTERED_5_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_5_INT_BIT_RP_NOT_CENTERED_5_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_I_set_to_clear", value );

    /* (0x0000020c bits 3) field RP_OUT_OF_SYNC_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_OUT_OF_SYNC_5_I_MSK,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_OUT_OF_SYNC_5_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000020c bits 3) field RP_OUT_OF_SYNC_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_BIT_RP_OUT_OF_SYNC_5_I_MSK) >> DSIS_REG_TX_FIFO_5_INT_BIT_RP_OUT_OF_SYNC_5_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_5_I_poll", value );

    /* (0x0000020c bits 3) field RP_OUT_OF_SYNC_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    return line_dsis_reg_TX_FIFO_5_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_5_INT_BIT_RP_OUT_OF_SYNC_5_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_5_INT_BIT_RP_OUT_OF_SYNC_5_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_I_set_to_clear", value );

    /* (0x0000020c bits 2) field RP_ABOVE_EXP_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_ABOVE_EXP_5_I_MSK,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_ABOVE_EXP_5_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000020c bits 2) field RP_ABOVE_EXP_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_BIT_RP_ABOVE_EXP_5_I_MSK) >> DSIS_REG_TX_FIFO_5_INT_BIT_RP_ABOVE_EXP_5_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_5_I_poll", value );

    /* (0x0000020c bits 2) field RP_ABOVE_EXP_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    return line_dsis_reg_TX_FIFO_5_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_5_INT_BIT_RP_ABOVE_EXP_5_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_5_INT_BIT_RP_ABOVE_EXP_5_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_5_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_5_I_set_to_clear", value );

    /* (0x0000020c bits 1) field RP_BELOW_EXP_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_BELOW_EXP_5_I_MSK,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_BELOW_EXP_5_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000020c bits 1) field RP_BELOW_EXP_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_BIT_RP_BELOW_EXP_5_I_MSK) >> DSIS_REG_TX_FIFO_5_INT_BIT_RP_BELOW_EXP_5_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_5_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_5_I_poll", value );

    /* (0x0000020c bits 1) field RP_BELOW_EXP_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    return line_dsis_reg_TX_FIFO_5_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_5_INT_BIT_RP_BELOW_EXP_5_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_5_INT_BIT_RP_BELOW_EXP_5_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_5_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_5_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_5_I_set_to_clear", value );

    /* (0x0000020c bits 0) field RP_IN_SYNC_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    line_dsis_reg_TX_FIFO_5_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_IN_SYNC_5_I_MSK,
                                                           DSIS_REG_TX_FIFO_5_INT_BIT_RP_IN_SYNC_5_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_5_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000020c bits 0) field RP_IN_SYNC_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    reg_value = line_dsis_reg_TX_FIFO_5_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_5_INT_BIT_RP_IN_SYNC_5_I_MSK) >> DSIS_REG_TX_FIFO_5_INT_BIT_RP_IN_SYNC_5_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_5_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_5_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_5_I_poll", value );

    /* (0x0000020c bits 0) field RP_IN_SYNC_5_I of register PMC_DSIS_REG_TX_FIFO_5_INT */
    return line_dsis_reg_TX_FIFO_5_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_5_INT_BIT_RP_IN_SYNC_5_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_5_INT_BIT_RP_IN_SYNC_5_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_I_set_to_clear", value );

    /* (0x00000210 bits 4) field RP_NOT_CENTERED_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_NOT_CENTERED_6_I_MSK,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_NOT_CENTERED_6_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000210 bits 4) field RP_NOT_CENTERED_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_BIT_RP_NOT_CENTERED_6_I_MSK) >> DSIS_REG_TX_FIFO_6_INT_BIT_RP_NOT_CENTERED_6_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_6_I_poll", value );

    /* (0x00000210 bits 4) field RP_NOT_CENTERED_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    return line_dsis_reg_TX_FIFO_6_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_6_INT_BIT_RP_NOT_CENTERED_6_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_6_INT_BIT_RP_NOT_CENTERED_6_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_I_set_to_clear", value );

    /* (0x00000210 bits 3) field RP_OUT_OF_SYNC_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_OUT_OF_SYNC_6_I_MSK,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_OUT_OF_SYNC_6_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000210 bits 3) field RP_OUT_OF_SYNC_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_BIT_RP_OUT_OF_SYNC_6_I_MSK) >> DSIS_REG_TX_FIFO_6_INT_BIT_RP_OUT_OF_SYNC_6_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_6_I_poll", value );

    /* (0x00000210 bits 3) field RP_OUT_OF_SYNC_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    return line_dsis_reg_TX_FIFO_6_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_6_INT_BIT_RP_OUT_OF_SYNC_6_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_6_INT_BIT_RP_OUT_OF_SYNC_6_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_I_set_to_clear", value );

    /* (0x00000210 bits 2) field RP_ABOVE_EXP_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_ABOVE_EXP_6_I_MSK,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_ABOVE_EXP_6_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000210 bits 2) field RP_ABOVE_EXP_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_BIT_RP_ABOVE_EXP_6_I_MSK) >> DSIS_REG_TX_FIFO_6_INT_BIT_RP_ABOVE_EXP_6_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_6_I_poll", value );

    /* (0x00000210 bits 2) field RP_ABOVE_EXP_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    return line_dsis_reg_TX_FIFO_6_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_6_INT_BIT_RP_ABOVE_EXP_6_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_6_INT_BIT_RP_ABOVE_EXP_6_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_6_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_6_I_set_to_clear", value );

    /* (0x00000210 bits 1) field RP_BELOW_EXP_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_BELOW_EXP_6_I_MSK,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_BELOW_EXP_6_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000210 bits 1) field RP_BELOW_EXP_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_BIT_RP_BELOW_EXP_6_I_MSK) >> DSIS_REG_TX_FIFO_6_INT_BIT_RP_BELOW_EXP_6_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_6_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_6_I_poll", value );

    /* (0x00000210 bits 1) field RP_BELOW_EXP_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    return line_dsis_reg_TX_FIFO_6_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_6_INT_BIT_RP_BELOW_EXP_6_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_6_INT_BIT_RP_BELOW_EXP_6_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_6_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_6_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_6_I_set_to_clear", value );

    /* (0x00000210 bits 0) field RP_IN_SYNC_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    line_dsis_reg_TX_FIFO_6_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_IN_SYNC_6_I_MSK,
                                                           DSIS_REG_TX_FIFO_6_INT_BIT_RP_IN_SYNC_6_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_6_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000210 bits 0) field RP_IN_SYNC_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    reg_value = line_dsis_reg_TX_FIFO_6_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_6_INT_BIT_RP_IN_SYNC_6_I_MSK) >> DSIS_REG_TX_FIFO_6_INT_BIT_RP_IN_SYNC_6_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_6_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_6_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_6_I_poll", value );

    /* (0x00000210 bits 0) field RP_IN_SYNC_6_I of register PMC_DSIS_REG_TX_FIFO_6_INT */
    return line_dsis_reg_TX_FIFO_6_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_6_INT_BIT_RP_IN_SYNC_6_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_6_INT_BIT_RP_IN_SYNC_6_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_I_set_to_clear", value );

    /* (0x00000214 bits 4) field RP_NOT_CENTERED_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_NOT_CENTERED_7_I_MSK,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_NOT_CENTERED_7_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000214 bits 4) field RP_NOT_CENTERED_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_BIT_RP_NOT_CENTERED_7_I_MSK) >> DSIS_REG_TX_FIFO_7_INT_BIT_RP_NOT_CENTERED_7_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_7_I_poll", value );

    /* (0x00000214 bits 4) field RP_NOT_CENTERED_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    return line_dsis_reg_TX_FIFO_7_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_7_INT_BIT_RP_NOT_CENTERED_7_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_7_INT_BIT_RP_NOT_CENTERED_7_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_I_set_to_clear", value );

    /* (0x00000214 bits 3) field RP_OUT_OF_SYNC_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_OUT_OF_SYNC_7_I_MSK,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_OUT_OF_SYNC_7_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000214 bits 3) field RP_OUT_OF_SYNC_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_BIT_RP_OUT_OF_SYNC_7_I_MSK) >> DSIS_REG_TX_FIFO_7_INT_BIT_RP_OUT_OF_SYNC_7_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_7_I_poll", value );

    /* (0x00000214 bits 3) field RP_OUT_OF_SYNC_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    return line_dsis_reg_TX_FIFO_7_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_7_INT_BIT_RP_OUT_OF_SYNC_7_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_7_INT_BIT_RP_OUT_OF_SYNC_7_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_I_set_to_clear", value );

    /* (0x00000214 bits 2) field RP_ABOVE_EXP_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_ABOVE_EXP_7_I_MSK,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_ABOVE_EXP_7_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000214 bits 2) field RP_ABOVE_EXP_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_BIT_RP_ABOVE_EXP_7_I_MSK) >> DSIS_REG_TX_FIFO_7_INT_BIT_RP_ABOVE_EXP_7_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_7_I_poll", value );

    /* (0x00000214 bits 2) field RP_ABOVE_EXP_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    return line_dsis_reg_TX_FIFO_7_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_7_INT_BIT_RP_ABOVE_EXP_7_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_7_INT_BIT_RP_ABOVE_EXP_7_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_7_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_7_I_set_to_clear", value );

    /* (0x00000214 bits 1) field RP_BELOW_EXP_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_BELOW_EXP_7_I_MSK,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_BELOW_EXP_7_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000214 bits 1) field RP_BELOW_EXP_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_BIT_RP_BELOW_EXP_7_I_MSK) >> DSIS_REG_TX_FIFO_7_INT_BIT_RP_BELOW_EXP_7_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_7_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_7_I_poll", value );

    /* (0x00000214 bits 1) field RP_BELOW_EXP_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    return line_dsis_reg_TX_FIFO_7_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_7_INT_BIT_RP_BELOW_EXP_7_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_7_INT_BIT_RP_BELOW_EXP_7_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_7_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_7_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_7_I_set_to_clear", value );

    /* (0x00000214 bits 0) field RP_IN_SYNC_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    line_dsis_reg_TX_FIFO_7_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_IN_SYNC_7_I_MSK,
                                                           DSIS_REG_TX_FIFO_7_INT_BIT_RP_IN_SYNC_7_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_7_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000214 bits 0) field RP_IN_SYNC_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    reg_value = line_dsis_reg_TX_FIFO_7_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_7_INT_BIT_RP_IN_SYNC_7_I_MSK) >> DSIS_REG_TX_FIFO_7_INT_BIT_RP_IN_SYNC_7_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_7_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_7_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_7_I_poll", value );

    /* (0x00000214 bits 0) field RP_IN_SYNC_7_I of register PMC_DSIS_REG_TX_FIFO_7_INT */
    return line_dsis_reg_TX_FIFO_7_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_7_INT_BIT_RP_IN_SYNC_7_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_7_INT_BIT_RP_IN_SYNC_7_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_I_set_to_clear", value );

    /* (0x00000218 bits 4) field RP_NOT_CENTERED_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_NOT_CENTERED_8_I_MSK,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_NOT_CENTERED_8_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000218 bits 4) field RP_NOT_CENTERED_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_BIT_RP_NOT_CENTERED_8_I_MSK) >> DSIS_REG_TX_FIFO_8_INT_BIT_RP_NOT_CENTERED_8_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_8_I_poll", value );

    /* (0x00000218 bits 4) field RP_NOT_CENTERED_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    return line_dsis_reg_TX_FIFO_8_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_8_INT_BIT_RP_NOT_CENTERED_8_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_8_INT_BIT_RP_NOT_CENTERED_8_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_I_set_to_clear", value );

    /* (0x00000218 bits 3) field RP_OUT_OF_SYNC_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_OUT_OF_SYNC_8_I_MSK,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_OUT_OF_SYNC_8_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000218 bits 3) field RP_OUT_OF_SYNC_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_BIT_RP_OUT_OF_SYNC_8_I_MSK) >> DSIS_REG_TX_FIFO_8_INT_BIT_RP_OUT_OF_SYNC_8_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_8_I_poll", value );

    /* (0x00000218 bits 3) field RP_OUT_OF_SYNC_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    return line_dsis_reg_TX_FIFO_8_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_8_INT_BIT_RP_OUT_OF_SYNC_8_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_8_INT_BIT_RP_OUT_OF_SYNC_8_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_I_set_to_clear", value );

    /* (0x00000218 bits 2) field RP_ABOVE_EXP_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_ABOVE_EXP_8_I_MSK,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_ABOVE_EXP_8_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000218 bits 2) field RP_ABOVE_EXP_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_BIT_RP_ABOVE_EXP_8_I_MSK) >> DSIS_REG_TX_FIFO_8_INT_BIT_RP_ABOVE_EXP_8_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_8_I_poll", value );

    /* (0x00000218 bits 2) field RP_ABOVE_EXP_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    return line_dsis_reg_TX_FIFO_8_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_8_INT_BIT_RP_ABOVE_EXP_8_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_8_INT_BIT_RP_ABOVE_EXP_8_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_8_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_8_I_set_to_clear", value );

    /* (0x00000218 bits 1) field RP_BELOW_EXP_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_BELOW_EXP_8_I_MSK,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_BELOW_EXP_8_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000218 bits 1) field RP_BELOW_EXP_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_BIT_RP_BELOW_EXP_8_I_MSK) >> DSIS_REG_TX_FIFO_8_INT_BIT_RP_BELOW_EXP_8_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_8_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_8_I_poll", value );

    /* (0x00000218 bits 1) field RP_BELOW_EXP_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    return line_dsis_reg_TX_FIFO_8_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_8_INT_BIT_RP_BELOW_EXP_8_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_8_INT_BIT_RP_BELOW_EXP_8_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_8_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_8_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_8_I_set_to_clear", value );

    /* (0x00000218 bits 0) field RP_IN_SYNC_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    line_dsis_reg_TX_FIFO_8_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_IN_SYNC_8_I_MSK,
                                                           DSIS_REG_TX_FIFO_8_INT_BIT_RP_IN_SYNC_8_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_8_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000218 bits 0) field RP_IN_SYNC_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    reg_value = line_dsis_reg_TX_FIFO_8_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_8_INT_BIT_RP_IN_SYNC_8_I_MSK) >> DSIS_REG_TX_FIFO_8_INT_BIT_RP_IN_SYNC_8_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_8_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_8_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_8_I_poll", value );

    /* (0x00000218 bits 0) field RP_IN_SYNC_8_I of register PMC_DSIS_REG_TX_FIFO_8_INT */
    return line_dsis_reg_TX_FIFO_8_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_8_INT_BIT_RP_IN_SYNC_8_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_8_INT_BIT_RP_IN_SYNC_8_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_I_set_to_clear", value );

    /* (0x0000021c bits 4) field RP_NOT_CENTERED_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_NOT_CENTERED_9_I_MSK,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_NOT_CENTERED_9_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000021c bits 4) field RP_NOT_CENTERED_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_BIT_RP_NOT_CENTERED_9_I_MSK) >> DSIS_REG_TX_FIFO_9_INT_BIT_RP_NOT_CENTERED_9_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_9_I_poll", value );

    /* (0x0000021c bits 4) field RP_NOT_CENTERED_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    return line_dsis_reg_TX_FIFO_9_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_9_INT_BIT_RP_NOT_CENTERED_9_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_9_INT_BIT_RP_NOT_CENTERED_9_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                    lifd_handle_t *h_ptr,
                                                                    UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_I_set_to_clear", value );

    /* (0x0000021c bits 3) field RP_OUT_OF_SYNC_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_OUT_OF_SYNC_9_I_MSK,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_OUT_OF_SYNC_9_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000021c bits 3) field RP_OUT_OF_SYNC_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_BIT_RP_OUT_OF_SYNC_9_I_MSK) >> DSIS_REG_TX_FIFO_9_INT_BIT_RP_OUT_OF_SYNC_9_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                            lifd_handle_t *h_ptr,
                                                                            UINT32 value,
                                                                            PMC_POLL_COMPARISON_TYPE cmp,
                                                                            UINT32 max_count,
                                                                            UINT32 *num_failed_polls,
                                                                            UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_9_I_poll", value );

    /* (0x0000021c bits 3) field RP_OUT_OF_SYNC_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    return line_dsis_reg_TX_FIFO_9_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_9_INT_BIT_RP_OUT_OF_SYNC_9_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_9_INT_BIT_RP_OUT_OF_SYNC_9_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_I_set_to_clear", value );

    /* (0x0000021c bits 2) field RP_ABOVE_EXP_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_ABOVE_EXP_9_I_MSK,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_ABOVE_EXP_9_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000021c bits 2) field RP_ABOVE_EXP_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_BIT_RP_ABOVE_EXP_9_I_MSK) >> DSIS_REG_TX_FIFO_9_INT_BIT_RP_ABOVE_EXP_9_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_9_I_poll", value );

    /* (0x0000021c bits 2) field RP_ABOVE_EXP_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    return line_dsis_reg_TX_FIFO_9_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_9_INT_BIT_RP_ABOVE_EXP_9_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_9_INT_BIT_RP_ABOVE_EXP_9_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                  lifd_handle_t *h_ptr,
                                                                  UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_9_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_9_I_set_to_clear", value );

    /* (0x0000021c bits 1) field RP_BELOW_EXP_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_BELOW_EXP_9_I_MSK,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_BELOW_EXP_9_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000021c bits 1) field RP_BELOW_EXP_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_BIT_RP_BELOW_EXP_9_I_MSK) >> DSIS_REG_TX_FIFO_9_INT_BIT_RP_BELOW_EXP_9_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_9_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                          lifd_handle_t *h_ptr,
                                                                          UINT32 value,
                                                                          PMC_POLL_COMPARISON_TYPE cmp,
                                                                          UINT32 max_count,
                                                                          UINT32 *num_failed_polls,
                                                                          UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_9_I_poll", value );

    /* (0x0000021c bits 1) field RP_BELOW_EXP_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    return line_dsis_reg_TX_FIFO_9_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_9_INT_BIT_RP_BELOW_EXP_9_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_9_INT_BIT_RP_BELOW_EXP_9_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_9_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                lifd_handle_t *h_ptr,
                                                                UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_9_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_9_I_set_to_clear", value );

    /* (0x0000021c bits 0) field RP_IN_SYNC_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    line_dsis_reg_TX_FIFO_9_INT_action_on_write_field_set( b_ptr,
                                                           h_ptr,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_IN_SYNC_9_I_MSK,
                                                           DSIS_REG_TX_FIFO_9_INT_BIT_RP_IN_SYNC_9_I_OFF,
                                                           value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_9_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000021c bits 0) field RP_IN_SYNC_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    reg_value = line_dsis_reg_TX_FIFO_9_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_9_INT_BIT_RP_IN_SYNC_9_I_MSK) >> DSIS_REG_TX_FIFO_9_INT_BIT_RP_IN_SYNC_9_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_9_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_9_I_poll( line_dsis_buffer_t *b_ptr,
                                                                        lifd_handle_t *h_ptr,
                                                                        UINT32 value,
                                                                        PMC_POLL_COMPARISON_TYPE cmp,
                                                                        UINT32 max_count,
                                                                        UINT32 *num_failed_polls,
                                                                        UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_9_I_poll", value );

    /* (0x0000021c bits 0) field RP_IN_SYNC_9_I of register PMC_DSIS_REG_TX_FIFO_9_INT */
    return line_dsis_reg_TX_FIFO_9_INT_poll( b_ptr,
                                             h_ptr,
                                             DSIS_REG_TX_FIFO_9_INT_BIT_RP_IN_SYNC_9_I_MSK,
                                             (value<<DSIS_REG_TX_FIFO_9_INT_BIT_RP_IN_SYNC_9_I_OFF),
                                             cmp,
                                             max_count,
                                             num_failed_polls,
                                             delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_I_set_to_clear", value );

    /* (0x00000220 bits 4) field RP_NOT_CENTERED_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_NOT_CENTERED_10_I_MSK,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_NOT_CENTERED_10_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000220 bits 4) field RP_NOT_CENTERED_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_BIT_RP_NOT_CENTERED_10_I_MSK) >> DSIS_REG_TX_FIFO_10_INT_BIT_RP_NOT_CENTERED_10_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_10_I_poll", value );

    /* (0x00000220 bits 4) field RP_NOT_CENTERED_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    return line_dsis_reg_TX_FIFO_10_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_10_INT_BIT_RP_NOT_CENTERED_10_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_10_INT_BIT_RP_NOT_CENTERED_10_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_I_set_to_clear", value );

    /* (0x00000220 bits 3) field RP_OUT_OF_SYNC_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_OUT_OF_SYNC_10_I_MSK,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_OUT_OF_SYNC_10_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000220 bits 3) field RP_OUT_OF_SYNC_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_BIT_RP_OUT_OF_SYNC_10_I_MSK) >> DSIS_REG_TX_FIFO_10_INT_BIT_RP_OUT_OF_SYNC_10_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_10_I_poll", value );

    /* (0x00000220 bits 3) field RP_OUT_OF_SYNC_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    return line_dsis_reg_TX_FIFO_10_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_10_INT_BIT_RP_OUT_OF_SYNC_10_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_10_INT_BIT_RP_OUT_OF_SYNC_10_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_I_set_to_clear", value );

    /* (0x00000220 bits 2) field RP_ABOVE_EXP_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_ABOVE_EXP_10_I_MSK,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_ABOVE_EXP_10_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000220 bits 2) field RP_ABOVE_EXP_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_BIT_RP_ABOVE_EXP_10_I_MSK) >> DSIS_REG_TX_FIFO_10_INT_BIT_RP_ABOVE_EXP_10_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_10_I_poll", value );

    /* (0x00000220 bits 2) field RP_ABOVE_EXP_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    return line_dsis_reg_TX_FIFO_10_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_10_INT_BIT_RP_ABOVE_EXP_10_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_10_INT_BIT_RP_ABOVE_EXP_10_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_10_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_10_I_set_to_clear", value );

    /* (0x00000220 bits 1) field RP_BELOW_EXP_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_BELOW_EXP_10_I_MSK,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_BELOW_EXP_10_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000220 bits 1) field RP_BELOW_EXP_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_BIT_RP_BELOW_EXP_10_I_MSK) >> DSIS_REG_TX_FIFO_10_INT_BIT_RP_BELOW_EXP_10_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_10_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_10_I_poll", value );

    /* (0x00000220 bits 1) field RP_BELOW_EXP_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    return line_dsis_reg_TX_FIFO_10_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_10_INT_BIT_RP_BELOW_EXP_10_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_10_INT_BIT_RP_BELOW_EXP_10_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_10_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_10_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_10_I_set_to_clear", value );

    /* (0x00000220 bits 0) field RP_IN_SYNC_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    line_dsis_reg_TX_FIFO_10_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_IN_SYNC_10_I_MSK,
                                                            DSIS_REG_TX_FIFO_10_INT_BIT_RP_IN_SYNC_10_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_10_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000220 bits 0) field RP_IN_SYNC_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    reg_value = line_dsis_reg_TX_FIFO_10_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_10_INT_BIT_RP_IN_SYNC_10_I_MSK) >> DSIS_REG_TX_FIFO_10_INT_BIT_RP_IN_SYNC_10_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_10_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_10_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_10_I_poll", value );

    /* (0x00000220 bits 0) field RP_IN_SYNC_10_I of register PMC_DSIS_REG_TX_FIFO_10_INT */
    return line_dsis_reg_TX_FIFO_10_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_10_INT_BIT_RP_IN_SYNC_10_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_10_INT_BIT_RP_IN_SYNC_10_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_I_set_to_clear", value );

    /* (0x00000224 bits 4) field RP_NOT_CENTERED_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_NOT_CENTERED_11_I_MSK,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_NOT_CENTERED_11_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000224 bits 4) field RP_NOT_CENTERED_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_BIT_RP_NOT_CENTERED_11_I_MSK) >> DSIS_REG_TX_FIFO_11_INT_BIT_RP_NOT_CENTERED_11_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_11_I_poll", value );

    /* (0x00000224 bits 4) field RP_NOT_CENTERED_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    return line_dsis_reg_TX_FIFO_11_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_11_INT_BIT_RP_NOT_CENTERED_11_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_11_INT_BIT_RP_NOT_CENTERED_11_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_I_set_to_clear", value );

    /* (0x00000224 bits 3) field RP_OUT_OF_SYNC_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_OUT_OF_SYNC_11_I_MSK,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_OUT_OF_SYNC_11_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000224 bits 3) field RP_OUT_OF_SYNC_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_BIT_RP_OUT_OF_SYNC_11_I_MSK) >> DSIS_REG_TX_FIFO_11_INT_BIT_RP_OUT_OF_SYNC_11_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_11_I_poll", value );

    /* (0x00000224 bits 3) field RP_OUT_OF_SYNC_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    return line_dsis_reg_TX_FIFO_11_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_11_INT_BIT_RP_OUT_OF_SYNC_11_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_11_INT_BIT_RP_OUT_OF_SYNC_11_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_I_set_to_clear", value );

    /* (0x00000224 bits 2) field RP_ABOVE_EXP_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_ABOVE_EXP_11_I_MSK,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_ABOVE_EXP_11_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000224 bits 2) field RP_ABOVE_EXP_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_BIT_RP_ABOVE_EXP_11_I_MSK) >> DSIS_REG_TX_FIFO_11_INT_BIT_RP_ABOVE_EXP_11_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_11_I_poll", value );

    /* (0x00000224 bits 2) field RP_ABOVE_EXP_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    return line_dsis_reg_TX_FIFO_11_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_11_INT_BIT_RP_ABOVE_EXP_11_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_11_INT_BIT_RP_ABOVE_EXP_11_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_11_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_11_I_set_to_clear", value );

    /* (0x00000224 bits 1) field RP_BELOW_EXP_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_BELOW_EXP_11_I_MSK,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_BELOW_EXP_11_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000224 bits 1) field RP_BELOW_EXP_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_BIT_RP_BELOW_EXP_11_I_MSK) >> DSIS_REG_TX_FIFO_11_INT_BIT_RP_BELOW_EXP_11_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_11_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_11_I_poll", value );

    /* (0x00000224 bits 1) field RP_BELOW_EXP_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    return line_dsis_reg_TX_FIFO_11_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_11_INT_BIT_RP_BELOW_EXP_11_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_11_INT_BIT_RP_BELOW_EXP_11_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_11_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_11_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_11_I_set_to_clear", value );

    /* (0x00000224 bits 0) field RP_IN_SYNC_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    line_dsis_reg_TX_FIFO_11_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_IN_SYNC_11_I_MSK,
                                                            DSIS_REG_TX_FIFO_11_INT_BIT_RP_IN_SYNC_11_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_11_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000224 bits 0) field RP_IN_SYNC_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    reg_value = line_dsis_reg_TX_FIFO_11_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_11_INT_BIT_RP_IN_SYNC_11_I_MSK) >> DSIS_REG_TX_FIFO_11_INT_BIT_RP_IN_SYNC_11_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_11_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_11_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_11_I_poll", value );

    /* (0x00000224 bits 0) field RP_IN_SYNC_11_I of register PMC_DSIS_REG_TX_FIFO_11_INT */
    return line_dsis_reg_TX_FIFO_11_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_11_INT_BIT_RP_IN_SYNC_11_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_11_INT_BIT_RP_IN_SYNC_11_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_I_set_to_clear", value );

    /* (0x00000228 bits 4) field RP_NOT_CENTERED_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_NOT_CENTERED_12_I_MSK,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_NOT_CENTERED_12_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000228 bits 4) field RP_NOT_CENTERED_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_BIT_RP_NOT_CENTERED_12_I_MSK) >> DSIS_REG_TX_FIFO_12_INT_BIT_RP_NOT_CENTERED_12_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_12_I_poll", value );

    /* (0x00000228 bits 4) field RP_NOT_CENTERED_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    return line_dsis_reg_TX_FIFO_12_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_12_INT_BIT_RP_NOT_CENTERED_12_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_12_INT_BIT_RP_NOT_CENTERED_12_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_I_set_to_clear", value );

    /* (0x00000228 bits 3) field RP_OUT_OF_SYNC_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_OUT_OF_SYNC_12_I_MSK,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_OUT_OF_SYNC_12_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000228 bits 3) field RP_OUT_OF_SYNC_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_BIT_RP_OUT_OF_SYNC_12_I_MSK) >> DSIS_REG_TX_FIFO_12_INT_BIT_RP_OUT_OF_SYNC_12_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_12_I_poll", value );

    /* (0x00000228 bits 3) field RP_OUT_OF_SYNC_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    return line_dsis_reg_TX_FIFO_12_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_12_INT_BIT_RP_OUT_OF_SYNC_12_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_12_INT_BIT_RP_OUT_OF_SYNC_12_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_I_set_to_clear", value );

    /* (0x00000228 bits 2) field RP_ABOVE_EXP_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_ABOVE_EXP_12_I_MSK,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_ABOVE_EXP_12_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000228 bits 2) field RP_ABOVE_EXP_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_BIT_RP_ABOVE_EXP_12_I_MSK) >> DSIS_REG_TX_FIFO_12_INT_BIT_RP_ABOVE_EXP_12_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_12_I_poll", value );

    /* (0x00000228 bits 2) field RP_ABOVE_EXP_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    return line_dsis_reg_TX_FIFO_12_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_12_INT_BIT_RP_ABOVE_EXP_12_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_12_INT_BIT_RP_ABOVE_EXP_12_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_12_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_12_I_set_to_clear", value );

    /* (0x00000228 bits 1) field RP_BELOW_EXP_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_BELOW_EXP_12_I_MSK,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_BELOW_EXP_12_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000228 bits 1) field RP_BELOW_EXP_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_BIT_RP_BELOW_EXP_12_I_MSK) >> DSIS_REG_TX_FIFO_12_INT_BIT_RP_BELOW_EXP_12_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_12_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_12_I_poll", value );

    /* (0x00000228 bits 1) field RP_BELOW_EXP_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    return line_dsis_reg_TX_FIFO_12_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_12_INT_BIT_RP_BELOW_EXP_12_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_12_INT_BIT_RP_BELOW_EXP_12_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_12_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_12_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_12_I_set_to_clear", value );

    /* (0x00000228 bits 0) field RP_IN_SYNC_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    line_dsis_reg_TX_FIFO_12_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_IN_SYNC_12_I_MSK,
                                                            DSIS_REG_TX_FIFO_12_INT_BIT_RP_IN_SYNC_12_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_12_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000228 bits 0) field RP_IN_SYNC_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    reg_value = line_dsis_reg_TX_FIFO_12_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_12_INT_BIT_RP_IN_SYNC_12_I_MSK) >> DSIS_REG_TX_FIFO_12_INT_BIT_RP_IN_SYNC_12_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_12_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_12_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_12_I_poll", value );

    /* (0x00000228 bits 0) field RP_IN_SYNC_12_I of register PMC_DSIS_REG_TX_FIFO_12_INT */
    return line_dsis_reg_TX_FIFO_12_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_12_INT_BIT_RP_IN_SYNC_12_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_12_INT_BIT_RP_IN_SYNC_12_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_I_set_to_clear", value );

    /* (0x0000022c bits 4) field RP_NOT_CENTERED_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_NOT_CENTERED_13_I_MSK,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_NOT_CENTERED_13_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000022c bits 4) field RP_NOT_CENTERED_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_BIT_RP_NOT_CENTERED_13_I_MSK) >> DSIS_REG_TX_FIFO_13_INT_BIT_RP_NOT_CENTERED_13_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_13_I_poll", value );

    /* (0x0000022c bits 4) field RP_NOT_CENTERED_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    return line_dsis_reg_TX_FIFO_13_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_13_INT_BIT_RP_NOT_CENTERED_13_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_13_INT_BIT_RP_NOT_CENTERED_13_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_I_set_to_clear", value );

    /* (0x0000022c bits 3) field RP_OUT_OF_SYNC_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_OUT_OF_SYNC_13_I_MSK,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_OUT_OF_SYNC_13_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000022c bits 3) field RP_OUT_OF_SYNC_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_BIT_RP_OUT_OF_SYNC_13_I_MSK) >> DSIS_REG_TX_FIFO_13_INT_BIT_RP_OUT_OF_SYNC_13_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_13_I_poll", value );

    /* (0x0000022c bits 3) field RP_OUT_OF_SYNC_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    return line_dsis_reg_TX_FIFO_13_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_13_INT_BIT_RP_OUT_OF_SYNC_13_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_13_INT_BIT_RP_OUT_OF_SYNC_13_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_I_set_to_clear", value );

    /* (0x0000022c bits 2) field RP_ABOVE_EXP_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_ABOVE_EXP_13_I_MSK,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_ABOVE_EXP_13_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000022c bits 2) field RP_ABOVE_EXP_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_BIT_RP_ABOVE_EXP_13_I_MSK) >> DSIS_REG_TX_FIFO_13_INT_BIT_RP_ABOVE_EXP_13_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_13_I_poll", value );

    /* (0x0000022c bits 2) field RP_ABOVE_EXP_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    return line_dsis_reg_TX_FIFO_13_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_13_INT_BIT_RP_ABOVE_EXP_13_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_13_INT_BIT_RP_ABOVE_EXP_13_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_13_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_13_I_set_to_clear", value );

    /* (0x0000022c bits 1) field RP_BELOW_EXP_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_BELOW_EXP_13_I_MSK,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_BELOW_EXP_13_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000022c bits 1) field RP_BELOW_EXP_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_BIT_RP_BELOW_EXP_13_I_MSK) >> DSIS_REG_TX_FIFO_13_INT_BIT_RP_BELOW_EXP_13_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_13_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_13_I_poll", value );

    /* (0x0000022c bits 1) field RP_BELOW_EXP_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    return line_dsis_reg_TX_FIFO_13_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_13_INT_BIT_RP_BELOW_EXP_13_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_13_INT_BIT_RP_BELOW_EXP_13_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_13_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_13_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_13_I_set_to_clear", value );

    /* (0x0000022c bits 0) field RP_IN_SYNC_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    line_dsis_reg_TX_FIFO_13_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_IN_SYNC_13_I_MSK,
                                                            DSIS_REG_TX_FIFO_13_INT_BIT_RP_IN_SYNC_13_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_13_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000022c bits 0) field RP_IN_SYNC_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    reg_value = line_dsis_reg_TX_FIFO_13_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_13_INT_BIT_RP_IN_SYNC_13_I_MSK) >> DSIS_REG_TX_FIFO_13_INT_BIT_RP_IN_SYNC_13_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_13_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_13_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_13_I_poll", value );

    /* (0x0000022c bits 0) field RP_IN_SYNC_13_I of register PMC_DSIS_REG_TX_FIFO_13_INT */
    return line_dsis_reg_TX_FIFO_13_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_13_INT_BIT_RP_IN_SYNC_13_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_13_INT_BIT_RP_IN_SYNC_13_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_I_set_to_clear", value );

    /* (0x00000230 bits 4) field RP_NOT_CENTERED_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_NOT_CENTERED_14_I_MSK,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_NOT_CENTERED_14_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000230 bits 4) field RP_NOT_CENTERED_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_BIT_RP_NOT_CENTERED_14_I_MSK) >> DSIS_REG_TX_FIFO_14_INT_BIT_RP_NOT_CENTERED_14_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_14_I_poll", value );

    /* (0x00000230 bits 4) field RP_NOT_CENTERED_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    return line_dsis_reg_TX_FIFO_14_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_14_INT_BIT_RP_NOT_CENTERED_14_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_14_INT_BIT_RP_NOT_CENTERED_14_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_I_set_to_clear", value );

    /* (0x00000230 bits 3) field RP_OUT_OF_SYNC_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_OUT_OF_SYNC_14_I_MSK,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_OUT_OF_SYNC_14_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000230 bits 3) field RP_OUT_OF_SYNC_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_BIT_RP_OUT_OF_SYNC_14_I_MSK) >> DSIS_REG_TX_FIFO_14_INT_BIT_RP_OUT_OF_SYNC_14_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_14_I_poll", value );

    /* (0x00000230 bits 3) field RP_OUT_OF_SYNC_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    return line_dsis_reg_TX_FIFO_14_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_14_INT_BIT_RP_OUT_OF_SYNC_14_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_14_INT_BIT_RP_OUT_OF_SYNC_14_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_I_set_to_clear", value );

    /* (0x00000230 bits 2) field RP_ABOVE_EXP_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_ABOVE_EXP_14_I_MSK,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_ABOVE_EXP_14_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000230 bits 2) field RP_ABOVE_EXP_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_BIT_RP_ABOVE_EXP_14_I_MSK) >> DSIS_REG_TX_FIFO_14_INT_BIT_RP_ABOVE_EXP_14_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_14_I_poll", value );

    /* (0x00000230 bits 2) field RP_ABOVE_EXP_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    return line_dsis_reg_TX_FIFO_14_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_14_INT_BIT_RP_ABOVE_EXP_14_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_14_INT_BIT_RP_ABOVE_EXP_14_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_14_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_14_I_set_to_clear", value );

    /* (0x00000230 bits 1) field RP_BELOW_EXP_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_BELOW_EXP_14_I_MSK,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_BELOW_EXP_14_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000230 bits 1) field RP_BELOW_EXP_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_BIT_RP_BELOW_EXP_14_I_MSK) >> DSIS_REG_TX_FIFO_14_INT_BIT_RP_BELOW_EXP_14_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_14_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_14_I_poll", value );

    /* (0x00000230 bits 1) field RP_BELOW_EXP_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    return line_dsis_reg_TX_FIFO_14_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_14_INT_BIT_RP_BELOW_EXP_14_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_14_INT_BIT_RP_BELOW_EXP_14_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_14_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_14_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_14_I_set_to_clear", value );

    /* (0x00000230 bits 0) field RP_IN_SYNC_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    line_dsis_reg_TX_FIFO_14_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_IN_SYNC_14_I_MSK,
                                                            DSIS_REG_TX_FIFO_14_INT_BIT_RP_IN_SYNC_14_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_14_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000230 bits 0) field RP_IN_SYNC_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    reg_value = line_dsis_reg_TX_FIFO_14_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_14_INT_BIT_RP_IN_SYNC_14_I_MSK) >> DSIS_REG_TX_FIFO_14_INT_BIT_RP_IN_SYNC_14_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_14_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_14_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_14_I_poll", value );

    /* (0x00000230 bits 0) field RP_IN_SYNC_14_I of register PMC_DSIS_REG_TX_FIFO_14_INT */
    return line_dsis_reg_TX_FIFO_14_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_14_INT_BIT_RP_IN_SYNC_14_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_14_INT_BIT_RP_IN_SYNC_14_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_I_set_to_clear", value );

    /* (0x00000234 bits 4) field RP_NOT_CENTERED_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_NOT_CENTERED_15_I_MSK,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_NOT_CENTERED_15_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000234 bits 4) field RP_NOT_CENTERED_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_BIT_RP_NOT_CENTERED_15_I_MSK) >> DSIS_REG_TX_FIFO_15_INT_BIT_RP_NOT_CENTERED_15_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_15_I_poll", value );

    /* (0x00000234 bits 4) field RP_NOT_CENTERED_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    return line_dsis_reg_TX_FIFO_15_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_15_INT_BIT_RP_NOT_CENTERED_15_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_15_INT_BIT_RP_NOT_CENTERED_15_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_I_set_to_clear", value );

    /* (0x00000234 bits 3) field RP_OUT_OF_SYNC_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_OUT_OF_SYNC_15_I_MSK,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_OUT_OF_SYNC_15_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000234 bits 3) field RP_OUT_OF_SYNC_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_BIT_RP_OUT_OF_SYNC_15_I_MSK) >> DSIS_REG_TX_FIFO_15_INT_BIT_RP_OUT_OF_SYNC_15_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_15_I_poll", value );

    /* (0x00000234 bits 3) field RP_OUT_OF_SYNC_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    return line_dsis_reg_TX_FIFO_15_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_15_INT_BIT_RP_OUT_OF_SYNC_15_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_15_INT_BIT_RP_OUT_OF_SYNC_15_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_I_set_to_clear", value );

    /* (0x00000234 bits 2) field RP_ABOVE_EXP_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_ABOVE_EXP_15_I_MSK,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_ABOVE_EXP_15_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000234 bits 2) field RP_ABOVE_EXP_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_BIT_RP_ABOVE_EXP_15_I_MSK) >> DSIS_REG_TX_FIFO_15_INT_BIT_RP_ABOVE_EXP_15_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_15_I_poll", value );

    /* (0x00000234 bits 2) field RP_ABOVE_EXP_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    return line_dsis_reg_TX_FIFO_15_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_15_INT_BIT_RP_ABOVE_EXP_15_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_15_INT_BIT_RP_ABOVE_EXP_15_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_15_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_15_I_set_to_clear", value );

    /* (0x00000234 bits 1) field RP_BELOW_EXP_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_BELOW_EXP_15_I_MSK,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_BELOW_EXP_15_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000234 bits 1) field RP_BELOW_EXP_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_BIT_RP_BELOW_EXP_15_I_MSK) >> DSIS_REG_TX_FIFO_15_INT_BIT_RP_BELOW_EXP_15_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_15_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_15_I_poll", value );

    /* (0x00000234 bits 1) field RP_BELOW_EXP_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    return line_dsis_reg_TX_FIFO_15_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_15_INT_BIT_RP_BELOW_EXP_15_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_15_INT_BIT_RP_BELOW_EXP_15_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_15_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_15_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_15_I_set_to_clear", value );

    /* (0x00000234 bits 0) field RP_IN_SYNC_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    line_dsis_reg_TX_FIFO_15_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_IN_SYNC_15_I_MSK,
                                                            DSIS_REG_TX_FIFO_15_INT_BIT_RP_IN_SYNC_15_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_15_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000234 bits 0) field RP_IN_SYNC_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    reg_value = line_dsis_reg_TX_FIFO_15_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_15_INT_BIT_RP_IN_SYNC_15_I_MSK) >> DSIS_REG_TX_FIFO_15_INT_BIT_RP_IN_SYNC_15_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_15_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_15_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_15_I_poll", value );

    /* (0x00000234 bits 0) field RP_IN_SYNC_15_I of register PMC_DSIS_REG_TX_FIFO_15_INT */
    return line_dsis_reg_TX_FIFO_15_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_15_INT_BIT_RP_IN_SYNC_15_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_15_INT_BIT_RP_IN_SYNC_15_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_I_set_to_clear", value );

    /* (0x00000238 bits 4) field RP_NOT_CENTERED_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_NOT_CENTERED_16_I_MSK,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_NOT_CENTERED_16_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000238 bits 4) field RP_NOT_CENTERED_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_BIT_RP_NOT_CENTERED_16_I_MSK) >> DSIS_REG_TX_FIFO_16_INT_BIT_RP_NOT_CENTERED_16_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_16_I_poll", value );

    /* (0x00000238 bits 4) field RP_NOT_CENTERED_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    return line_dsis_reg_TX_FIFO_16_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_16_INT_BIT_RP_NOT_CENTERED_16_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_16_INT_BIT_RP_NOT_CENTERED_16_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_I_set_to_clear", value );

    /* (0x00000238 bits 3) field RP_OUT_OF_SYNC_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_OUT_OF_SYNC_16_I_MSK,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_OUT_OF_SYNC_16_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000238 bits 3) field RP_OUT_OF_SYNC_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_BIT_RP_OUT_OF_SYNC_16_I_MSK) >> DSIS_REG_TX_FIFO_16_INT_BIT_RP_OUT_OF_SYNC_16_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_16_I_poll", value );

    /* (0x00000238 bits 3) field RP_OUT_OF_SYNC_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    return line_dsis_reg_TX_FIFO_16_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_16_INT_BIT_RP_OUT_OF_SYNC_16_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_16_INT_BIT_RP_OUT_OF_SYNC_16_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_I_set_to_clear", value );

    /* (0x00000238 bits 2) field RP_ABOVE_EXP_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_ABOVE_EXP_16_I_MSK,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_ABOVE_EXP_16_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000238 bits 2) field RP_ABOVE_EXP_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_BIT_RP_ABOVE_EXP_16_I_MSK) >> DSIS_REG_TX_FIFO_16_INT_BIT_RP_ABOVE_EXP_16_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_16_I_poll", value );

    /* (0x00000238 bits 2) field RP_ABOVE_EXP_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    return line_dsis_reg_TX_FIFO_16_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_16_INT_BIT_RP_ABOVE_EXP_16_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_16_INT_BIT_RP_ABOVE_EXP_16_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_16_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_16_I_set_to_clear", value );

    /* (0x00000238 bits 1) field RP_BELOW_EXP_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_BELOW_EXP_16_I_MSK,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_BELOW_EXP_16_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000238 bits 1) field RP_BELOW_EXP_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_BIT_RP_BELOW_EXP_16_I_MSK) >> DSIS_REG_TX_FIFO_16_INT_BIT_RP_BELOW_EXP_16_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_16_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_16_I_poll", value );

    /* (0x00000238 bits 1) field RP_BELOW_EXP_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    return line_dsis_reg_TX_FIFO_16_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_16_INT_BIT_RP_BELOW_EXP_16_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_16_INT_BIT_RP_BELOW_EXP_16_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_16_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_16_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_16_I_set_to_clear", value );

    /* (0x00000238 bits 0) field RP_IN_SYNC_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    line_dsis_reg_TX_FIFO_16_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_IN_SYNC_16_I_MSK,
                                                            DSIS_REG_TX_FIFO_16_INT_BIT_RP_IN_SYNC_16_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_16_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000238 bits 0) field RP_IN_SYNC_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    reg_value = line_dsis_reg_TX_FIFO_16_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_16_INT_BIT_RP_IN_SYNC_16_I_MSK) >> DSIS_REG_TX_FIFO_16_INT_BIT_RP_IN_SYNC_16_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_16_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_16_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_16_I_poll", value );

    /* (0x00000238 bits 0) field RP_IN_SYNC_16_I of register PMC_DSIS_REG_TX_FIFO_16_INT */
    return line_dsis_reg_TX_FIFO_16_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_16_INT_BIT_RP_IN_SYNC_16_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_16_INT_BIT_RP_IN_SYNC_16_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_I_set_to_clear", value );

    /* (0x0000023c bits 4) field RP_NOT_CENTERED_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_NOT_CENTERED_17_I_MSK,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_NOT_CENTERED_17_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000023c bits 4) field RP_NOT_CENTERED_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_BIT_RP_NOT_CENTERED_17_I_MSK) >> DSIS_REG_TX_FIFO_17_INT_BIT_RP_NOT_CENTERED_17_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_17_I_poll", value );

    /* (0x0000023c bits 4) field RP_NOT_CENTERED_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    return line_dsis_reg_TX_FIFO_17_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_17_INT_BIT_RP_NOT_CENTERED_17_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_17_INT_BIT_RP_NOT_CENTERED_17_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_I_set_to_clear", value );

    /* (0x0000023c bits 3) field RP_OUT_OF_SYNC_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_OUT_OF_SYNC_17_I_MSK,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_OUT_OF_SYNC_17_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000023c bits 3) field RP_OUT_OF_SYNC_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_BIT_RP_OUT_OF_SYNC_17_I_MSK) >> DSIS_REG_TX_FIFO_17_INT_BIT_RP_OUT_OF_SYNC_17_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_17_I_poll", value );

    /* (0x0000023c bits 3) field RP_OUT_OF_SYNC_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    return line_dsis_reg_TX_FIFO_17_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_17_INT_BIT_RP_OUT_OF_SYNC_17_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_17_INT_BIT_RP_OUT_OF_SYNC_17_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_I_set_to_clear", value );

    /* (0x0000023c bits 2) field RP_ABOVE_EXP_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_ABOVE_EXP_17_I_MSK,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_ABOVE_EXP_17_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000023c bits 2) field RP_ABOVE_EXP_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_BIT_RP_ABOVE_EXP_17_I_MSK) >> DSIS_REG_TX_FIFO_17_INT_BIT_RP_ABOVE_EXP_17_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_17_I_poll", value );

    /* (0x0000023c bits 2) field RP_ABOVE_EXP_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    return line_dsis_reg_TX_FIFO_17_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_17_INT_BIT_RP_ABOVE_EXP_17_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_17_INT_BIT_RP_ABOVE_EXP_17_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_17_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_17_I_set_to_clear", value );

    /* (0x0000023c bits 1) field RP_BELOW_EXP_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_BELOW_EXP_17_I_MSK,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_BELOW_EXP_17_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000023c bits 1) field RP_BELOW_EXP_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_BIT_RP_BELOW_EXP_17_I_MSK) >> DSIS_REG_TX_FIFO_17_INT_BIT_RP_BELOW_EXP_17_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_17_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_17_I_poll", value );

    /* (0x0000023c bits 1) field RP_BELOW_EXP_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    return line_dsis_reg_TX_FIFO_17_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_17_INT_BIT_RP_BELOW_EXP_17_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_17_INT_BIT_RP_BELOW_EXP_17_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_17_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_17_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_17_I_set_to_clear", value );

    /* (0x0000023c bits 0) field RP_IN_SYNC_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    line_dsis_reg_TX_FIFO_17_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_IN_SYNC_17_I_MSK,
                                                            DSIS_REG_TX_FIFO_17_INT_BIT_RP_IN_SYNC_17_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_17_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x0000023c bits 0) field RP_IN_SYNC_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    reg_value = line_dsis_reg_TX_FIFO_17_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_17_INT_BIT_RP_IN_SYNC_17_I_MSK) >> DSIS_REG_TX_FIFO_17_INT_BIT_RP_IN_SYNC_17_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_17_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_17_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_17_I_poll", value );

    /* (0x0000023c bits 0) field RP_IN_SYNC_17_I of register PMC_DSIS_REG_TX_FIFO_17_INT */
    return line_dsis_reg_TX_FIFO_17_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_17_INT_BIT_RP_IN_SYNC_17_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_17_INT_BIT_RP_IN_SYNC_17_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_I_set_to_clear", value );

    /* (0x00000240 bits 4) field RP_NOT_CENTERED_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_NOT_CENTERED_18_I_MSK,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_NOT_CENTERED_18_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000240 bits 4) field RP_NOT_CENTERED_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_BIT_RP_NOT_CENTERED_18_I_MSK) >> DSIS_REG_TX_FIFO_18_INT_BIT_RP_NOT_CENTERED_18_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_18_I_poll", value );

    /* (0x00000240 bits 4) field RP_NOT_CENTERED_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    return line_dsis_reg_TX_FIFO_18_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_18_INT_BIT_RP_NOT_CENTERED_18_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_18_INT_BIT_RP_NOT_CENTERED_18_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_I_set_to_clear", value );

    /* (0x00000240 bits 3) field RP_OUT_OF_SYNC_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_OUT_OF_SYNC_18_I_MSK,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_OUT_OF_SYNC_18_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000240 bits 3) field RP_OUT_OF_SYNC_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_BIT_RP_OUT_OF_SYNC_18_I_MSK) >> DSIS_REG_TX_FIFO_18_INT_BIT_RP_OUT_OF_SYNC_18_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_18_I_poll", value );

    /* (0x00000240 bits 3) field RP_OUT_OF_SYNC_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    return line_dsis_reg_TX_FIFO_18_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_18_INT_BIT_RP_OUT_OF_SYNC_18_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_18_INT_BIT_RP_OUT_OF_SYNC_18_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_I_set_to_clear", value );

    /* (0x00000240 bits 2) field RP_ABOVE_EXP_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_ABOVE_EXP_18_I_MSK,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_ABOVE_EXP_18_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000240 bits 2) field RP_ABOVE_EXP_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_BIT_RP_ABOVE_EXP_18_I_MSK) >> DSIS_REG_TX_FIFO_18_INT_BIT_RP_ABOVE_EXP_18_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_18_I_poll", value );

    /* (0x00000240 bits 2) field RP_ABOVE_EXP_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    return line_dsis_reg_TX_FIFO_18_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_18_INT_BIT_RP_ABOVE_EXP_18_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_18_INT_BIT_RP_ABOVE_EXP_18_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_18_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_18_I_set_to_clear", value );

    /* (0x00000240 bits 1) field RP_BELOW_EXP_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_BELOW_EXP_18_I_MSK,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_BELOW_EXP_18_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000240 bits 1) field RP_BELOW_EXP_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_BIT_RP_BELOW_EXP_18_I_MSK) >> DSIS_REG_TX_FIFO_18_INT_BIT_RP_BELOW_EXP_18_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_18_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_18_I_poll", value );

    /* (0x00000240 bits 1) field RP_BELOW_EXP_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    return line_dsis_reg_TX_FIFO_18_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_18_INT_BIT_RP_BELOW_EXP_18_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_18_INT_BIT_RP_BELOW_EXP_18_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_18_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_18_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_18_I_set_to_clear", value );

    /* (0x00000240 bits 0) field RP_IN_SYNC_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    line_dsis_reg_TX_FIFO_18_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_IN_SYNC_18_I_MSK,
                                                            DSIS_REG_TX_FIFO_18_INT_BIT_RP_IN_SYNC_18_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_18_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000240 bits 0) field RP_IN_SYNC_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    reg_value = line_dsis_reg_TX_FIFO_18_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_18_INT_BIT_RP_IN_SYNC_18_I_MSK) >> DSIS_REG_TX_FIFO_18_INT_BIT_RP_IN_SYNC_18_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_18_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_18_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_18_I_poll", value );

    /* (0x00000240 bits 0) field RP_IN_SYNC_18_I of register PMC_DSIS_REG_TX_FIFO_18_INT */
    return line_dsis_reg_TX_FIFO_18_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_18_INT_BIT_RP_IN_SYNC_18_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_18_INT_BIT_RP_IN_SYNC_18_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_NOT_CENTERED_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_NOT_CENTERED_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                      lifd_handle_t *h_ptr,
                                                                      UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_I_set_to_clear", value );

    /* (0x00000244 bits 4) field RP_NOT_CENTERED_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_NOT_CENTERED_19_I_MSK,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_NOT_CENTERED_19_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_NOT_CENTERED_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000244 bits 4) field RP_NOT_CENTERED_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_BIT_RP_NOT_CENTERED_19_I_MSK) >> DSIS_REG_TX_FIFO_19_INT_BIT_RP_NOT_CENTERED_19_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_NOT_CENTERED_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                              lifd_handle_t *h_ptr,
                                                                              UINT32 value,
                                                                              PMC_POLL_COMPARISON_TYPE cmp,
                                                                              UINT32 max_count,
                                                                              UINT32 *num_failed_polls,
                                                                              UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_NOT_CENTERED_19_I_poll", value );

    /* (0x00000244 bits 4) field RP_NOT_CENTERED_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    return line_dsis_reg_TX_FIFO_19_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_19_INT_BIT_RP_NOT_CENTERED_19_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_19_INT_BIT_RP_NOT_CENTERED_19_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_OUT_OF_SYNC_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_OUT_OF_SYNC_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                     lifd_handle_t *h_ptr,
                                                                     UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_I_set_to_clear", value );

    /* (0x00000244 bits 3) field RP_OUT_OF_SYNC_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_OUT_OF_SYNC_19_I_MSK,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_OUT_OF_SYNC_19_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_OUT_OF_SYNC_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000244 bits 3) field RP_OUT_OF_SYNC_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_BIT_RP_OUT_OF_SYNC_19_I_MSK) >> DSIS_REG_TX_FIFO_19_INT_BIT_RP_OUT_OF_SYNC_19_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_OUT_OF_SYNC_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                             lifd_handle_t *h_ptr,
                                                                             UINT32 value,
                                                                             PMC_POLL_COMPARISON_TYPE cmp,
                                                                             UINT32 max_count,
                                                                             UINT32 *num_failed_polls,
                                                                             UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_OUT_OF_SYNC_19_I_poll", value );

    /* (0x00000244 bits 3) field RP_OUT_OF_SYNC_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    return line_dsis_reg_TX_FIFO_19_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_19_INT_BIT_RP_OUT_OF_SYNC_19_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_19_INT_BIT_RP_OUT_OF_SYNC_19_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_ABOVE_EXP_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_ABOVE_EXP_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_I_set_to_clear", value );

    /* (0x00000244 bits 2) field RP_ABOVE_EXP_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_ABOVE_EXP_19_I_MSK,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_ABOVE_EXP_19_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_ABOVE_EXP_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000244 bits 2) field RP_ABOVE_EXP_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_BIT_RP_ABOVE_EXP_19_I_MSK) >> DSIS_REG_TX_FIFO_19_INT_BIT_RP_ABOVE_EXP_19_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_ABOVE_EXP_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_ABOVE_EXP_19_I_poll", value );

    /* (0x00000244 bits 2) field RP_ABOVE_EXP_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    return line_dsis_reg_TX_FIFO_19_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_19_INT_BIT_RP_ABOVE_EXP_19_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_19_INT_BIT_RP_ABOVE_EXP_19_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_BELOW_EXP_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_BELOW_EXP_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                   lifd_handle_t *h_ptr,
                                                                   UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_BELOW_EXP_19_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_BELOW_EXP_19_I_set_to_clear", value );

    /* (0x00000244 bits 1) field RP_BELOW_EXP_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_BELOW_EXP_19_I_MSK,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_BELOW_EXP_19_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_BELOW_EXP_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000244 bits 1) field RP_BELOW_EXP_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_BIT_RP_BELOW_EXP_19_I_MSK) >> DSIS_REG_TX_FIFO_19_INT_BIT_RP_BELOW_EXP_19_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_BELOW_EXP_19_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_BELOW_EXP_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                           lifd_handle_t *h_ptr,
                                                                           UINT32 value,
                                                                           PMC_POLL_COMPARISON_TYPE cmp,
                                                                           UINT32 max_count,
                                                                           UINT32 *num_failed_polls,
                                                                           UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_BELOW_EXP_19_I_poll", value );

    /* (0x00000244 bits 1) field RP_BELOW_EXP_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    return line_dsis_reg_TX_FIFO_19_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_19_INT_BIT_RP_BELOW_EXP_19_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_19_INT_BIT_RP_BELOW_EXP_19_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}

static INLINE void line_dsis_field_RP_IN_SYNC_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value ) ALWAYS_INLINE;
static INLINE void line_dsis_field_RP_IN_SYNC_19_I_set_to_clear( line_dsis_buffer_t *b_ptr,
                                                                 lifd_handle_t *h_ptr,
                                                                 UINT32 value )
{
    if (value > 1)
        IO_RANGE_CHECK("%s value is 0x%08x but max is 0x%08x", "line_dsis_field_RP_IN_SYNC_19_I_set_to_clear", value, 1);
    IOLOG( "%s <= 0x%08x", "line_dsis_field_RP_IN_SYNC_19_I_set_to_clear", value );

    /* (0x00000244 bits 0) field RP_IN_SYNC_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    line_dsis_reg_TX_FIFO_19_INT_action_on_write_field_set( b_ptr,
                                                            h_ptr,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_IN_SYNC_19_I_MSK,
                                                            DSIS_REG_TX_FIFO_19_INT_BIT_RP_IN_SYNC_19_I_OFF,
                                                            value);
}

static INLINE UINT32 line_dsis_field_RP_IN_SYNC_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr ) ATTRIBUTE_WARN_UNUSED_RESULT ALWAYS_INLINE;
static INLINE UINT32 line_dsis_field_RP_IN_SYNC_19_I_get( line_dsis_buffer_t *b_ptr, lifd_handle_t *h_ptr )
{
    UINT32 value = 0;
    UINT32 reg_value;

    /* (0x00000244 bits 0) field RP_IN_SYNC_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    reg_value = line_dsis_reg_TX_FIFO_19_INT_read(  b_ptr, h_ptr);
    value = (reg_value & DSIS_REG_TX_FIFO_19_INT_BIT_RP_IN_SYNC_19_I_MSK) >> DSIS_REG_TX_FIFO_19_INT_BIT_RP_IN_SYNC_19_I_OFF;
    IOLOG( "%s -> 0x%08x", "line_dsis_field_RP_IN_SYNC_19_I_get", value );

    return value;
}
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds ) ALWAYS_INLINE;
static INLINE PMC_POLL_RETURN_TYPE line_dsis_field_RP_IN_SYNC_19_I_poll( line_dsis_buffer_t *b_ptr,
                                                                         lifd_handle_t *h_ptr,
                                                                         UINT32 value,
                                                                         PMC_POLL_COMPARISON_TYPE cmp,
                                                                         UINT32 max_count,
                                                                         UINT32 *num_failed_polls,
                                                                         UINT32 delay_between_polls_in_microseconds )
{
    IOLOG( "%s wait until value =  0x%08x", "line_dsis_field_RP_IN_SYNC_19_I_poll", value );

    /* (0x00000244 bits 0) field RP_IN_SYNC_19_I of register PMC_DSIS_REG_TX_FIFO_19_INT */
    return line_dsis_reg_TX_FIFO_19_INT_poll( b_ptr,
                                              h_ptr,
                                              DSIS_REG_TX_FIFO_19_INT_BIT_RP_IN_SYNC_19_I_MSK,
                                              (value<<DSIS_REG_TX_FIFO_19_INT_BIT_RP_IN_SYNC_19_I_OFF),
                                              cmp,
                                              max_count,
                                              num_failed_polls,
                                              delay_between_polls_in_microseconds);
}


#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _LINE_DSIS_IO_INLINE_H */
