

================================================================
== Vivado HLS Report for 'write_output'
================================================================
* Date:           Wed Dec 18 10:05:09 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.011|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  903|  903|  903|  903|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- W_Outer_Loop_W_Inner_Loop  |  901|  901|         3|          1|          1|   900|    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    106|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|     103|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     103|    190|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_120_p2                  |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_next_fu_114_p2  |     +    |      0|  0|  14|          10|           1|
    |j_1_fu_148_p2                  |     +    |      0|  0|  15|           5|           1|
    |tmp_5_fu_185_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_4_fu_176_p2                |     -    |      0|  0|  11|          11|          11|
    |exitcond3_fu_126_p2            |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_flatten_fu_108_p2     |   icmp   |      0|  0|  13|          10|           8|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_132_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_140_p3           |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 106|          63|          46|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_90_p4  |   9|          2|    5|         10|
    |i_reg_86                   |   9|          2|    5|         10|
    |indvar_flatten_reg_75      |   9|          2|   10|         20|
    |j_reg_97                   |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  84|         18|   29|         60|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_196                |   1|   0|    1|          0|
    |exitcond_flatten_reg_196_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_reg_86                                |   5|   0|    5|          0|
    |indvar_flatten_reg_75                   |  10|   0|   10|          0|
    |j_mid2_reg_205                          |   5|   0|    5|          0|
    |j_reg_97                                |   5|   0|    5|          0|
    |tmp_5_cast_reg_222                      |  64|   0|   64|          0|
    |tmp_mid2_v_reg_210                      |   5|   0|    5|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 103|   0|  103|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | write_output | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | write_output | return value |
|ap_start           |  in |    1| ap_ctrl_hs | write_output | return value |
|ap_done            | out |    1| ap_ctrl_hs | write_output | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | write_output | return value |
|ap_idle            | out |    1| ap_ctrl_hs | write_output | return value |
|ap_ready           | out |    1| ap_ctrl_hs | write_output | return value |
|output_r_address0  | out |   10|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
|result_address0    | out |   10|  ap_memory |    result    |     array    |
|result_ce0         | out |    1|  ap_memory |    result    |     array    |
|result_we0         | out |    1|  ap_memory |    result    |     array    |
|result_d0          | out |   32|  ap_memory |    result    |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

