Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 24 16:31:25 2025
| Host         : Lada-Home running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_div1/clk_div_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/ps_2_clk_ff_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/ps_2_clk_sync_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ps_2/ps2/state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.331        0.000                      0                  198        0.131        0.000                      0                  198        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.331        0.000                      0                  198        0.131        0.000                      0                  198        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.761ns (40.103%)  route 2.630ns (59.897%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.703     9.705    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  del/REG_partial_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  del/REG_partial_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.761ns (40.103%)  route 2.630ns (59.897%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.703     9.705    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  del/REG_partial_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  del/REG_partial_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.761ns (40.103%)  route 2.630ns (59.897%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.703     9.705    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  del/REG_partial_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  del/REG_partial_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.761ns (41.601%)  route 2.472ns (58.399%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.545     9.547    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  del/REG_partial_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.593    15.016    del/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  del/REG_partial_reg[8]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.034    del/REG_partial_reg[8]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.761ns (41.601%)  route 2.472ns (58.399%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.545     9.547    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  del/REG_partial_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.593    15.016    del/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  del/REG_partial_reg[9]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    15.034    del/REG_partial_reg[9]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.761ns (41.602%)  route 2.472ns (58.398%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.545     9.547    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.761ns (41.602%)  route 2.472ns (58.398%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.545     9.547    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[4]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.761ns (41.602%)  route 2.472ns (58.398%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.545     9.547    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[5]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.761ns (41.602%)  route 2.472ns (58.398%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.545     9.547    del/REG_partial[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.595    15.018    del/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  del/REG_partial_reg[6]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    del/REG_partial_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 del/REG_Divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_partial_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.761ns (43.341%)  route 2.302ns (56.659%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  del/REG_Divider_reg[6]/Q
                         net (fo=6, routed)           1.268     7.037    del/REG_Divider_reg_n_0_[6]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  del/REG_Res1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.161    del/REG_Res1_carry_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.694 r  del/REG_Res1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.694    del/REG_Res1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.975 r  del/REG_Res1_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.634    del/REG_Res1_carry__0_n_3
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.367     9.001 r  del/REG_partial[0]_i_1/O
                         net (fo=10, routed)          0.375     9.377    del/REG_partial[0]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  del/REG_partial_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.594    15.017    del/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  del/REG_partial_reg[7]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.205    15.035    del/REG_partial_reg[7]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps_2/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps_2/out_reg[3]/Q
                         net (fo=2, routed)           0.068     1.721    ps_2/out_reg[7]_0[3]
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[7]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.078     1.590    ps_2/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ps_2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps_2/out_reg[2]/Q
                         net (fo=2, routed)           0.068     1.721    ps_2/out_reg[7]_0[2]
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[6]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.076     1.588    ps_2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ps_2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps_2/out_reg[0]/Q
                         net (fo=2, routed)           0.068     1.721    ps_2/out_reg[7]_0[0]
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[4]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.075     1.587    ps_2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ps_2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps_2/out_reg[1]/Q
                         net (fo=2, routed)           0.068     1.721    ps_2/out_reg[7]_0[1]
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[5]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.071     1.583    ps_2/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ps_2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps_2/out_reg[0]/Q
                         net (fo=2, routed)           0.123     1.776    out_gen1_in[4]
    SLICE_X5Y78          FDRE                                         r  delay_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  delay_data_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.075     1.601    delay_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ps_2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  ps_2/out_reg[2]/Q
                         net (fo=2, routed)           0.127     1.780    out_gen1_in[6]
    SLICE_X5Y79          FDRE                                         r  delay_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  delay_data_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.076     1.603    delay_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 delay_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.641%)  route 0.094ns (42.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  delay_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  delay_data_reg[1]/Q
                         net (fo=3, routed)           0.094     1.735    del/REG_Divider_reg[2]_0[1]
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.863     2.028    del/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  del/REG_Divider_reg[8]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.019     1.545    del/REG_Divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 del/REG_partial_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Remains_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.440%)  route 0.133ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.515    del/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  del/REG_partial_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  del/REG_partial_reg[7]/Q
                         net (fo=6, routed)           0.133     1.789    del/in21[3]
    SLICE_X3Y80          FDRE                                         r  del/REG_Remains_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     2.032    del/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  del/REG_Remains_reg[7]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.066     1.595    del/REG_Remains_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ps_2/dc/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/dc/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  ps_2/dc/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  ps_2/dc/out_reg[1]/Q
                         net (fo=1, routed)           0.095     1.772    ps_2/out_gen1_in[1]
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  ps_2/out_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.047     1.572    ps_2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 delay_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del/REG_Divisible_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.148     1.661 r  delay_data_reg[3]/Q
                         net (fo=3, routed)           0.075     1.736    del/REG_Divider_reg[2]_0[3]
    SLICE_X6Y79          LUT5 (Prop_lut5_I0_O)        0.098     1.834 r  del/REG_Divisible[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    del/REG_Divisible[6]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  del/REG_Divisible_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.863     2.028    del/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  del/REG_Divisible_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.120     1.633    del/REG_Divisible_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     delay_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     delay_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     delay_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     delay_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     delay_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     delay_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     delay_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     delay_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     clk_div1/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     delay_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     delay_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     delay_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     delay_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     delay_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     delay_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 4.606ns (43.899%)  route 5.887ns (56.101%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.176     1.632    seg/digit_counter_reg[2]_0[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     1.756 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     2.493    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.617 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.041     3.658    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.150     3.808 r  seg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.933     6.741    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    10.493 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.493    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.383ns (44.178%)  route 5.539ns (55.822%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.176     1.632    seg/digit_counter_reg[2]_0[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     1.756 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     2.493    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.617 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.888     3.505    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124     3.629 r  seg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738     6.367    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.922 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.922    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.405ns (44.588%)  route 5.474ns (55.412%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.176     1.632    seg/digit_counter_reg[2]_0[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     1.756 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     2.493    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.617 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.041     3.658    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     3.782 r  seg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.521     6.302    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.879 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.879    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.877ns  (logic 4.623ns (46.805%)  route 5.254ns (53.195%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.176     1.632    seg/digit_counter_reg[2]_0[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     1.756 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     2.493    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.617 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     3.646    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.150     3.796 r  seg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311     6.108    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.877 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.877    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.549ns (46.990%)  route 5.132ns (53.010%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.176     1.632    seg/digit_counter_reg[2]_0[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     1.756 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     2.493    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.617 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.888     3.505    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.150     3.655 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.331     5.986    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695     9.681 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.681    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 4.365ns (47.389%)  route 4.846ns (52.611%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.114     1.570    seg/digit_counter_reg[2]_0[2]
    SLICE_X1Y79          LUT6 (Prop_lut6_I4_O)        0.124     1.694 f  seg/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.807     2.501    seg/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.870     3.494    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.124     3.618 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.056     5.674    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.212 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.212    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.053ns  (logic 4.362ns (48.178%)  route 4.691ns (51.822%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.176     1.632    seg/digit_counter_reg[2]_0[2]
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     1.756 f  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     2.493    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     2.617 f  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     3.646    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     3.770 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.749     5.519    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.053 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.053    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.362ns (50.021%)  route 4.358ns (49.979%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.659     2.115    seg/digit_counter_reg[2]_0[2]
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.152     2.267 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.699     4.966    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.720 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.720    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.352ns (53.828%)  route 3.733ns (46.172%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.265     1.721    seg/digit_counter_reg[2]_0[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.152     1.873 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.468     4.341    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744     8.084 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.084    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 4.346ns (53.797%)  route 3.732ns (46.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          1.262     1.718    seg/digit_counter_reg[2]_0[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.152     1.870 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.470     4.340    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     8.078 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.078    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg/digit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.168     0.309    seg/digit_counter_reg[2]_0[2]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  seg/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    seg/digit_counter[2]_i_1_n_0
    SLICE_X1Y78          FDCE                                         r  seg/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.084%)  route 0.290ns (60.916%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          0.290     0.431    seg/digit_counter_reg[2]_0[0]
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.045     0.476 r  seg/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.476    seg/digit_counter[0]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  seg/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.141%)  route 0.393ns (67.859%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.211     0.352    seg/digit_counter_reg[2]_0[1]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.045     0.397 r  seg/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.182     0.579    seg/digit_counter[1]_i_1_n_0
    SLICE_X0Y80          FDCE                                         r  seg/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.438ns (67.987%)  route 0.677ns (32.013%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.222     0.363    seg/digit_counter_reg[2]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.408 r  seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.456     0.863    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.116 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.116    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.465ns (63.122%)  route 0.856ns (36.878%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.119     0.260    seg/digit_counter_reg[2]_0[2]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     0.305 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.343     0.648    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.045     0.693 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.087    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.321 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.321    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.469ns (62.352%)  route 0.887ns (37.648%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[0]/Q
                         net (fo=16, routed)          0.286     0.427    seg/digit_counter_reg[2]_0[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.045     0.472 r  seg/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.104     0.576    seg/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.621 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.497     1.118    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.356 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.356    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.440ns (60.688%)  route 0.933ns (39.312%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.168     0.309    seg/digit_counter_reg[2]_0[2]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.765     1.119    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.373 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.373    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.487ns (62.681%)  route 0.886ns (37.319%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.211     0.352    seg/digit_counter_reg[2]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.043     0.395 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.675     1.070    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     2.373 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.373    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.481ns (62.346%)  route 0.895ns (37.654%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[1]/Q
                         net (fo=15, routed)          0.222     0.363    seg/digit_counter_reg[2]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.042     0.405 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.673     1.078    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     2.376 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.376    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.484ns (60.510%)  route 0.969ns (39.490%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=14, routed)          0.119     0.260    seg/digit_counter_reg[2]_0[2]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     0.305 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.236     0.541    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.042     0.583 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.614     1.197    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     2.453 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.453    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.954ns  (logic 4.668ns (42.618%)  route 6.286ns (57.382%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.041     9.432    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.150     9.582 r  seg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.933    12.515    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.267 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.267    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 4.445ns (42.814%)  route 5.938ns (57.186%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.888     9.280    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.124     9.404 r  seg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738    12.141    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.697 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.697    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.467ns (43.201%)  route 5.873ns (56.799%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.041     9.432    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     9.556 r  seg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.521    12.077    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.654 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.654    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.337ns  (logic 4.685ns (45.318%)  route 5.653ns (54.682%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     9.421    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.150     9.571 r  seg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311    11.882    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    15.651 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.651    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.611ns (45.466%)  route 5.531ns (54.534%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.888     9.280    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.150     9.430 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.331    11.760    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    15.455 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.455    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 4.427ns (46.244%)  route 5.147ns (53.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 r  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.779     9.170    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.124     9.294 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.056    11.350    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.888 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.888    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 4.424ns (46.496%)  route 5.090ns (53.504%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  delay_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  delay_data_reg[7]/Q
                         net (fo=3, routed)           1.575     7.407    seg/Q[7]
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.531 f  seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.736     8.267    seg/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.124     8.391 f  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.030     9.421    seg/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     9.545 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.749    11.294    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.828 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.828    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.976ns (60.167%)  route 2.632ns (39.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.712     5.315    del/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  del/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  del/R_O_reg/Q
                         net (fo=1, routed)           2.632     8.403    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.924 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    11.924    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/scan_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.704     5.307    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ps_2/ps2/scan_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ps_2/ps2/scan_code_reg[1]/Q
                         net (fo=15, routed)          0.703     6.465    ps_2/ps2/PS2_out[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I3_O)        0.124     6.589 r  ps_2/ps2/new_state_reg[2]_i_5/O
                         net (fo=2, routed)           1.005     7.594    ps_2/ps2/new_state_reg[2]_i_5_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.124     7.718 r  ps_2/ps2/new_state_reg[1]_i_3/O
                         net (fo=2, routed)           1.057     8.775    ps_2/ps2/new_state_reg[1]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I2_O)        0.124     8.899 r  ps_2/ps2/new_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     9.278    ps_2/ps2/new_state_reg[0]_i_1_n_0
    SLICE_X7Y74          LDCE                                         r  ps_2/ps2/new_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/scan_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.838ns  (logic 0.828ns (21.573%)  route 3.010ns (78.427%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.704     5.307    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  ps_2/ps2/scan_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ps_2/ps2/scan_code_reg[1]/Q
                         net (fo=15, routed)          0.703     6.465    ps_2/ps2/PS2_out[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I3_O)        0.124     6.589 r  ps_2/ps2/new_state_reg[2]_i_5/O
                         net (fo=2, routed)           1.005     7.594    ps_2/ps2/new_state_reg[2]_i_5_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.124     7.718 r  ps_2/ps2/new_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.653     8.371    ps_2/ps2/new_state_reg[1]_i_3_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I2_O)        0.124     8.495 r  ps_2/ps2/new_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.650     9.145    ps_2/ps2/new_state_reg[1]_i_1_n_0
    SLICE_X7Y74          LDCE                                         r  ps_2/ps2/new_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/dc/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          0.283     1.936    seg/AR[0]
    SLICE_X1Y78          FDCE                                         f  seg/digit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.672%)  route 0.271ns (59.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.509    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ps_2/ps2/state_reg[1]/Q
                         net (fo=6, routed)           0.155     1.806    ps_2/ps2/state[1]
    SLICE_X7Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  ps_2/ps2/new_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.967    ps_2/ps2/new_state_reg[0]_i_1_n_0
    SLICE_X7Y74          LDCE                                         r  ps_2/ps2/new_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.358%)  route 0.356ns (71.642%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/dc/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          0.356     2.010    seg/AR[0]
    SLICE_X0Y80          FDCE                                         f  seg/digit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/dc/esc_release_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.358%)  route 0.356ns (71.642%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.593     1.512    ps_2/dc/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ps_2/dc/esc_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  ps_2/dc/esc_release_reg/Q
                         net (fo=24, routed)          0.356     2.010    seg/AR[0]
    SLICE_X0Y80          FDCE                                         f  seg/digit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.246ns (42.601%)  route 0.331ns (57.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.509    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  ps_2/ps2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.148     1.657 r  ps_2/ps2/cnt_reg[2]/Q
                         net (fo=6, routed)           0.155     1.812    ps_2/ps2/cnt[2]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.098     1.910 r  ps_2/ps2/new_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.176     2.087    ps_2/ps2/new_state_reg[2]_i_1_n_0
    SLICE_X7Y74          LDCE                                         r  ps_2/ps2/new_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps_2/ps2/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_2/ps2/new_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.509    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  ps_2/ps2/state_reg[2]/Q
                         net (fo=6, routed)           0.260     1.911    ps_2/ps2/state[2]
    SLICE_X7Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  ps_2/ps2/new_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.252     2.207    ps_2/ps2/new_state_reg[1]_i_1_n_0
    SLICE_X7Y74          LDCE                                         r  ps_2/ps2/new_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.362ns (65.472%)  route 0.718ns (34.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.595     1.514    del/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  del/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  del/R_O_reg/Q
                         net (fo=1, routed)           0.718     2.374    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.595 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.595    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.510ns (66.193%)  route 0.771ns (33.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  delay_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  delay_data_reg[5]/Q
                         net (fo=3, routed)           0.171     1.813    seg/Q[5]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.099     1.912 r  seg/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.104     2.016    seg/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.045     2.061 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.558    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.796 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.796    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Remains_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.465ns (60.559%)  route 0.954ns (39.441%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.515    del/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  del/REG_Remains_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  del/REG_Remains_reg[9]/Q
                         net (fo=1, routed)           0.217     1.874    seg/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.919 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.343     2.262    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.045     2.307 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.701    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.935 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.935    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Remains_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.484ns (58.179%)  route 1.067ns (41.821%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.515    del/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  del/REG_Remains_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  del/REG_Remains_reg[9]/Q
                         net (fo=1, routed)           0.217     1.874    seg/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.236     2.155    seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.042     2.197 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.614     2.810    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     4.067 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.067    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS_2_clk
                            (input port)
  Destination:            ps_2/ps2/ps_2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 1.472ns (23.433%)  route 4.809ns (76.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS_2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS_2_clk
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS_2_clk_IBUF_inst/O
                         net (fo=1, routed)           4.809     6.281    ps_2/ps2/PS_2_clk_IBUF
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.589     5.012    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 PS_2_data
                            (input port)
  Destination:            ps_2/ps2/ps_2_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.493ns (23.796%)  route 4.781ns (76.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS_2_data (IN)
                         net (fo=0)                   0.000     0.000    PS_2_data
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS_2_data_IBUF_inst/O
                         net (fo=1, routed)           4.781     6.274    ps_2/ps2/PS_2_data_IBUF
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.589     5.012    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.761ns (67.923%)  route 0.359ns (32.077%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[0]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ps_2/ps2/new_state_reg[0]/Q
                         net (fo=1, routed)           0.359     1.120    ps_2/ps2/new_state[0]
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.586     5.009    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[0]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.120ns  (logic 0.761ns (67.923%)  route 0.359ns (32.077%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[1]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ps_2/ps2/new_state_reg[1]/Q
                         net (fo=1, routed)           0.359     1.120    ps_2/ps2/new_state[1]
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.586     5.009    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[1]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.761ns (67.984%)  route 0.358ns (32.016%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[2]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ps_2/ps2/new_state_reg[2]/Q
                         net (fo=1, routed)           0.358     1.119    ps_2/ps2/new_state[2]
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.586     5.009    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.220ns (61.216%)  route 0.139ns (38.784%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[0]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ps_2/ps2/new_state_reg[0]/Q
                         net (fo=1, routed)           0.139     0.359    ps_2/ps2/new_state[0]
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     2.023    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[0]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.220ns (61.216%)  route 0.139ns (38.784%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[1]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ps_2/ps2/new_state_reg[1]/Q
                         net (fo=1, routed)           0.139     0.359    ps_2/ps2/new_state[1]
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     2.023    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[1]/C

Slack:                    inf
  Source:                 ps_2/ps2/new_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ps_2/ps2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.220ns (61.216%)  route 0.139ns (38.784%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          LDCE                         0.000     0.000 r  ps_2/ps2/new_state_reg[2]/G
    SLICE_X7Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  ps_2/ps2/new_state_reg[2]/Q
                         net (fo=1, routed)           0.139     0.359    ps_2/ps2/new_state[2]
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     2.023    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps_2/ps2/state_reg[2]/C

Slack:                    inf
  Source:                 PS_2_clk
                            (input port)
  Destination:            ps_2/ps2/ps_2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.514ns  (logic 0.240ns (9.536%)  route 2.274ns (90.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS_2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS_2_clk
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS_2_clk_IBUF_inst/O
                         net (fo=1, routed)           2.274     2.514    ps_2/ps2/PS_2_clk_IBUF
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 PS_2_data
                            (input port)
  Destination:            ps_2/ps2/ps_2_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.546ns  (logic 0.261ns (10.240%)  route 2.285ns (89.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS_2_data (IN)
                         net (fo=0)                   0.000     0.000    PS_2_data
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS_2_data_IBUF_inst/O
                         net (fo=1, routed)           2.285     2.546    ps_2/ps2/PS_2_data_IBUF
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.026    ps_2/ps2/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  ps_2/ps2/ps_2_data_sync_reg[0]/C





