<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_123_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_139_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_1" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_2_fu_155_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_2" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_171_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_3" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_187_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_4" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_5_fu_203_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_5" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_6_fu_219_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_6" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_7_fu_235_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_7" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_155_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_171_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_1" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_2_fu_187_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_2" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_203_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_3" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_219_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_4" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_5_fu_235_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_5" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_6_fu_251_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_6" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_7_fu_267_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_7" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_8_fu_283_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_8" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_9_fu_299_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_9" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_10_fu_315_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_10" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_11_fu_331_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_11" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_12_fu_347_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_12" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_13_fu_363_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_13" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_14_fu_379_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_14" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_15_fu_395_p2" SOURCE="/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" VARIABLE="add_ln232_15" MODULE="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11" LOOP="VITIS_LOOP_96_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="rtl_kernel_wizard_0" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
