/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:18 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_ODU_CORE1_1_H__
#define BCHP_AIF_WB_ODU_CORE1_1_H__

/***************************************************************************
 *AIF_WB_ODU_CORE1_1 - AIF WB ODU Core In 1 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_ODU_CORE1_1_RSTCTL           0x00239000 /* [RW] RSTCTL */
#define BCHP_AIF_WB_ODU_CORE1_1_HDOFFCTL0        0x00239004 /* [RW] HDOFFCTL0 */
#define BCHP_AIF_WB_ODU_CORE1_1_HDOFFCTL1        0x00239008 /* [RW] HDOFFCTL1 */
#define BCHP_AIF_WB_ODU_CORE1_1_HDOFFCTL2        0x0023900c /* [RW] HDOFFCTL2 */
#define BCHP_AIF_WB_ODU_CORE1_1_HDOFFSTS         0x00239010 /* [RO] HDOFFSTS */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCTL_PI_SLC0   0x00239014 /* [RW] DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCTL_PO_SLC0   0x00239018 /* [RW] DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCTL_PI_SLC1   0x0023901c /* [RW] DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCTL_PO_SLC1   0x00239020 /* [RW] DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCTL2          0x00239024 /* [RW] DGSCTL2 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLP_PI_SLC0   0x00239028 /* [RW] DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLP_PO_SLC0   0x0023902c /* [RW] DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLP_PI_SLC1   0x00239030 /* [RW] DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLP_PO_SLC1   0x00239034 /* [RW] DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSHIST_PI_SLC0  0x00239038 /* [RW] DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSHIST_PO_SLC0  0x0023903c /* [RW] DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSHIST_PI_SLC1  0x00239040 /* [RW] DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSHIST_PO_SLC1  0x00239044 /* [RW] DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLPCNT_PI_SLC0 0x00239048 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLPCNT_PO_SLC0 0x0023904c /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLPCNT_PI_SLC1 0x00239050 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCLPCNT_PO_SLC1 0x00239054 /* [RW] Clip counter */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSACCUM_PI_SLC0 0x00239058 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSACCUM_PO_SLC0 0x0023905c /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSACCUM_PI_SLC1 0x00239060 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSACCUM_PO_SLC1 0x00239064 /* [RO] Accumulator */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT011_PI_SLC0 0x00239068 /* [RW] DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT010_PI_SLC0 0x0023906c /* [RW] DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT001_PI_SLC0 0x00239070 /* [RW] DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT000_PI_SLC0 0x00239074 /* [RW] DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT111_PI_SLC0 0x00239078 /* [RW] DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT110_PI_SLC0 0x0023907c /* [RW] DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT101_PI_SLC0 0x00239080 /* [RW] DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT100_PI_SLC0 0x00239084 /* [RW] DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT011_PO_SLC0 0x00239088 /* [RW] DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT010_PO_SLC0 0x0023908c /* [RW] DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT001_PO_SLC0 0x00239090 /* [RW] DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT000_PO_SLC0 0x00239094 /* [RW] DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT111_PO_SLC0 0x00239098 /* [RW] DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT110_PO_SLC0 0x0023909c /* [RW] DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT101_PO_SLC0 0x002390a0 /* [RW] DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT100_PO_SLC0 0x002390a4 /* [RW] DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT011_PI_SLC1 0x002390a8 /* [RW] DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT010_PI_SLC1 0x002390ac /* [RW] DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT001_PI_SLC1 0x002390b0 /* [RW] DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT000_PI_SLC1 0x002390b4 /* [RW] DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT111_PI_SLC1 0x002390b8 /* [RW] DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT110_PI_SLC1 0x002390bc /* [RW] DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT101_PI_SLC1 0x002390c0 /* [RW] DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT100_PI_SLC1 0x002390c4 /* [RW] DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT011_PO_SLC1 0x002390c8 /* [RW] DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT010_PO_SLC1 0x002390cc /* [RW] DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT001_PO_SLC1 0x002390d0 /* [RW] DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT000_PO_SLC1 0x002390d4 /* [RW] DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT111_PO_SLC1 0x002390d8 /* [RW] DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT110_PO_SLC1 0x002390dc /* [RW] DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT101_PO_SLC1 0x002390e0 /* [RW] DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLUT100_PO_SLC1 0x002390e4 /* [RW] DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLMS_SLC0      0x002390e8 /* [RW] DGSLMS_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLMS_SLC1      0x002390ec /* [RW] DGSLMS_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSBGLMS_SLC0    0x002390f0 /* [RW] DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSBGLMS_SLC1    0x002390f4 /* [RW] DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLMSMU_SLC0    0x002390f8 /* [RW] DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSLMSMU_SLC1    0x002390fc /* [RW] DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCOEFD_SLC0    0x00239100 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCOEFA_SLC0    0x00239104 /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCOEFD_SLC1    0x00239108 /* [RW] Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCOEFA_SLC1    0x0023910c /* [RW] Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCOEFEN_SLC0   0x00239110 /* [RW] DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSCOEFEN_SLC1   0x00239114 /* [RW] DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSA_SLC0      0x00239118 /* [RW] MDACSA_SLC0 */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSA_SLC1      0x0023911c /* [RW] MDACSA_SLC1 */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSADU_SLC0    0x00239120 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSADU_SLC1    0x00239124 /* [RW] MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSAOUT_SLC0   0x00239128 /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSAOUT_SLC1   0x0023912c /* [RO] MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_ODU_CORE1_1_MDACSASTS        0x00239130 /* [RO] MDACSASTS */
#define BCHP_AIF_WB_ODU_CORE1_1_DOUTCTL          0x00239134 /* [RW] DOUTCTL */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRINSEL        0x00239138 /* [RW] Correlator Input select */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRCTL          0x0023913c /* [RW] CORRCTL */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRFCW          0x00239140 /* [RW] Correlator DDFS FCW */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRTHR          0x00239144 /* [RW] Correlator DDFS THR */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRFCWEN        0x00239148 /* [RW] Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRLEN0         0x0023914c /* [RW] Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRLEN1         0x00239150 /* [RW] Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX0_PI_SLC0 0x00239154 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX0_PI_SLC0 0x00239158 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX0_PI_SLC1 0x0023915c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX0_PI_SLC1 0x00239160 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX0_PO_SLC0 0x00239164 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX0_PO_SLC0 0x00239168 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX0_PO_SLC1 0x0023916c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX0_PO_SLC1 0x00239170 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX1_PI_SLC0 0x00239174 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX1_PI_SLC0 0x00239178 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX1_PI_SLC1 0x0023917c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX1_PI_SLC1 0x00239180 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX1_PO_SLC0 0x00239184 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX1_PO_SLC0 0x00239188 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX1_PO_SLC1 0x0023918c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX1_PO_SLC1 0x00239190 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX2_PI_SLC0 0x00239194 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX2_PI_SLC0 0x00239198 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX2_PI_SLC1 0x0023919c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX2_PI_SLC1 0x002391a0 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX2_PO_SLC0 0x002391a4 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX2_PO_SLC0 0x002391a8 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX2_PO_SLC1 0x002391ac /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX2_PO_SLC1 0x002391b0 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX3_PI_SLC0 0x002391b4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX3_PI_SLC0 0x002391b8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX3_PI_SLC1 0x002391bc /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX3_PI_SLC1 0x002391c0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX3_PO_SLC0 0x002391c4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX3_PO_SLC0 0x002391c8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI0_DMX3_PO_SLC1 0x002391cc /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRI1_DMX3_PO_SLC1 0x002391d0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX0_PI_SLC0 0x002391d4 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX0_PI_SLC0 0x002391d8 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX0_PI_SLC1 0x002391dc /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX0_PI_SLC1 0x002391e0 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX0_PO_SLC0 0x002391e4 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX0_PO_SLC0 0x002391e8 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX0_PO_SLC1 0x002391ec /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX0_PO_SLC1 0x002391f0 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX1_PI_SLC0 0x002391f4 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX1_PI_SLC0 0x002391f8 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX1_PI_SLC1 0x002391fc /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX1_PI_SLC1 0x00239200 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX1_PO_SLC0 0x00239204 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX1_PO_SLC0 0x00239208 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX1_PO_SLC1 0x0023920c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX1_PO_SLC1 0x00239210 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX2_PI_SLC0 0x00239214 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX2_PI_SLC0 0x00239218 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX2_PI_SLC1 0x0023921c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX2_PI_SLC1 0x00239220 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX2_PO_SLC0 0x00239224 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX2_PO_SLC0 0x00239228 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX2_PO_SLC1 0x0023922c /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX2_PO_SLC1 0x00239230 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX3_PI_SLC0 0x00239234 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX3_PI_SLC0 0x00239238 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX3_PI_SLC1 0x0023923c /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX3_PI_SLC1 0x00239240 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX3_PO_SLC0 0x00239244 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX3_PO_SLC0 0x00239248 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ0_DMX3_PO_SLC1 0x0023924c /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRQ1_DMX3_PO_SLC1 0x00239250 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX0_PI_SLC0 0x00239254 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX0_PI_SLC0 0x00239258 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX0_PI_SLC1 0x0023925c /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX0_PI_SLC1 0x00239260 /* [RO] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX0_PO_SLC0 0x00239264 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX0_PO_SLC0 0x00239268 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX0_PO_SLC1 0x0023926c /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX0_PO_SLC1 0x00239270 /* [RO] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX1_PI_SLC0 0x00239274 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX1_PI_SLC0 0x00239278 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX1_PI_SLC1 0x0023927c /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX1_PI_SLC1 0x00239280 /* [RO] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX1_PO_SLC0 0x00239284 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX1_PO_SLC0 0x00239288 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX1_PO_SLC1 0x0023928c /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX1_PO_SLC1 0x00239290 /* [RO] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX2_PI_SLC0 0x00239294 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX2_PI_SLC0 0x00239298 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX2_PI_SLC1 0x0023929c /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX2_PI_SLC1 0x002392a0 /* [RO] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX2_PO_SLC0 0x002392a4 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX2_PO_SLC0 0x002392a8 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX2_PO_SLC1 0x002392ac /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX2_PO_SLC1 0x002392b0 /* [RO] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX3_PI_SLC0 0x002392b4 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX3_PI_SLC0 0x002392b8 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX3_PI_SLC1 0x002392bc /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX3_PI_SLC1 0x002392c0 /* [RO] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX3_PO_SLC0 0x002392c4 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX3_PO_SLC0 0x002392c8 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP0_DMX3_PO_SLC1 0x002392cc /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_ODU_CORE1_1_CORRP1_DMX3_PO_SLC1 0x002392d0 /* [RO] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_ODU_CORE1_1_TIMERCTL0        0x002392d4 /* [RW] TIMERCTL0 */
#define BCHP_AIF_WB_ODU_CORE1_1_TIMERCTL1        0x002392d8 /* [RW] TIMERCTL1 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSEPCTL_SLC0    0x002392dc /* [RW] MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x002392e0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x002392e4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x002392e8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x002392ec /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x002392f0 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x002392f4 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x002392f8 /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x002392fc /* [RW] Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x00239300 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x00239304 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x00239308 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x0023930c /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x00239310 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x00239314 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x00239318 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x0023931c /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x00239320 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x00239324 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x00239328 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x0023932c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x00239330 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x00239334 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x00239338 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x0023933c /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_DGSEPCTL_SLC1    0x00239340 /* [RW] MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x00239344 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x00239348 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x0023934c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x00239350 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x00239354 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x00239358 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x0023935c /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x00239360 /* [RW] Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x00239364 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x00239368 /* [RO] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x0023936c /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x00239370 /* [RO] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x00239374 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x00239378 /* [RO] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x0023937c /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x00239380 /* [RO] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x00239384 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x00239388 /* [RO] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x0023938c /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x00239390 /* [RO] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x00239394 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x00239398 /* [RO] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x0023939c /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x002393a0 /* [RO] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_AGCCTL2          0x002393a4 /* [RW] AGC Control 2 */
#define BCHP_AIF_WB_ODU_CORE1_1_AGCDECRATE       0x002393a8 /* [RW] Decimate rate */
#define BCHP_AIF_WB_ODU_CORE1_1_AGCCTL1          0x002393ac /* [RW] AGC Control 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_AGCTHRA1         0x002393b0 /* [RW] AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_AGC_LF_INT_WDATA 0x002393b4 /* [RW] Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_AGC_LA_INT_WDATA 0x002393b8 /* [RW] Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_AGC_CTRL_LF_INT_WDATA 0x002393bc /* [RW] Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_AGC_CTRL_LA_INT_WDATA 0x002393c0 /* [RW] Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_ODU_CORE1_1_AGCTHRA2         0x002393c4 /* [RW] AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_ODU_CORE1_1_PGACLKCTL        0x002393c8 /* [RW] PGACLKCTL */
#define BCHP_AIF_WB_ODU_CORE1_1_PGALUTD          0x002393cc /* [RW] PGA Look up table data */
#define BCHP_AIF_WB_ODU_CORE1_1_PGALUTA          0x002393d0 /* [RW] PGALUTA */
#define BCHP_AIF_WB_ODU_CORE1_1_NRNOTCHCTL       0x002393d4 /* [RW] NR NOTCH Control */
#define BCHP_AIF_WB_ODU_CORE1_1_NRAGCTHR         0x002393d8 /* [RW] NR AGC Threshold Control */
#define BCHP_AIF_WB_ODU_CORE1_1_NRDCOCTL_PI_SLC0 0x002393dc /* [RW] NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_DCO_INT_WDATA_PI_SLC0 0x002393e0 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRDCOCTL_PO_SLC0 0x002393e4 /* [RW] NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_DCO_INT_WDATA_PO_SLC0 0x002393e8 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRDCOCTL_PI_SLC1 0x002393ec /* [RW] NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_DCO_INT_WDATA_PI_SLC1 0x002393f0 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRDCOCTL_PO_SLC1 0x002393f4 /* [RW] NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_DCO_INT_WDATA_PO_SLC1 0x002393f8 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRNOTCHCTL_PI_SLC0 0x002393fc /* [RW] NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x00239400 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRNOTCHCTL_PO_SLC0 0x00239404 /* [RW] NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x00239408 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRNOTCHCTL_PI_SLC1 0x0023940c /* [RW] NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x00239410 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRNOTCHCTL_PO_SLC1 0x00239414 /* [RW] NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x00239418 /* [RW] NOTCH integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRDCOCTL_THR     0x0023941c /* [RW] NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_DCO_INT_WDATA_THR 0x00239420 /* [RW] DCO integrator write data */
#define BCHP_AIF_WB_ODU_CORE1_1_NRAGCCTL_PI_SLC0 0x00239424 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x00239428 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x0023942c /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_NRAGCCTL_PO_SLC0 0x00239430 /* [RW] NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x00239434 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x00239438 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_NRAGCCTL_PI_SLC1 0x0023943c /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x00239440 /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x00239444 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_NRAGCCTL_PO_SLC1 0x00239448 /* [RW] NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x0023944c /* [RW] AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x00239450 /* [RW] AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_ODU_CORE1_1_CORE_SW_SPARE0   0x00239454 /* [RW] Core software spare register 0 */
#define BCHP_AIF_WB_ODU_CORE1_1_CORE_SW_SPARE1   0x00239458 /* [RW] Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_ODU_CORE1_1_H__ */

/* End of File */
