<profile>

<section name = "Vitis HLS Report for 'load_vec'" level="0">
<item name = "Date">Thu Oct  2 22:23:48 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">llama_layer_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.661 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1585, 1585, 6.340 us, 6.340 us, 1585, 1585, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1">1584, 1584, 33, -, -, 48, no</column>
<column name=" + VITIS_LOOP_15_2">31, 31, 2, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 160, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 46, -</column>
<column name="Register">-, -, 34, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_33_4_32_1_1_U1686">sparsemux_33_4_32_1_1, 0, 0, 0, 160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_616_p2">+, 0, 0, 10, 10, 5</column>
<column name="add_ln15_5_fu_605_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln15_fu_591_p2">+, 0, 0, 6, 5, 1</column>
<column name="icmp_ln13_fu_403_p2">icmp, 0, 0, 6, 10, 10</column>
<column name="icmp_ln15_fu_610_p2">icmp, 0, 0, 3, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add5_in_i_reg_375">16, 2, 10, 20</column>
<column name="ap_NS_fsm">3, 5, 1, 5</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="i_fu_156">16, 2, 10, 20</column>
<column name="j_reg_384">8, 2, 4, 8</column>
<column name="real_start">1, 2, 1, 2</column>
<column name="vec_stream_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add5_in_i_reg_375">10, 0, 10, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_156">10, 0, 10, 0</column>
<column name="j_reg_384">4, 0, 4, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln15_reg_639">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, load_vec, return value</column>
<column name="vec_stream_din">out, 32, ap_fifo, vec_stream, pointer</column>
<column name="vec_stream_full_n">in, 1, ap_fifo, vec_stream, pointer</column>
<column name="vec_stream_write">out, 1, ap_fifo, vec_stream, pointer</column>
<column name="vec_stream_num_data_valid">in, 8, ap_fifo, vec_stream, pointer</column>
<column name="vec_stream_fifo_cap">in, 8, ap_fifo, vec_stream, pointer</column>
<column name="p_ZZ11llama_layerE11norm_output_10_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_10_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_10, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_11_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_11, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_12_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_12, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_13_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_13, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_14_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_14, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_address0">out, 6, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_ce0">out, 1, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="p_ZZ11llama_layerE11norm_output_15_q0">in, 32, ap_memory, p_ZZ11llama_layerE11norm_output_15, array</column>
<column name="norm_output_address0">out, 6, ap_memory, norm_output, array</column>
<column name="norm_output_ce0">out, 1, ap_memory, norm_output, array</column>
<column name="norm_output_q0">in, 32, ap_memory, norm_output, array</column>
<column name="norm_output_35_address0">out, 6, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_ce0">out, 1, ap_memory, norm_output_35, array</column>
<column name="norm_output_35_q0">in, 32, ap_memory, norm_output_35, array</column>
<column name="norm_output_36_address0">out, 6, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_ce0">out, 1, ap_memory, norm_output_36, array</column>
<column name="norm_output_36_q0">in, 32, ap_memory, norm_output_36, array</column>
<column name="norm_output_37_address0">out, 6, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_ce0">out, 1, ap_memory, norm_output_37, array</column>
<column name="norm_output_37_q0">in, 32, ap_memory, norm_output_37, array</column>
<column name="norm_output_38_address0">out, 6, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_ce0">out, 1, ap_memory, norm_output_38, array</column>
<column name="norm_output_38_q0">in, 32, ap_memory, norm_output_38, array</column>
<column name="norm_output_39_address0">out, 6, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_ce0">out, 1, ap_memory, norm_output_39, array</column>
<column name="norm_output_39_q0">in, 32, ap_memory, norm_output_39, array</column>
<column name="norm_output_40_address0">out, 6, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_ce0">out, 1, ap_memory, norm_output_40, array</column>
<column name="norm_output_40_q0">in, 32, ap_memory, norm_output_40, array</column>
<column name="norm_output_41_address0">out, 6, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_ce0">out, 1, ap_memory, norm_output_41, array</column>
<column name="norm_output_41_q0">in, 32, ap_memory, norm_output_41, array</column>
<column name="norm_output_42_address0">out, 6, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_ce0">out, 1, ap_memory, norm_output_42, array</column>
<column name="norm_output_42_q0">in, 32, ap_memory, norm_output_42, array</column>
<column name="norm_output_43_address0">out, 6, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_ce0">out, 1, ap_memory, norm_output_43, array</column>
<column name="norm_output_43_q0">in, 32, ap_memory, norm_output_43, array</column>
</table>
</item>
</section>
</profile>
