Weijia Shang , Jose A. Fortes, On the optimality of linear schedules, Journal of VLSI Signal Processing Systems, v.1 n.3, p.209-220, September 1989
Wolfgang Achtziger , Karl-Heinz Zimmermann, Finding Quadratic Schedules for Affine Recurrence Equations Via Nonsmooth Optimization, Journal of VLSI Signal Processing Systems, v.25 n.3, p.235-260, July 2000
Weijia Shang , Jose A. B. Fortes, Time Optimal Linear Schedules for Algorithms with Uniform Dependencies, IEEE Transactions on Computers, v.40 n.6, p.723-742, June 1991
N. A. Likhoded, Two-Dimensional Scheduling of Algorithms with Uniform Dependencies, Proceedings of the 5th International Conference on Parallel Computing Technologies, p.92-97, September 06-10, 1999
Michael Wolfe, The definition of dependence distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1114-1116, July 1994
P. M. Kogge, Parallel solution of recurrence problems, IBM Journal of Research and Development, v.18 n.2, p.138-148, March 1974
W. Shang , J. A. B. Fortes, On Time Mapping of Uniform Dependence Algorithms into Lower Dimensional Processor Arrays, IEEE Transactions on Parallel and Distributed Systems, v.3 n.3, p.350-363, May 1992
Patrice Quinton , Vincent Dongen, The mapping of linear recurrence equations on regular arrays, Journal of VLSI Signal Processing Systems, v.1 n.2, p.95-113, October   1989
Patrice Quinton , Tanguy Risset, Structured scheduling of recurrence equations: theory and practice, Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, Springer-Verlag New York, Inc., New York, NY, 2002
Patrice Quinton , Tanguy Risset, Structured Scheduling of Recurrence Equations: Theory and Practice, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS, p.112-134, January 2002
Wolfgang Achtziger , Karl-Heinz Zimmermann, Finding Quadratic Schedules for Affine Recurrence Equations Via Nonsmooth Optimization, Journal of VLSI Signal Processing Systems, v.25 n.3, p.235-260, July 2000
Fabien Quilleré , Sanjay Rajopadhye , Doran Wilde, Generation of Efficient Nested Loops from Polyhedra, International Journal of Parallel Programming, v.28 n.5, p.469-498, Oct. 2000
Augustin CHAINTREAU, Sharpness, a tight condition for throughput scalability, Proceedings of the twenty-sixth annual ACM symposium on Principles of distributed computing, August 12-15, 2007, Portland, Oregon, USA
Michaël Swaaij , Jan Rosseel , Francky Catthoor , Hugo Man, Synthesis of ASIC regular arrays for real-time image processing systems, Journal of VLSI Signal Processing Systems, v.3 n.3, p.183-192, Sept. 1991
Hervé Verge , Christophe Mauras , Patrice Quinton, The ALPHA language and its use for the design of systolic arrays, Journal of VLSI Signal Processing Systems, v.3 n.3, p.173-182, Sept. 1991
S. V. Bakhanovich , N. A. Likhoded, Scheduling Functions for Spatiotemporal Mapping of d-Dimensional Algorithms with Homogeneous Dependences on (d-2)-Dimensional Parallel Architectures, Cybernetics and Systems Analysis, v.37 n.3, p.434-442, May-June 2001
Michaël F. Swaaij , Francky V. Catthoor , Hugo J. Man, Nonlinear transformations for high level regular array ASIC synthesis, Journal of VLSI Signal Processing Systems, v.4 n.4, p.259-268, Nov. 1992
Patrick Lenders , Sanjay Rajopadhye, Multirate VLSI Arrays and Their Synthesis, IEEE Transactions on Computers, v.46 n.5, p.515-529, May 1997
Xiaoxiong Zhong , Rajopadhye Sanjay , Ivan Wong, Systematic generation of linear allocation functions in systolic array design, Journal of VLSI Signal Processing Systems, v.4 n.4, p.279-293, Nov. 1992
Shyh-Ching Chen , D. J. Kuck, Time and Parallel Processor Bounds for Linear Recurrence Systems, IEEE Transactions on Computers, v.24 n.7, p.701-717, July 1975
Surin Kittitornkun , Yu Hen Hu, Efficient implementation of nested-loop multimedia algorithms, EURASIP Journal on Applied Signal Processing, v.2001 n.1, p.129-146, 1 January 2001
Weijia Shang , Edin Hodzic , Zhigang Chen, On Uniformization of Affine Dependence Algorithms, IEEE Transactions on Computers, v.45 n.7, p.827-840, July 1996
M. T. O'Keefe , H. G. Dietz, Loop Coalescing and Scheduling for Barrier MIMD Architectures, IEEE Transactions on Parallel and Distributed Systems, v.4 n.9, p.1060-1064, September 1993
V. P. Roychowdhury , T. Kailath, Study of parallelism in regular iterative algorithms, Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, p.367-376, July 02-06, 1990, Island of Crete, Greece
Dan I Moldovan , Jose A. B Fortes, Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays, IEEE Transactions on Computers, v.35 n.1, p.1-12, January 1986
Stephan Balev , Patrice Quinton , Sanjay Rajopadhye , Tanguy Risset, Linear programming models for scheduling systems of affine recurrence equations—a comparative study, Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.250-258, June 28-July 02, 1998, Puerto Vallarta, Mexico
Sebastian Siegel , Renate Merker, Efficient realization of data dependencies in algorithm partitioning under resource constraints, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany
Chein-Wei Jen , Ding-Ming Kwai, Data Flow Representation of Iterative Algorithms for Systolic Arrays, IEEE Transactions on Computers, v.41 n.3, p.351-355, March 1992
Xiaoxiong Zhong , Sanjay Rajopadhye, Quasi-Linear allocation functions for efficient array design, Journal of VLSI Signal Processing Systems, v.4 n.2-3, p.97-110, May 1992
Chunhui Zhang , Fadi Kurdahi, Reducing off-chip memory access via stream-conscious tiling on multimedia applications, International Journal of Parallel Programming, v.35 n.1, p.63-98, February 2007
Patrice Quinton, Automatic synthesis of systolic arrays from uniform recurrent equations, ACM SIGARCH Computer Architecture News, v.12 n.3, p.208-214, June 1984
Ladan Kazerouni , Basant Rajan , R. K. Shyamasundar, Mapping Linear Recurrences onto Systolic Arrays, Proceedings of the 10th International Parallel Processing Symposium, p.891-897, April 15-19, 1996
H. T. Kung, New algorithms and lower bounds for the parallel evaluation of certain rational expressions, Proceedings of the sixth annual ACM symposium on Theory of computing, p.323-333, April 30-May 02, 1974, Seattle, Washington, USA
Leslie Lamport, The parallel execution of DO loops, Communications of the ACM, v.17 n.2, p.83-93, Feb. 1974
Yeong-Sheng Chen , Sheng-De Wang , Chien-Min Wang, Compiler techniques for maximizing fine-grain and coarse-grain parallelism in loops with uniform dependences, Proceedings of the 8th international conference on Supercomputing, p.204-213, July 11-15, 1994, Manchester, England
M. C. Chen, The Generation of a Class of Multipliers: Synthesizing Highly Parallel Algorithms in VLSI, IEEE Transactions on Computers, v.37 n.3, p.329-338, March 1988
Ulisses Kendi Hayashida , Kunio Okuda , Jairo Panetta , Siand Wun Song, Generating parallel algorithms for cluster and grid computing, Proceedings of the 5th international conference on Computational Science, May 22-25, 2005, Atlanta, GA
Richard M. Karp , Raymond E. Miller, Parallel program schemata, Journal of Computer and System Sciences, v.3 n.2, p.147-195, May, 1969
Jenn-Yang Ke , Jong-Chuang Tsay, An Approach to Checking Link Conflicts in the Mapping of Uniform Dependence Algorithms into Lower Dimensional Processor Arrays, IEEE Transactions on Computers, v.48 n.7, p.732-737, July 1999
Luc Bouge , David Cachera, A logical framework to prove properties of Alpha programs, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.187, July 14-16, 1997
W. Shang , M. T. O'Keefe , J. A. B. Fortes, On Loop Transformations for Generalized Cycle Shrinking, IEEE Transactions on Parallel and Distributed Systems, v.5 n.2, p.193-204, February 1994
P. Z. Lee , Z. M. Kedem, Mapping Nested Loop Algorithms into Multidimensional Systolic Arrays, IEEE Transactions on Parallel and Distributed Systems, v.1 n.1, p.64-76, January 1990
Dirk Fimmel , Renate Merker, Localization of Data Transfer in Processor Arrays, Proceedings of the 5th International Euro-Par Conference on Parallel Processing, p.401-408, August 31-September 03, 1999
B. Lisper, Preconditioning index set transformations for time-optimal affine scheduling, Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, p.360-366, July 02-06, 1990, Island of Crete, Greece
Marcus Bednara , Frank Hannig , Jürgen Teich, Generation of Distributed Loop Control, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS, p.154-170, January 2002
Weijia Shang , Jose A. B. Fortes, Independent Partitioning of Algorithms with Uniform Dependencies, IEEE Transactions on Computers, v.41 n.2, p.190-206, February 1992
Elias S. Manolakos , Haris M. Stellakis , Dana H. Brooks, Parallel Processing for Biomedical Signal Processing, Computer, v.24 n.3, p.33-43, March 1991
Marcus Bednara , Frank Hannig , Jürgen Teich, Generation of distributed loop control, Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, Springer-Verlag New York, Inc., New York, NY, 2002
E. Cohen , N. Megiddo, Strongly polynomial-time and NC algorithms for detecting cycles in dynamic graphs, Proceedings of the twenty-first annual ACM symposium on Theory of computing, p.523-534, May 14-17, 1989, Seattle, Washington, United States
Franz Höfting , Egon Wanke, Polynomial algorithms for minimum cost paths in periodic graphs, Proceedings of the fourth annual ACM-SIAM Symposium on Discrete algorithms, p.493-499, January 25-27, 1993, Austin, Texas, United States
H. T. Kung, New Algorithms and Lower Bounds for the Parallel Evaluation of Certain Rational Expressions and Recurrences, Journal of the ACM (JACM), v.23 n.2, p.252-261, April 1976
Jürgen Teich , Lothar Thiele, Exact partitioning of affine dependence algorithms, Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, Springer-Verlag New York, Inc., New York, NY, 2002
Muralidharan Kodialam , James B. Orlin, Recognizing strong connectivity in (dynamic) periodic graphs and its relation to integer programming, Proceedings of the second annual ACM-SIAM symposium on Discrete algorithms, p.131-135, January 28-30, 1991, San Francisco, California, USA
Uwe Eckhardt , Renate Merker, Optimization of the background memory utilization by partitioning, Proceedings of the 10th international symposium on System synthesis, p.82-89, September 17-19, 1997, Antwerp, Belgium
Philippe Clauss , Catherine Mongenet, Synthesis aspects in the design of efficient processor arrays from affine recurrence equations, Journal of Symbolic Computation, v.15 n.5-6, p.547-569, May/June 1993
Bruno Gaujal , Jean Mairesse, Note: Minimization of circuit registers: Retiming revisited, Discrete Applied Mathematics, v.156 n.18, p.3498-3505, November, 2008
S.-Y. Kung , S.-C. Lo , P. S. Lewis, Optimal Systolic Design for the Transitive Closure and the Shortest Path Problems, IEEE Transactions on Computers, v.36 n.5, p.603-614, May 1987
Jürgen Teich , Lothar Thiele, Exact Partitioning of Affine Dependence Algorithms, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS, p.135-153, January 2002
Gautam Gupta , Sanjay Rajopadhye , Patrice Quinton, Scheduling reductions on realistic machines, Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures, August 10-13, 2002, Winnipeg, Manitoba, Canada
D. Fimmel , R. Merker, Determination of the Processor Functionality in the Design of Processor Arrays, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.199, July 14-16, 1997
V. E. Malyshkin, Functionality in ASSY system and language of functional programming, Proceedings of the First Aizu International Symposium on Parallel Algorithms/Architecture Synthesis, p.92, March 15-17, 1995
David Cachera , Patrice Quinton , Sanjay V. Rajopadhye , Tanguy Risset, Proving Properties of Multidimensional Recurrences with Application to Regular Parallel Algorithms, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.148, April 23-27, 2001
Vytautas Čyras, Composition of Loop Modules in the Structural Blanks Approach to Programming with Recurrences: A Task of Synthesis of Nested Loops, Informatica, v.18 n.1, p.37-54, January 2007
Augustin Chaintreau, Sharpness: A Tight Condition for Scalability, Proceedings of the 15th international colloquium on Structural Information and Communication Complexity, June 17-20, 2008, Villars-sur-Ollon, Switzerland
William Pugh, Uniform techniques for loop optimization, Proceedings of the 5th international conference on Supercomputing, p.341-352, June 17-21, 1991, Cologne, West Germany
Peter Vanbroekhoven , Gerda Janssens , Maurice Bruynooghe , Francky Catthoor, Transformation to dynamic single assignment using a simple data flow analysis, Proceedings of the Third Asian conference on Programming Languages and Systems, November 02-05, 2005, Tsukuba, Japan
Claude Tadonki , Bernard Philippe, Parallel multiplication of a vector by a kronecker product of matrices, Parallel numerical linear algebra, Nova Science Publishers, Inc., Commack, NY, 2001
Lee-Chung Lu, A unified framework for systematic loop transformations, ACM SIGPLAN Notices, v.26 n.7, p.28-38, July 1991
George S. Sacerdote , Richard L. Tenney, The decidability of the reachability problem for vector addition systems (Preliminary Version), Proceedings of the ninth annual ACM symposium on Theory of computing, p.61-76, May 04-04, 1977, Boulder, Colorado, United States
Eugene V. Zima , Karthi R. Vadivelu , Thomas L. Casavant, Mapping Techniques for Parallel Evaluation of Chains of Recurrences, Proceedings of the 10th International Parallel Processing Symposium, p.620-624, April 15-19, 1996
Yiwan Wong , Jean-Marc Delosme, Optimization of Computation Time for Systolic Arrays, IEEE Transactions on Computers, v.41 n.2, p.159-177, February 1992
Jean-Louis Giavitto , Olivier Michel , Julien Cohen, Accretive Rules in Cayley P Systems, Revised Papers from the  International Workshop on Membrane Computing, p.319-338, August 19-23, 2002
Wei-Ming Lin , V. K. Prasanna-Kumar, A Note on the Linear Transformation Method for Systolic Array Design, IEEE Transactions on Computers, v.39 n.3, p.393-399, March 1990
DaeGon Kim , Gautam Gautam , S. Rajopadhye, On control signals for multi-dimensional time, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Mohamed Rehan , M. Watheq El-Kharashi , Fayez Gebali, A hierarchical design methodology for full-search block matching motion estimation, Multidimensional Systems and Signal Processing, v.17 n.4, p.327-341, December  2006
Sudhir Vinjamuri , Viktor Prasanna, Hierarchical Dependency Graphs: Abstraction and Methodology for Mapping Systolic Array Designs to Multicore Processors, Proceedings of the 10th International Conference on Parallel Computing Technologies, August 31-September 04, 2009, Novosibirsk, Russia
David Cachera , Katell Morin-Allory, Verification of safety properties for parameterized regular systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.228-266, May 2005
Christian Lengauer , Jingling Xue, A systolic array for pyramidal algorithms, Journal of VLSI Signal Processing Systems, v.3 n.3, p.237-257, Sept. 1991
Sylvie Damy , Guy-René Perrin, Techniques for the design of communicating processes, Proceedings of the 6th international workshop on Software specification and design, October 25-26, 1991, Como, Italy
Surin Kittitornkun , Yu Hen Hu, Processor Array Synthesis from Shift-Variant Deep Nested Do Loops, The Journal of Supercomputing, v.24 n.3, p.229-249, March 2003
Lothar Thiele, Resource constrained scheduling of uniform algorithms, Journal of VLSI Signal Processing Systems, v.10 n.3, p.295-310, Aug. 1995
Wolfgang Backes , Uwe Schwiegelshohn , Lothar Thiele, Analysis of free schedule in periodic graphs, Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, p.333-342, June 29-July 01, 1992, San Diego, California, United States
P. Lee , Z. M. Kedem, Synthesizing Linear Array Algorithms from Nested FOR Loop Algorithms, IEEE Transactions on Computers, v.37 n.12, p.1578-1598, December 1988
Armin Größlinger, Precise Management of Scratchpad Memories for Localising Array Accesses in Scientific Codes, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, p.236-250, March 22-29, 2009, York, UK
Surin Kittitornkun , Yu Hen Hu, Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.208-217, April 2003
Tomás Lang , Jamie H. Moreno, Matrix Computations on Systolic-Type Meshes: An Introduction to the Multimesh Graph Method, Computer, v.23 n.4, p.32-51, April 1990
Ioannis Drositis , Theodore Andronikos , Goerge Manis , George Papakonstantinu , Nectarios Koziris, Geometric scheduling of 2-D UET-UCT uniform dependence loops, Proceedings of the 10th Euromicro conference on Parallel, distributed and network-based processing, January 09-11, 2002, Canary Islands, Spain
Karl-Heinz Zimmermann , Wolfgang Achtziger, Finding Space-Time Transformations for Uniform Recurrences viaBranching Parametric Linear Programming, Journal of VLSI Signal Processing Systems, v.15 n.3, p.259-274, March 1997
Peter Vanbroekhoven , Gerda Janssens , Maurice Bruynooghe , Francky Catthoor, A practical dynamic single assignment transformation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.40-es, September 2007
J. Ramanujam , P. Sadayappan, A methodology for parallelizing programs for multicomputers and complex memory multiprocessors, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.637-646, November 12-17, 1989, Reno, Nevada, USA
Uwe Eckhardt , Renate Merker, Scheduling in Co-Partitioned Array Architectures, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.219, July 14-16, 1997
Clémentin Tayou Djamegni, Mapping rectangular mesh algorithms onto asymptotically space-optimal arrays, Journal of Parallel and Distributed Computing, v.64 n.3, p.345-359, March 2004
G. E. Kopec , P. A. Chou, Document Image Decoding Using Markov Source Models, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.16 n.6, p.602-617, June 1994
M. P. Bekakos , I. Ž. Milovanović , E. I. Milovanović , T. I. Tokić , M. K. Stojčev, Hexagonal systolic arrays for matrix multiplication, Highly parallel computaions: algorithms and applications, WIT Press, 001
Yun Zou , Sanjay Rajopadhye, Automatic Energy Efficient Parallelization of Uniform Dependence Computations, Proceedings of the 29th ACM on International Conference on Supercomputing, June 08-11, 2015, Newport Beach, California, USA
Karl-Heinz Zimmermann, A Unifying Lattice-Based Approach for the Partitioning of Systolic Arrays via LPGS and LSGP, Journal of VLSI Signal Processing Systems, v.17 n.1, p.21-41, Sept. 1997
F. Irigoin , R. Triolet, Supernode partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.319-329, January 10-13, 1988, San Diego, California, USA
Karl-Heinz Zimmermann, A Unifying Lattice-Based Approach for the Partitioning of Systolic Arrays via LPGS and LSGP, Journal of VLSI Signal Processing Systems, v.17 n.1, p.21-41, Sept. 1997
Michael Claßen , Martin Griebl, Automatic code generation for distributed memory architectures in the polytope model, Proceedings of the 20th international conference on Parallel and distributed processing, p.227-227, April 25-29, 2006, Rhodes Island, Greece
C. J. Scheiman , P. R. Cappello, A Processor-Time-Minimal Systolic Array for Transitive Closure, IEEE Transactions on Parallel and Distributed Systems, v.3 n.3, p.257-269, May 1992
B. Bala Tripura Sundari , T. R. Padmanabhan, A direct method for optimal VLSI realization of deeply nested n-D loop problems, Microprocessors & Microsystems, v.37 n.6-7, p.610-628, August, 2013
Michael Wolfe, Beyond induction variables, ACM SIGPLAN Notices, v.27 n.7, p.162-174, July 1992
Björn Lisper, Detecting static algorithms by partial evaluation, ACM SIGPLAN Notices, v.26 n.9, p.31-42, Sept. 1991
Shlomit S. Pinter , Ron Y. Pinter, Program optimization and parallelization using idioms, Proceedings of the 18th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.79-92, January 21-23, 1991, Orlando, Florida, United States
Peter Steffen , Robert Giegerich, Table design in dynamic programming, Information and Computation, v.204 n.9, p.1325-1345, September 2006
Fabien Quilleré , Sanjay Rajopadhye, Optimizing memory usage in the polyhedral model, ACM Transactions on Programming Languages and Systems (TOPLAS), v.22 n.5, p.773-815, Sept. 2000
Calin Glitia , Pierre Boulet , Eric Lenormand , Michel Barreteau, Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.9, p.815-829, October, 2011
Kumar N. Ganapathy , Benjamin W. Wah , Chien-Wei Li, Designing a Scalable Processor Array for Recurrent Computations, IEEE Transactions on Parallel and Distributed Systems, v.8 n.8, p.840-856, August 1997
Gaurav Chaurasia , Jonathan Ragan-Kelley , Sylvain Paris , George Drettakis , Fredo Durand, Compiling high performance recursive filters, Proceedings of the 7th Conference on High-Performance Graphics, August 07-09, 2015, Los Angeles, California
Sek M. Chai , D. Scott Wills, Systolic Opportunities for Multidimensional Data Streams, IEEE Transactions on Parallel and Distributed Systems, v.13 n.4, p.388-398, April 2002
Yi Zhang , Jun Yang, Optimizing I/O for big array analytics, Proceedings of the VLDB Endowment, v.5 n.8, p.764-775, April 2012
Calin Glitia , Philippe Dumont , Pierre Boulet, Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing, Multidimensional Systems and Signal Processing, v.21 n.2, p.105-131, June      2010
Arnold L. Rosenberg, On Scheduling Mesh-Structured Computations for Internet-Based Computing, IEEE Transactions on Computers, v.53 n.9, p.1176-1186, September 2004
Dirk Fimmel , Renate Merker, Design of Processor Arrays for Reconfigurable Architectures, The Journal of Supercomputing, v.19 n.1, p.41-56, May 2001
Edith Cohen , Nimrod Megiddo, Strongly polynomial-time and NC algorithms for detecting cycles in periodic graphs, Journal of the ACM (JACM), v.40 n.4, p.791-830, Sept. 1993
Edin Hodzic , Weijia Shang, On Time Optimal Supernode Shape, IEEE Transactions on Parallel and Distributed Systems, v.13 n.12, p.1220-1233, December 2002
Jean-Louis Giavitto , Olivier Michel, Pattern-matching and rewriting rules for group indexed data structures, Proceedings of the 2002 ACM SIGPLAN workshop on Rule-based programming, p.55-66, October 05, 2002, Pittsburgh, Pennsylvania
Haigeng Wang , Alexandru Nicolau , Stephen Keung , Kai-Yeung Sunny Siu, Computing Programs Containing Band Linear Recurrences on Vector Supercomputers, IEEE Transactions on Parallel and Distributed Systems, v.7 n.8, p.769-782, August 1996
Corinne Ancourt , François Irigoin, Scanning polyhedra with DO loops, ACM SIGPLAN Notices, v.26 n.7, p.39-50, July 1991
Jean-Louis Giavitto , Olivier Michel , Julien Cohen, Pattern-matching and rewriting rules for group indexed data structures, ACM SIGPLAN Notices, v.37 n.12, December 2002
Todd Torgersen, Parallel Scheduling of Recursively Defined Arrays, Journal of Symbolic Computation, v.16 n.2, p.189-226, Aug. 1993
Francisco Almeida , Rumen Andonov , Daniel Gonzalez , Luz M. Moreno , Vincent Poirriez , Casiano Rodriguez, Optimal tiling for the RNA base pairing problem, Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures, August 10-13, 2002, Winnipeg, Manitoba, Canada
M. V. Marathe , H. B. Hunt, III , R. E. Stearns , V. Radhakrishnan, Approximation schemes for PSPACE-complete problems for succinct specifications (preliminary version), Proceedings of the twenty-sixth annual ACM symposium on Theory of computing, p.468-477, May 23-25, 1994, Montreal, Quebec, Canada
Detlef Seese, Easy problems for grid-structured graphs, Proceedings of the 1st annual international conference on Frontiers in algorithmics, p.293-304, August 01-03, 2007, Lanzhou, China
Gabriel Rodríguez , José M. Andión , Mahmut T. Kandemir , Juan Touriño, Trace-based affine reconstruction of codes, Proceedings of the 2016 International Symposium on Code Generation and Optimization, March 12-18, 2016, Barcelona, Spain
Karl-Heinz Zimmermann , Wolfgang Achtziger, On Time Optimal Implementation of Uniform Recurrences onto Array Processors via Quadratic Programming, Journal of VLSI Signal Processing Systems, v.19 n.1, p.19-38, May 1998
R. Andonov , S. Balev , S. Rajopadhye , N. Yanev, Optimal semi-oblique tiling, Proceedings of the thirteenth annual ACM symposium on Parallel algorithms and architectures, p.153-162, July 2001, Crete Island, Greece
Rumen Andonov , Sanjay Rajopadhye, Knapsack on VLSI: from Algorithm to Optimal Circuit, IEEE Transactions on Parallel and Distributed Systems, v.8 n.6, p.545-561, June 1997
Jean-Louis Giavitto , Olivier Michel , Antoine Spicher, Spatial Organization of the Chemical Paradigm and the Specification of Autonomic Systems, Software-Intensive Systems and New Computing Paradigms: Challenges and Visions, Springer-Verlag, Berlin, Heidelberg, 2008
Shlomit S. Pinter , Ron Y. Pinter, Program optimization and parallelization using idioms, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.3, p.305-327, May 1994
Paul Feautrier, Array dataflow analysis, Compiler optimizations for scalable parallel systems: languages, compilation techniques, and run time systems, Springer-Verlag New York, Inc., New York, NY, 2001
Pierrick Gachet , Christophe Mauras , Patrice Quinton , Yannick Saouter, Alpha du centaur: a prototype environment for the design of parallel regular alorithms, Proceedings of the 3rd international conference on Supercomputing, p.235-243, June 05-09, 1989, Crete, Greece
Youcef Bouchebaba , Bruno Girodias , Gabriela Nicolescu , El Mostapha Aboulhamid , Bruno Lavigueur , Pierre Paulin, MPSoC memory optimization using program transformation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.43-es, September 2007
Mohamed-Walid Benabderrahmane , Louis-Noël Pouchet , Albert Cohen , Cédric Bastoul, The polyhedral model is more widely applicable than you think, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus
Clémentin Tayou Djamegni , Patrice Quinton , Sanjay Rajopadhye , Tanguy Risset , Maurice Tchuenté, A reindexing based approach towards mapping of DAG with affine schedules onto parallel embedded systems, Journal of Parallel and Distributed Computing, v.69 n.1, p.1-11, January, 2009
E. D. Kyriakis-Bitzaros , C. E. Goutis, A Space-Time Representation Method of Iterative Algorithms for the Design of Processor Arrays, Journal of VLSI Signal Processing Systems, v.22 n.3, p.151-162, Sept. 1999
Yun Zou , Sanjay Rajopadhye, Scan detection and parallelization in "inherently sequential" nested loop programs, Proceedings of the Tenth International Symposium on Code Generation and Optimization, March 31-April 04, 2012, San Jose, California
Alain Darte , Yves Robert , Frédéric Vivien, Loop parallelization algorithms, Compiler optimizations for scalable parallel systems: languages, compilation techniques, and run time systems, Springer-Verlag New York, Inc., New York, NY, 2001
P. Cappello, A Processor-Time-Minimal Systolic Array for Cubical Mesh Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.3 n.1, p.4-13, January 1992
Christophe Alias , Alain Darte , Paul Feautrier , Laure Gonnord, Multi-dimensional rankings, program termination, and complexity bounds of flowchart programs, Proceedings of the 17th international conference on Static analysis, p.117-133, September 14-16, 2010, Perpignan, France
Karl-Heinz Zimmermann, Linear mappings ofn-dimensional uniform recurrences ontok-dimensional systolic arrays, Journal of VLSI Signal Processing Systems, v.12 n.2, p.187-202, May 1996
P. K. Mishra, Optimal systolic array algorithms for tensor product, Applied Mathematics and Computation, v.168 n.1, p.496-518, September, 2005
P. Cappello , Ö. Eğecioğlu , C. Scheiman, An introduction to processor-time-optimal systolic arrays, Highly parallel computaions: algorithms and applications, WIT Press, 001
Raymond E. Miller, A Comparison of Some Theoretical Models of Parallel Computation, IEEE Transactions on Computers, v.22 n.8, p.710-717, August 1973
Minjoong Rim , Rajiv Jain, Valid Transformations: A New Class of Loop Transformations for High-Level Synthesis and Pipelined Scheduling Applications, IEEE Transactions on Parallel and Distributed Systems, v.7 n.4, p.399-410, April 1996
Jacob T. Schwartz, Ultracomputers, ACM Transactions on Programming Languages and Systems (TOPLAS), v.2 n.4, p.484-521, Oct. 1980
