Classic Timing Analyzer report for ffsr
Tue Apr 19 20:16:04 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.034 ns                                       ; R      ; Q~reg0 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.030 ns                                       ; Q~reg0 ; Q      ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.509 ns                                       ; S      ; Q~reg0 ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Q~reg0 ; Q~reg0 ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Q~reg0 ; Q~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 0.034 ns   ; R    ; Q~reg0 ; Clk      ;
; N/A   ; None         ; -0.261 ns  ; S    ; Q~reg0 ; Clk      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 6.030 ns   ; Q~reg0 ; Q  ; Clk        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; 0.509 ns  ; S    ; Q~reg0 ; Clk      ;
; N/A           ; None        ; 0.214 ns  ; R    ; Q~reg0 ; Clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 19 20:16:04 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ffsr -c ffsr --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 380.08 MHz between source register "Q~reg0" and destination register "Q~reg0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
            Info: Total cell delay = 0.454 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 1.962 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.334 ns) + CELL(0.602 ns) = 1.962 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
                Info: Total cell delay = 1.628 ns ( 82.98 % )
                Info: Total interconnect delay = 0.334 ns ( 17.02 % )
            Info: - Longest clock path from clock "Clk" to source register is 1.962 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.334 ns) + CELL(0.602 ns) = 1.962 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
                Info: Total cell delay = 1.628 ns ( 82.98 % )
                Info: Total interconnect delay = 0.334 ns ( 17.02 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "Q~reg0" (data pin = "R", clock pin = "Clk") is 0.034 ns
    Info: + Longest pin to register delay is 2.034 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'R'
        Info: 2: + IC(0.455 ns) + CELL(0.457 ns) = 1.938 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.034 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.579 ns ( 77.63 % )
        Info: Total interconnect delay = 0.455 ns ( 22.37 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 1.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.334 ns) + CELL(0.602 ns) = 1.962 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.628 ns ( 82.98 % )
        Info: Total interconnect delay = 0.334 ns ( 17.02 % )
Info: tco from clock "Clk" to destination pin "Q" through register "Q~reg0" is 6.030 ns
    Info: + Longest clock path from clock "Clk" to source register is 1.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.334 ns) + CELL(0.602 ns) = 1.962 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.628 ns ( 82.98 % )
        Info: Total interconnect delay = 0.334 ns ( 17.02 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: 2: + IC(0.951 ns) + CELL(2.840 ns) = 3.791 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.840 ns ( 74.91 % )
        Info: Total interconnect delay = 0.951 ns ( 25.09 % )
Info: th for register "Q~reg0" (data pin = "S", clock pin = "Clk") is 0.509 ns
    Info: + Longest clock path from clock "Clk" to destination register is 1.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.334 ns) + CELL(0.602 ns) = 1.962 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.628 ns ( 82.98 % )
        Info: Total interconnect delay = 0.334 ns ( 17.02 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 1.739 ns
        Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'S'
        Info: 2: + IC(0.429 ns) + CELL(0.178 ns) = 1.643 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.739 ns; Loc. = LCFF_X49_Y14_N17; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.310 ns ( 75.33 % )
        Info: Total interconnect delay = 0.429 ns ( 24.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Tue Apr 19 20:16:04 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


