\hypertarget{struct_d_a_c___type_def}{}\section{D\+A\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_a_c___type_def}\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{S\+W\+T\+R\+I\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{D\+H\+R12\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{D\+H\+R12\+L1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{D\+H\+R8\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{D\+H\+R12\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{D\+H\+R12\+L2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{D\+H\+R8\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{D\+H\+R12\+RD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{D\+H\+R12\+LD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{D\+H\+R8\+RD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{D\+O\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{D\+O\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

Definition at line 307 of file stm32f405xx.\+h.



\subsection{Field Documentation}
\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\+AC control register, Address offset\+: 0x00 

Definition at line 309 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L1@{D\+H\+R12\+L1}}
\index{D\+H\+R12\+L1@{D\+H\+R12\+L1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+L1}{DHR12L1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+L1}\hypertarget{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{}\label{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}
D\+AC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C 

Definition at line 312 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+L2@{D\+H\+R12\+L2}}
\index{D\+H\+R12\+L2@{D\+H\+R12\+L2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+L2}{DHR12L2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+L2}\hypertarget{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{}\label{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}
D\+AC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 

Definition at line 315 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+LD@{D\+H\+R12\+LD}}
\index{D\+H\+R12\+LD@{D\+H\+R12\+LD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+LD}{DHR12LD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+LD}\hypertarget{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{}\label{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}
D\+U\+AL D\+AC 12-\/bit left aligned data holding register, Address offset\+: 0x24 

Definition at line 318 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R1@{D\+H\+R12\+R1}}
\index{D\+H\+R12\+R1@{D\+H\+R12\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+R1}{DHR12R1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+R1}\hypertarget{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{}\label{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}
D\+AC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 

Definition at line 311 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+R2@{D\+H\+R12\+R2}}
\index{D\+H\+R12\+R2@{D\+H\+R12\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+R2}{DHR12R2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+R2}\hypertarget{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{}\label{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}
D\+AC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 

Definition at line 314 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R12\+RD@{D\+H\+R12\+RD}}
\index{D\+H\+R12\+RD@{D\+H\+R12\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R12\+RD}{DHR12RD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R12\+RD}\hypertarget{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{}\label{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}
Dual D\+AC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 

Definition at line 317 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R1@{D\+H\+R8\+R1}}
\index{D\+H\+R8\+R1@{D\+H\+R8\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R8\+R1}{DHR8R1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R8\+R1}\hypertarget{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{}\label{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}
D\+AC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 

Definition at line 313 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+R2@{D\+H\+R8\+R2}}
\index{D\+H\+R8\+R2@{D\+H\+R8\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R8\+R2}{DHR8R2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R8\+R2}\hypertarget{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{}\label{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}
D\+AC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C 

Definition at line 316 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+H\+R8\+RD@{D\+H\+R8\+RD}}
\index{D\+H\+R8\+RD@{D\+H\+R8\+RD}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+H\+R8\+RD}{DHR8RD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+H\+R8\+RD}\hypertarget{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{}\label{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}
D\+U\+AL D\+AC 8-\/bit right aligned data holding register, Address offset\+: 0x28 

Definition at line 319 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R1@{D\+O\+R1}}
\index{D\+O\+R1@{D\+O\+R1}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+R1}{DOR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+R1}\hypertarget{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{}\label{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}
D\+AC channel1 data output register, Address offset\+: 0x2C 

Definition at line 320 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!D\+O\+R2@{D\+O\+R2}}
\index{D\+O\+R2@{D\+O\+R2}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+R2}{DOR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+R2}\hypertarget{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{}\label{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}
D\+AC channel2 data output register, Address offset\+: 0x30 

Definition at line 321 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
D\+AC status register, Address offset\+: 0x34 

Definition at line 322 of file stm32f405xx.\+h.

\index{D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}!S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}}
\index{S\+W\+T\+R\+I\+GR@{S\+W\+T\+R\+I\+GR}!D\+A\+C\+\_\+\+Type\+Def@{D\+A\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+W\+T\+R\+I\+GR}{SWTRIGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+W\+T\+R\+I\+GR}\hypertarget{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{}\label{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}
D\+AC software trigger register, Address offset\+: 0x04 

Definition at line 310 of file stm32f405xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
