
*** Running vivado
    with args -log testbench.vds -m64 -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6801 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1195.703 ; gain = 206.172 ; free physical = 13084 ; free virtual = 22377
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [/home/hoeflinc/ECE425/Lab09/testbench.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter REGBITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mips' [/home/hoeflinc/ECE425/Lab09/mips.sv:17]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter REGBITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'controller' [/home/hoeflinc/ECE425/Lab09/controller.sv:1]
INFO: [Synth 8-638] synthesizing module 'mips_fsm' [/home/hoeflinc/ECE425/Lab09/mips_fsm.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hoeflinc/ECE425/Lab09/mips_fsm.sv:144]
INFO: [Synth 8-256] done synthesizing module 'mips_fsm' (1#1) [/home/hoeflinc/ECE425/Lab09/mips_fsm.sv:14]
INFO: [Synth 8-638] synthesizing module 'aludec' [/home/hoeflinc/ECE425/Lab09/aludec.sv:17]
	Parameter F_add bound to: 6'b100000 
	Parameter F_sub bound to: 6'b100010 
	Parameter F_and bound to: 6'b100100 
	Parameter F_or bound to: 6'b100101 
	Parameter F_xor bound to: 6'b100110 
	Parameter F_nor bound to: 6'b100111 
	Parameter F_slt bound to: 6'b101010 
	Parameter F_sll bound to: 6'b000000 
	Parameter F_srl bound to: 6'b000010 
	Parameter F_sra bound to: 6'b000011 
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [/home/hoeflinc/ECE425/Lab09/aludec.sv:17]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [/home/hoeflinc/ECE425/Lab09/controller.sv:1]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/hoeflinc/ECE425/Lab09/datapath.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter REGBITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux2' [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
INFO: [Synth 8-638] synthesizing module 'flopen' [/home/hoeflinc/ECE425/Lab09/flopen.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopen' (5#1) [/home/hoeflinc/ECE425/Lab09/flopen.sv:1]
INFO: [Synth 8-638] synthesizing module 'flopenr' [/home/hoeflinc/ECE425/Lab09/flopenr.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenr' (6#1) [/home/hoeflinc/ECE425/Lab09/flopenr.sv:1]
INFO: [Synth 8-638] synthesizing module 'flop' [/home/hoeflinc/ECE425/Lab09/flop.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flop' (7#1) [/home/hoeflinc/ECE425/Lab09/flop.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (7#1) [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (7#1) [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (8#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux3' [/home/hoeflinc/ECE425/Lab09/mux3.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3' (9#1) [/home/hoeflinc/ECE425/Lab09/mux3.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (9#1) [/home/hoeflinc/ECE425/Lab09/mux2.sv:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/hoeflinc/ECE425/Lab09/regfile.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter REGBITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [/home/hoeflinc/ECE425/Lab09/regfile.sv:2]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/hoeflinc/ECE425/Lab09/alu.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized3' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized3' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized4' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized4' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized5' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized5' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized6' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized6' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized7' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized7' (10#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/hoeflinc/ECE425/Lab09/adder.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (11#1) [/home/hoeflinc/ECE425/Lab09/adder.sv:1]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/hoeflinc/ECE425/Lab09/shifter.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (12#1) [/home/hoeflinc/ECE425/Lab09/shifter.sv:1]
WARNING: [Synth 8-689] width (5) of port connection 'shamt' does not match port width (3) of module 'shifter' [/home/hoeflinc/ECE425/Lab09/alu.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized8' [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized8' (12#1) [/home/hoeflinc/ECE425/Lab09/mux4.sv:1]
INFO: [Synth 8-638] synthesizing module 'zerodetect' [/home/hoeflinc/ECE425/Lab09/zerodetect.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zerodetect' (13#1) [/home/hoeflinc/ECE425/Lab09/zerodetect.sv:1]
INFO: [Synth 8-256] done synthesizing module 'alu' (14#1) [/home/hoeflinc/ECE425/Lab09/alu.sv:1]
INFO: [Synth 8-256] done synthesizing module 'datapath' (15#1) [/home/hoeflinc/ECE425/Lab09/datapath.sv:1]
WARNING: [Synth 8-350] instance 'dp' of module 'datapath' requires 19 connections, but only 18 given [/home/hoeflinc/ECE425/Lab09/mips.sv:45]
INFO: [Synth 8-256] done synthesizing module 'mips' (16#1) [/home/hoeflinc/ECE425/Lab09/mips.sv:17]
INFO: [Synth 8-638] synthesizing module 'exmemory' [/home/hoeflinc/ECE425/Lab09/exmemory.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'memfile_xornor.dat' is read successfully [/home/hoeflinc/ECE425/Lab09/exmemory.sv:14]
INFO: [Synth 8-256] done synthesizing module 'exmemory' (17#1) [/home/hoeflinc/ECE425/Lab09/exmemory.sv:2]
WARNING: [Synth 8-85] always block has no event control specified [/home/hoeflinc/ECE425/Lab09/testbench.sv:25]
WARNING: [Synth 8-2898] ignoring assertion [/home/hoeflinc/ECE425/Lab09/testbench.sv:37]
INFO: [Synth 8-256] done synthesizing module 'testbench' (18#1) [/home/hoeflinc/ECE425/Lab09/testbench.sv:2]
WARNING: [Synth 8-3331] design alu has unconnected port shamt[4]
WARNING: [Synth 8-3331] design alu has unconnected port shamt[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.141 ; gain = 247.609 ; free physical = 13040 ; free virtual = 22333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.141 ; gain = 247.609 ; free physical = 13040 ; free virtual = 22333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.145 ; gain = 255.613 ; free physical = 13040 ; free virtual = 22333
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mips_fsm'
INFO: [Synth 8-5544] ROM "irwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusrcb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pcsrc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regdst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "brnch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pcwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iord" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memtoreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusrca" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  FETCH1 |                    0000000000001 |                             0000
                  FETCH2 |                    0000000000010 |                             0001
                  FETCH3 |                    0000000000100 |                             0010
                  FETCH4 |                    0000000001000 |                             0011
                  DECODE |                    0000000010000 |                             0100
                  MEMADR |                    0000000100000 |                             0101
                    LBRD |                    0000001000000 |                             0110
                    LBWR |                    0000010000000 |                             0111
                    SBWR |                    0000100000000 |                             1000
                 RTYPEEX |                    0001000000000 |                             1001
                 RTYPEWR |                    0010000000000 |                             1010
                   BEQEX |                    0100000000000 |                             1011
                     JEX |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mips_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.152 ; gain = 263.621 ; free physical = 13033 ; free virtual = 22326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mips_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     13 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module flopen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module flop 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module mux2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mux4__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module mux4__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module exmemory 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1456.934 ; gain = 467.402 ; free physical = 12837 ; free virtual = 22131
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'DUV/dp/ir1/q_reg' and it is trimmed from '8' to '6' bits. [/home/hoeflinc/ECE425/Lab09/flopen.sv:7]
INFO: [Synth 8-5544] ROM "exmem/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.941 ; gain = 475.410 ; free physical = 12829 ; free virtual = 22123
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.941 ; gain = 475.410 ; free physical = 12829 ; free virtual = 22123

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|testbench   | exmem/mem_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir1/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir1/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[3]) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.965 ; gain = 494.434 ; free physical = 12805 ; free virtual = 22098
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.965 ; gain = 494.434 ; free physical = 12805 ; free virtual = 22098

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.965 ; gain = 494.434 ; free physical = 12805 ; free virtual = 22098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir3/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir0/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir1/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir1/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir1/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir1/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/ir2/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/wrdreg/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/pcreg/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/resreg/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/areg/q_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[0][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[1][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[2][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[3][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[4][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[4][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[4][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[4][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[4][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (DUV/dp/rf/RAM_reg[4][2]) is unused and will be removed from module testbench.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'testbench' to reference 'mips' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'mips' to reference 'controller' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'controller' to reference 'mips_fsm' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     3|
|5     |LUT6 |     1|
|6     |FDRE |    13|
+------+-----+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |    21|
|2     |  DUV       |mips       |    21|
|3     |    cont    |controller |    21|
|4     |      U_FSM |mips_fsm   |    21|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.973 ; gain = 502.441 ; free physical = 12797 ; free virtual = 22090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1491.973 ; gain = 363.270 ; free physical = 12797 ; free virtual = 22090
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.980 ; gain = 502.449 ; free physical = 12797 ; free virtual = 22090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1560.973 ; gain = 496.891 ; free physical = 12730 ; free virtual = 22023
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1592.988 ; gain = 0.000 ; free physical = 12730 ; free virtual = 22023
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 15:19:12 2017...
