circuit CaheCore : @[:@2.0]
  module MyMem : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_wen : UInt<1> @[:@6.4]
    input io_addr : UInt<6> @[:@6.4]
    input io_wdata : UInt<32> @[:@6.4]
    output io_rdata : UInt<32> @[:@6.4]
  
    mem mem : @[CaheCore.scala 17:24:@8.4]
      data-type => UInt<32>
      depth => 64
      read-latency => 1
      write-latency => 1
      reader => _T_15
      writer => _T_16
      read-under-write => undefined
    node _GEN_0 = validif(io_wen, io_addr) @[CaheCore.scala 19:17:@11.4]
    node _GEN_1 = validif(io_wen, clock) @[CaheCore.scala 19:17:@11.4]
    node _GEN_2 = mux(io_wen, UInt<1>("h1"), UInt<1>("h0")) @[CaheCore.scala 19:17:@11.4]
    node _GEN_3 = validif(io_wen, UInt<1>("h1")) @[CaheCore.scala 19:17:@11.4]
    node _GEN_4 = validif(io_wen, io_wdata) @[CaheCore.scala 19:17:@11.4]
    io_rdata <= mem._T_15.data @[CaheCore.scala 18:12:@10.4]
    mem._T_15.addr <= io_addr @[CaheCore.scala 18:18:@9.4]
    mem._T_15.en <= UInt<1>("h1") @[CaheCore.scala 17:24:@8.4 CaheCore.scala 18:18:@9.4]
    mem._T_15.clk <= clock @[CaheCore.scala 18:18:@9.4]
    mem._T_16.addr <= _GEN_0 @[CaheCore.scala 19:22:@12.6]
    mem._T_16.en <= _GEN_2 @[CaheCore.scala 17:24:@8.4 CaheCore.scala 19:22:@12.6]
    mem._T_16.clk <= _GEN_1 @[CaheCore.scala 19:22:@12.6]
    mem._T_16.data <= _GEN_4 @[CaheCore.scala 19:32:@13.6]
    mem._T_16.mask <= _GEN_3 @[CaheCore.scala 19:22:@12.6 CaheCore.scala 19:32:@13.6]

  module CaheCore : @[:@211.2]
    input clock : Clock @[:@212.4]
    input reset : UInt<1> @[:@213.4]
    input io_wen : UInt<1> @[:@214.4]
    input io_addr : UInt<32> @[:@214.4]
    input io_wdata_0 : UInt<32> @[:@214.4]
    input io_wdata_1 : UInt<32> @[:@214.4]
    input io_wdata_2 : UInt<32> @[:@214.4]
    input io_wdata_3 : UInt<32> @[:@214.4]
    input io_wdata_4 : UInt<32> @[:@214.4]
    input io_wdata_5 : UInt<32> @[:@214.4]
    input io_wdata_6 : UInt<32> @[:@214.4]
    input io_wdata_7 : UInt<32> @[:@214.4]
    input io_wdata_8 : UInt<32> @[:@214.4]
    input io_wdata_9 : UInt<32> @[:@214.4]
    input io_wdata_10 : UInt<32> @[:@214.4]
    input io_wdata_11 : UInt<32> @[:@214.4]
    input io_wdata_12 : UInt<32> @[:@214.4]
    input io_wdata_13 : UInt<32> @[:@214.4]
    input io_wdata_14 : UInt<32> @[:@214.4]
    input io_wdata_15 : UInt<32> @[:@214.4]
    input io_wstatus : UInt<1> @[:@214.4]
    output io_rdata : UInt<32> @[:@214.4]
    output io_rvalid : UInt<1> @[:@214.4]
    input io_cyc : UInt<32> @[:@214.4]
  
    inst MyMem of MyMem @[CaheCore.scala 35:43:@216.4]
    inst MyMem_1 of MyMem @[CaheCore.scala 35:43:@219.4]
    inst MyMem_2 of MyMem @[CaheCore.scala 35:43:@222.4]
    inst MyMem_3 of MyMem @[CaheCore.scala 35:43:@225.4]
    inst MyMem_4 of MyMem @[CaheCore.scala 35:43:@228.4]
    inst MyMem_5 of MyMem @[CaheCore.scala 35:43:@231.4]
    inst MyMem_6 of MyMem @[CaheCore.scala 35:43:@234.4]
    inst MyMem_7 of MyMem @[CaheCore.scala 35:43:@237.4]
    inst MyMem_8 of MyMem @[CaheCore.scala 35:43:@240.4]
    inst MyMem_9 of MyMem @[CaheCore.scala 35:43:@243.4]
    inst MyMem_10 of MyMem @[CaheCore.scala 35:43:@246.4]
    inst MyMem_11 of MyMem @[CaheCore.scala 35:43:@249.4]
    inst MyMem_12 of MyMem @[CaheCore.scala 35:43:@252.4]
    inst MyMem_13 of MyMem @[CaheCore.scala 35:43:@255.4]
    inst MyMem_14 of MyMem @[CaheCore.scala 35:43:@258.4]
    inst MyMem_15 of MyMem @[CaheCore.scala 35:43:@261.4]
    mem tag_RAM : @[CaheCore.scala 36:30:@264.4]
      data-type => UInt<20>
      depth => 64
      read-latency => 1
      write-latency => 1
      reader => rtag
      writer => _T_620
      read-under-write => undefined
    reg statusVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_0) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_1) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_2) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_3) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_4) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_5) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_6) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_7) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_8) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_9) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_10) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_11) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_12) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_13) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_14) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_15) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_16) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_17) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_18) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_19) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_20) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_21) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_22) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_23 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_23) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_24) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_25 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_25) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_26 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_26) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_27 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_27) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_28 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_28) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_29) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_30) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_31 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_31) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_32 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_32) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_33 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_33) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_34 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_34) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_35 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_35) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_36 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_36) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_37 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_37) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_38 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_38) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_39 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_39) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_40 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_40) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_41 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_41) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_42 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_42) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_43 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_43) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_44 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_44) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_45 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_45) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_46 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_46) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_47 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_47) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_48 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_48) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_49 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_49) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_50 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_50) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_51 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_51) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_52 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_52) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_53 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_53) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_54 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_54) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_55 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_55) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_56 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_56) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_57 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_57) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_58 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_58) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_59 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_59) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_60 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_60) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_61 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_61) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_62 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_62) @[CaheCore.scala 37:26:@330.4]
    reg statusVec_63 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusVec_63) @[CaheCore.scala 37:26:@330.4]
    node _T_523 = bits(io_addr, 5, 2) @[CaheCore.scala 38:34:@331.4]
    reg line_idx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), line_idx) @[CaheCore.scala 38:26:@332.4]
    node tag_ctx = bits(io_addr, 31, 12) @[CaheCore.scala 40:25:@334.4]
    node off_idx = bits(io_addr, 11, 6) @[CaheCore.scala 41:25:@335.4]
    reg rstatus : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rstatus) @[CaheCore.scala 53:24:@402.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), off_idx), statusVec_0) @[CaheCore.scala 53:24:@403.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), off_idx), statusVec_1, _GEN_0) @[CaheCore.scala 53:24:@403.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), off_idx), statusVec_2, _GEN_1) @[CaheCore.scala 53:24:@403.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), off_idx), statusVec_3, _GEN_2) @[CaheCore.scala 53:24:@403.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), off_idx), statusVec_4, _GEN_3) @[CaheCore.scala 53:24:@403.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), off_idx), statusVec_5, _GEN_4) @[CaheCore.scala 53:24:@403.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), off_idx), statusVec_6, _GEN_5) @[CaheCore.scala 53:24:@403.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), off_idx), statusVec_7, _GEN_6) @[CaheCore.scala 53:24:@403.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), off_idx), statusVec_8, _GEN_7) @[CaheCore.scala 53:24:@403.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), off_idx), statusVec_9, _GEN_8) @[CaheCore.scala 53:24:@403.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), off_idx), statusVec_10, _GEN_9) @[CaheCore.scala 53:24:@403.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), off_idx), statusVec_11, _GEN_10) @[CaheCore.scala 53:24:@403.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), off_idx), statusVec_12, _GEN_11) @[CaheCore.scala 53:24:@403.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), off_idx), statusVec_13, _GEN_12) @[CaheCore.scala 53:24:@403.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), off_idx), statusVec_14, _GEN_13) @[CaheCore.scala 53:24:@403.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), off_idx), statusVec_15, _GEN_14) @[CaheCore.scala 53:24:@403.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), off_idx), statusVec_16, _GEN_15) @[CaheCore.scala 53:24:@403.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), off_idx), statusVec_17, _GEN_16) @[CaheCore.scala 53:24:@403.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), off_idx), statusVec_18, _GEN_17) @[CaheCore.scala 53:24:@403.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), off_idx), statusVec_19, _GEN_18) @[CaheCore.scala 53:24:@403.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), off_idx), statusVec_20, _GEN_19) @[CaheCore.scala 53:24:@403.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), off_idx), statusVec_21, _GEN_20) @[CaheCore.scala 53:24:@403.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), off_idx), statusVec_22, _GEN_21) @[CaheCore.scala 53:24:@403.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), off_idx), statusVec_23, _GEN_22) @[CaheCore.scala 53:24:@403.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), off_idx), statusVec_24, _GEN_23) @[CaheCore.scala 53:24:@403.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), off_idx), statusVec_25, _GEN_24) @[CaheCore.scala 53:24:@403.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), off_idx), statusVec_26, _GEN_25) @[CaheCore.scala 53:24:@403.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), off_idx), statusVec_27, _GEN_26) @[CaheCore.scala 53:24:@403.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), off_idx), statusVec_28, _GEN_27) @[CaheCore.scala 53:24:@403.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), off_idx), statusVec_29, _GEN_28) @[CaheCore.scala 53:24:@403.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), off_idx), statusVec_30, _GEN_29) @[CaheCore.scala 53:24:@403.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), off_idx), statusVec_31, _GEN_30) @[CaheCore.scala 53:24:@403.4]
    node _GEN_32 = mux(eq(UInt<6>("h20"), off_idx), statusVec_32, _GEN_31) @[CaheCore.scala 53:24:@403.4]
    node _GEN_33 = mux(eq(UInt<6>("h21"), off_idx), statusVec_33, _GEN_32) @[CaheCore.scala 53:24:@403.4]
    node _GEN_34 = mux(eq(UInt<6>("h22"), off_idx), statusVec_34, _GEN_33) @[CaheCore.scala 53:24:@403.4]
    node _GEN_35 = mux(eq(UInt<6>("h23"), off_idx), statusVec_35, _GEN_34) @[CaheCore.scala 53:24:@403.4]
    node _GEN_36 = mux(eq(UInt<6>("h24"), off_idx), statusVec_36, _GEN_35) @[CaheCore.scala 53:24:@403.4]
    node _GEN_37 = mux(eq(UInt<6>("h25"), off_idx), statusVec_37, _GEN_36) @[CaheCore.scala 53:24:@403.4]
    node _GEN_38 = mux(eq(UInt<6>("h26"), off_idx), statusVec_38, _GEN_37) @[CaheCore.scala 53:24:@403.4]
    node _GEN_39 = mux(eq(UInt<6>("h27"), off_idx), statusVec_39, _GEN_38) @[CaheCore.scala 53:24:@403.4]
    node _GEN_40 = mux(eq(UInt<6>("h28"), off_idx), statusVec_40, _GEN_39) @[CaheCore.scala 53:24:@403.4]
    node _GEN_41 = mux(eq(UInt<6>("h29"), off_idx), statusVec_41, _GEN_40) @[CaheCore.scala 53:24:@403.4]
    node _GEN_42 = mux(eq(UInt<6>("h2a"), off_idx), statusVec_42, _GEN_41) @[CaheCore.scala 53:24:@403.4]
    node _GEN_43 = mux(eq(UInt<6>("h2b"), off_idx), statusVec_43, _GEN_42) @[CaheCore.scala 53:24:@403.4]
    node _GEN_44 = mux(eq(UInt<6>("h2c"), off_idx), statusVec_44, _GEN_43) @[CaheCore.scala 53:24:@403.4]
    node _GEN_45 = mux(eq(UInt<6>("h2d"), off_idx), statusVec_45, _GEN_44) @[CaheCore.scala 53:24:@403.4]
    node _GEN_46 = mux(eq(UInt<6>("h2e"), off_idx), statusVec_46, _GEN_45) @[CaheCore.scala 53:24:@403.4]
    node _GEN_47 = mux(eq(UInt<6>("h2f"), off_idx), statusVec_47, _GEN_46) @[CaheCore.scala 53:24:@403.4]
    node _GEN_48 = mux(eq(UInt<6>("h30"), off_idx), statusVec_48, _GEN_47) @[CaheCore.scala 53:24:@403.4]
    node _GEN_49 = mux(eq(UInt<6>("h31"), off_idx), statusVec_49, _GEN_48) @[CaheCore.scala 53:24:@403.4]
    node _GEN_50 = mux(eq(UInt<6>("h32"), off_idx), statusVec_50, _GEN_49) @[CaheCore.scala 53:24:@403.4]
    node _GEN_51 = mux(eq(UInt<6>("h33"), off_idx), statusVec_51, _GEN_50) @[CaheCore.scala 53:24:@403.4]
    node _GEN_52 = mux(eq(UInt<6>("h34"), off_idx), statusVec_52, _GEN_51) @[CaheCore.scala 53:24:@403.4]
    node _GEN_53 = mux(eq(UInt<6>("h35"), off_idx), statusVec_53, _GEN_52) @[CaheCore.scala 53:24:@403.4]
    node _GEN_54 = mux(eq(UInt<6>("h36"), off_idx), statusVec_54, _GEN_53) @[CaheCore.scala 53:24:@403.4]
    node _GEN_55 = mux(eq(UInt<6>("h37"), off_idx), statusVec_55, _GEN_54) @[CaheCore.scala 53:24:@403.4]
    node _GEN_56 = mux(eq(UInt<6>("h38"), off_idx), statusVec_56, _GEN_55) @[CaheCore.scala 53:24:@403.4]
    node _GEN_57 = mux(eq(UInt<6>("h39"), off_idx), statusVec_57, _GEN_56) @[CaheCore.scala 53:24:@403.4]
    node _GEN_58 = mux(eq(UInt<6>("h3a"), off_idx), statusVec_58, _GEN_57) @[CaheCore.scala 53:24:@403.4]
    node _GEN_59 = mux(eq(UInt<6>("h3b"), off_idx), statusVec_59, _GEN_58) @[CaheCore.scala 53:24:@403.4]
    node _GEN_60 = mux(eq(UInt<6>("h3c"), off_idx), statusVec_60, _GEN_59) @[CaheCore.scala 53:24:@403.4]
    node _GEN_61 = mux(eq(UInt<6>("h3d"), off_idx), statusVec_61, _GEN_60) @[CaheCore.scala 53:24:@403.4]
    node _GEN_62 = mux(eq(UInt<6>("h3e"), off_idx), statusVec_62, _GEN_61) @[CaheCore.scala 53:24:@403.4]
    node _GEN_63 = mux(eq(UInt<6>("h3f"), off_idx), statusVec_63, _GEN_62) @[CaheCore.scala 53:24:@403.4]
    node _T_550 = bits(reset, 0, 0) @[CaheCore.scala 55:11:@405.6]
    node _T_552 = eq(_T_550, UInt<1>("h0")) @[CaheCore.scala 55:11:@406.6]
    node _T_554 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@410.6]
    node _T_556 = eq(_T_554, UInt<1>("h0")) @[CaheCore.scala 60:13:@411.6]
    node _T_558 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@415.6]
    node _T_560 = eq(_T_558, UInt<1>("h0")) @[CaheCore.scala 60:13:@416.6]
    node _T_562 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@420.6]
    node _T_564 = eq(_T_562, UInt<1>("h0")) @[CaheCore.scala 60:13:@421.6]
    node _T_566 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@425.6]
    node _T_568 = eq(_T_566, UInt<1>("h0")) @[CaheCore.scala 60:13:@426.6]
    node _T_570 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@430.6]
    node _T_572 = eq(_T_570, UInt<1>("h0")) @[CaheCore.scala 60:13:@431.6]
    node _T_574 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@435.6]
    node _T_576 = eq(_T_574, UInt<1>("h0")) @[CaheCore.scala 60:13:@436.6]
    node _T_578 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@440.6]
    node _T_580 = eq(_T_578, UInt<1>("h0")) @[CaheCore.scala 60:13:@441.6]
    node _T_582 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@445.6]
    node _T_584 = eq(_T_582, UInt<1>("h0")) @[CaheCore.scala 60:13:@446.6]
    node _T_586 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@450.6]
    node _T_588 = eq(_T_586, UInt<1>("h0")) @[CaheCore.scala 60:13:@451.6]
    node _T_590 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@455.6]
    node _T_592 = eq(_T_590, UInt<1>("h0")) @[CaheCore.scala 60:13:@456.6]
    node _T_594 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@460.6]
    node _T_596 = eq(_T_594, UInt<1>("h0")) @[CaheCore.scala 60:13:@461.6]
    node _T_598 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@465.6]
    node _T_600 = eq(_T_598, UInt<1>("h0")) @[CaheCore.scala 60:13:@466.6]
    node _T_602 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@470.6]
    node _T_604 = eq(_T_602, UInt<1>("h0")) @[CaheCore.scala 60:13:@471.6]
    node _T_606 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@475.6]
    node _T_608 = eq(_T_606, UInt<1>("h0")) @[CaheCore.scala 60:13:@476.6]
    node _T_610 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@480.6]
    node _T_612 = eq(_T_610, UInt<1>("h0")) @[CaheCore.scala 60:13:@481.6]
    node _T_614 = bits(reset, 0, 0) @[CaheCore.scala 60:13:@485.6]
    node _T_616 = eq(_T_614, UInt<1>("h0")) @[CaheCore.scala 60:13:@486.6]
    node _T_617 = bits(reset, 0, 0) @[CaheCore.scala 62:11:@490.6]
    node _T_619 = eq(_T_617, UInt<1>("h0")) @[CaheCore.scala 62:11:@491.6]
    node _T_621 = bits(io_addr, 31, 12) @[CaheCore.scala 65:45:@498.6]
    node _GEN_64 = validif(io_wen, off_idx) @[CaheCore.scala 65:16:@496.4]
    node _GEN_65 = validif(io_wen, clock) @[CaheCore.scala 65:16:@496.4]
    node _GEN_66 = mux(io_wen, UInt<1>("h1"), UInt<1>("h0")) @[CaheCore.scala 65:16:@496.4]
    node _GEN_67 = validif(io_wen, UInt<1>("h1")) @[CaheCore.scala 65:16:@496.4]
    node _GEN_68 = validif(io_wen, _T_621) @[CaheCore.scala 65:16:@496.4]
    node _statusVec_off_idx_0 = io_wstatus @[CaheCore.scala 66:37:@502.6 CaheCore.scala 66:37:@502.6]
    node _GEN_69 = mux(eq(UInt<1>("h0"), off_idx), _statusVec_off_idx_0, statusVec_0) @[CaheCore.scala 66:37:@502.6]
    node _GEN_70 = mux(eq(UInt<1>("h1"), off_idx), _statusVec_off_idx_0, statusVec_1) @[CaheCore.scala 66:37:@502.6]
    node _GEN_71 = mux(eq(UInt<2>("h2"), off_idx), _statusVec_off_idx_0, statusVec_2) @[CaheCore.scala 66:37:@502.6]
    node _GEN_72 = mux(eq(UInt<2>("h3"), off_idx), _statusVec_off_idx_0, statusVec_3) @[CaheCore.scala 66:37:@502.6]
    node _GEN_73 = mux(eq(UInt<3>("h4"), off_idx), _statusVec_off_idx_0, statusVec_4) @[CaheCore.scala 66:37:@502.6]
    node _GEN_74 = mux(eq(UInt<3>("h5"), off_idx), _statusVec_off_idx_0, statusVec_5) @[CaheCore.scala 66:37:@502.6]
    node _GEN_75 = mux(eq(UInt<3>("h6"), off_idx), _statusVec_off_idx_0, statusVec_6) @[CaheCore.scala 66:37:@502.6]
    node _GEN_76 = mux(eq(UInt<3>("h7"), off_idx), _statusVec_off_idx_0, statusVec_7) @[CaheCore.scala 66:37:@502.6]
    node _GEN_77 = mux(eq(UInt<4>("h8"), off_idx), _statusVec_off_idx_0, statusVec_8) @[CaheCore.scala 66:37:@502.6]
    node _GEN_78 = mux(eq(UInt<4>("h9"), off_idx), _statusVec_off_idx_0, statusVec_9) @[CaheCore.scala 66:37:@502.6]
    node _GEN_79 = mux(eq(UInt<4>("ha"), off_idx), _statusVec_off_idx_0, statusVec_10) @[CaheCore.scala 66:37:@502.6]
    node _GEN_80 = mux(eq(UInt<4>("hb"), off_idx), _statusVec_off_idx_0, statusVec_11) @[CaheCore.scala 66:37:@502.6]
    node _GEN_81 = mux(eq(UInt<4>("hc"), off_idx), _statusVec_off_idx_0, statusVec_12) @[CaheCore.scala 66:37:@502.6]
    node _GEN_82 = mux(eq(UInt<4>("hd"), off_idx), _statusVec_off_idx_0, statusVec_13) @[CaheCore.scala 66:37:@502.6]
    node _GEN_83 = mux(eq(UInt<4>("he"), off_idx), _statusVec_off_idx_0, statusVec_14) @[CaheCore.scala 66:37:@502.6]
    node _GEN_84 = mux(eq(UInt<4>("hf"), off_idx), _statusVec_off_idx_0, statusVec_15) @[CaheCore.scala 66:37:@502.6]
    node _GEN_85 = mux(eq(UInt<5>("h10"), off_idx), _statusVec_off_idx_0, statusVec_16) @[CaheCore.scala 66:37:@502.6]
    node _GEN_86 = mux(eq(UInt<5>("h11"), off_idx), _statusVec_off_idx_0, statusVec_17) @[CaheCore.scala 66:37:@502.6]
    node _GEN_87 = mux(eq(UInt<5>("h12"), off_idx), _statusVec_off_idx_0, statusVec_18) @[CaheCore.scala 66:37:@502.6]
    node _GEN_88 = mux(eq(UInt<5>("h13"), off_idx), _statusVec_off_idx_0, statusVec_19) @[CaheCore.scala 66:37:@502.6]
    node _GEN_89 = mux(eq(UInt<5>("h14"), off_idx), _statusVec_off_idx_0, statusVec_20) @[CaheCore.scala 66:37:@502.6]
    node _GEN_90 = mux(eq(UInt<5>("h15"), off_idx), _statusVec_off_idx_0, statusVec_21) @[CaheCore.scala 66:37:@502.6]
    node _GEN_91 = mux(eq(UInt<5>("h16"), off_idx), _statusVec_off_idx_0, statusVec_22) @[CaheCore.scala 66:37:@502.6]
    node _GEN_92 = mux(eq(UInt<5>("h17"), off_idx), _statusVec_off_idx_0, statusVec_23) @[CaheCore.scala 66:37:@502.6]
    node _GEN_93 = mux(eq(UInt<5>("h18"), off_idx), _statusVec_off_idx_0, statusVec_24) @[CaheCore.scala 66:37:@502.6]
    node _GEN_94 = mux(eq(UInt<5>("h19"), off_idx), _statusVec_off_idx_0, statusVec_25) @[CaheCore.scala 66:37:@502.6]
    node _GEN_95 = mux(eq(UInt<5>("h1a"), off_idx), _statusVec_off_idx_0, statusVec_26) @[CaheCore.scala 66:37:@502.6]
    node _GEN_96 = mux(eq(UInt<5>("h1b"), off_idx), _statusVec_off_idx_0, statusVec_27) @[CaheCore.scala 66:37:@502.6]
    node _GEN_97 = mux(eq(UInt<5>("h1c"), off_idx), _statusVec_off_idx_0, statusVec_28) @[CaheCore.scala 66:37:@502.6]
    node _GEN_98 = mux(eq(UInt<5>("h1d"), off_idx), _statusVec_off_idx_0, statusVec_29) @[CaheCore.scala 66:37:@502.6]
    node _GEN_99 = mux(eq(UInt<5>("h1e"), off_idx), _statusVec_off_idx_0, statusVec_30) @[CaheCore.scala 66:37:@502.6]
    node _GEN_100 = mux(eq(UInt<5>("h1f"), off_idx), _statusVec_off_idx_0, statusVec_31) @[CaheCore.scala 66:37:@502.6]
    node _GEN_101 = mux(eq(UInt<6>("h20"), off_idx), _statusVec_off_idx_0, statusVec_32) @[CaheCore.scala 66:37:@502.6]
    node _GEN_102 = mux(eq(UInt<6>("h21"), off_idx), _statusVec_off_idx_0, statusVec_33) @[CaheCore.scala 66:37:@502.6]
    node _GEN_103 = mux(eq(UInt<6>("h22"), off_idx), _statusVec_off_idx_0, statusVec_34) @[CaheCore.scala 66:37:@502.6]
    node _GEN_104 = mux(eq(UInt<6>("h23"), off_idx), _statusVec_off_idx_0, statusVec_35) @[CaheCore.scala 66:37:@502.6]
    node _GEN_105 = mux(eq(UInt<6>("h24"), off_idx), _statusVec_off_idx_0, statusVec_36) @[CaheCore.scala 66:37:@502.6]
    node _GEN_106 = mux(eq(UInt<6>("h25"), off_idx), _statusVec_off_idx_0, statusVec_37) @[CaheCore.scala 66:37:@502.6]
    node _GEN_107 = mux(eq(UInt<6>("h26"), off_idx), _statusVec_off_idx_0, statusVec_38) @[CaheCore.scala 66:37:@502.6]
    node _GEN_108 = mux(eq(UInt<6>("h27"), off_idx), _statusVec_off_idx_0, statusVec_39) @[CaheCore.scala 66:37:@502.6]
    node _GEN_109 = mux(eq(UInt<6>("h28"), off_idx), _statusVec_off_idx_0, statusVec_40) @[CaheCore.scala 66:37:@502.6]
    node _GEN_110 = mux(eq(UInt<6>("h29"), off_idx), _statusVec_off_idx_0, statusVec_41) @[CaheCore.scala 66:37:@502.6]
    node _GEN_111 = mux(eq(UInt<6>("h2a"), off_idx), _statusVec_off_idx_0, statusVec_42) @[CaheCore.scala 66:37:@502.6]
    node _GEN_112 = mux(eq(UInt<6>("h2b"), off_idx), _statusVec_off_idx_0, statusVec_43) @[CaheCore.scala 66:37:@502.6]
    node _GEN_113 = mux(eq(UInt<6>("h2c"), off_idx), _statusVec_off_idx_0, statusVec_44) @[CaheCore.scala 66:37:@502.6]
    node _GEN_114 = mux(eq(UInt<6>("h2d"), off_idx), _statusVec_off_idx_0, statusVec_45) @[CaheCore.scala 66:37:@502.6]
    node _GEN_115 = mux(eq(UInt<6>("h2e"), off_idx), _statusVec_off_idx_0, statusVec_46) @[CaheCore.scala 66:37:@502.6]
    node _GEN_116 = mux(eq(UInt<6>("h2f"), off_idx), _statusVec_off_idx_0, statusVec_47) @[CaheCore.scala 66:37:@502.6]
    node _GEN_117 = mux(eq(UInt<6>("h30"), off_idx), _statusVec_off_idx_0, statusVec_48) @[CaheCore.scala 66:37:@502.6]
    node _GEN_118 = mux(eq(UInt<6>("h31"), off_idx), _statusVec_off_idx_0, statusVec_49) @[CaheCore.scala 66:37:@502.6]
    node _GEN_119 = mux(eq(UInt<6>("h32"), off_idx), _statusVec_off_idx_0, statusVec_50) @[CaheCore.scala 66:37:@502.6]
    node _GEN_120 = mux(eq(UInt<6>("h33"), off_idx), _statusVec_off_idx_0, statusVec_51) @[CaheCore.scala 66:37:@502.6]
    node _GEN_121 = mux(eq(UInt<6>("h34"), off_idx), _statusVec_off_idx_0, statusVec_52) @[CaheCore.scala 66:37:@502.6]
    node _GEN_122 = mux(eq(UInt<6>("h35"), off_idx), _statusVec_off_idx_0, statusVec_53) @[CaheCore.scala 66:37:@502.6]
    node _GEN_123 = mux(eq(UInt<6>("h36"), off_idx), _statusVec_off_idx_0, statusVec_54) @[CaheCore.scala 66:37:@502.6]
    node _GEN_124 = mux(eq(UInt<6>("h37"), off_idx), _statusVec_off_idx_0, statusVec_55) @[CaheCore.scala 66:37:@502.6]
    node _GEN_125 = mux(eq(UInt<6>("h38"), off_idx), _statusVec_off_idx_0, statusVec_56) @[CaheCore.scala 66:37:@502.6]
    node _GEN_126 = mux(eq(UInt<6>("h39"), off_idx), _statusVec_off_idx_0, statusVec_57) @[CaheCore.scala 66:37:@502.6]
    node _GEN_127 = mux(eq(UInt<6>("h3a"), off_idx), _statusVec_off_idx_0, statusVec_58) @[CaheCore.scala 66:37:@502.6]
    node _GEN_128 = mux(eq(UInt<6>("h3b"), off_idx), _statusVec_off_idx_0, statusVec_59) @[CaheCore.scala 66:37:@502.6]
    node _GEN_129 = mux(eq(UInt<6>("h3c"), off_idx), _statusVec_off_idx_0, statusVec_60) @[CaheCore.scala 66:37:@502.6]
    node _GEN_130 = mux(eq(UInt<6>("h3d"), off_idx), _statusVec_off_idx_0, statusVec_61) @[CaheCore.scala 66:37:@502.6]
    node _GEN_131 = mux(eq(UInt<6>("h3e"), off_idx), _statusVec_off_idx_0, statusVec_62) @[CaheCore.scala 66:37:@502.6]
    node _GEN_132 = mux(eq(UInt<6>("h3f"), off_idx), _statusVec_off_idx_0, statusVec_63) @[CaheCore.scala 66:37:@502.6]
    node _GEN_133 = mux(io_wen, _GEN_69, statusVec_0) @[CaheCore.scala 66:16:@501.4]
    node _GEN_134 = mux(io_wen, _GEN_70, statusVec_1) @[CaheCore.scala 66:16:@501.4]
    node _GEN_135 = mux(io_wen, _GEN_71, statusVec_2) @[CaheCore.scala 66:16:@501.4]
    node _GEN_136 = mux(io_wen, _GEN_72, statusVec_3) @[CaheCore.scala 66:16:@501.4]
    node _GEN_137 = mux(io_wen, _GEN_73, statusVec_4) @[CaheCore.scala 66:16:@501.4]
    node _GEN_138 = mux(io_wen, _GEN_74, statusVec_5) @[CaheCore.scala 66:16:@501.4]
    node _GEN_139 = mux(io_wen, _GEN_75, statusVec_6) @[CaheCore.scala 66:16:@501.4]
    node _GEN_140 = mux(io_wen, _GEN_76, statusVec_7) @[CaheCore.scala 66:16:@501.4]
    node _GEN_141 = mux(io_wen, _GEN_77, statusVec_8) @[CaheCore.scala 66:16:@501.4]
    node _GEN_142 = mux(io_wen, _GEN_78, statusVec_9) @[CaheCore.scala 66:16:@501.4]
    node _GEN_143 = mux(io_wen, _GEN_79, statusVec_10) @[CaheCore.scala 66:16:@501.4]
    node _GEN_144 = mux(io_wen, _GEN_80, statusVec_11) @[CaheCore.scala 66:16:@501.4]
    node _GEN_145 = mux(io_wen, _GEN_81, statusVec_12) @[CaheCore.scala 66:16:@501.4]
    node _GEN_146 = mux(io_wen, _GEN_82, statusVec_13) @[CaheCore.scala 66:16:@501.4]
    node _GEN_147 = mux(io_wen, _GEN_83, statusVec_14) @[CaheCore.scala 66:16:@501.4]
    node _GEN_148 = mux(io_wen, _GEN_84, statusVec_15) @[CaheCore.scala 66:16:@501.4]
    node _GEN_149 = mux(io_wen, _GEN_85, statusVec_16) @[CaheCore.scala 66:16:@501.4]
    node _GEN_150 = mux(io_wen, _GEN_86, statusVec_17) @[CaheCore.scala 66:16:@501.4]
    node _GEN_151 = mux(io_wen, _GEN_87, statusVec_18) @[CaheCore.scala 66:16:@501.4]
    node _GEN_152 = mux(io_wen, _GEN_88, statusVec_19) @[CaheCore.scala 66:16:@501.4]
    node _GEN_153 = mux(io_wen, _GEN_89, statusVec_20) @[CaheCore.scala 66:16:@501.4]
    node _GEN_154 = mux(io_wen, _GEN_90, statusVec_21) @[CaheCore.scala 66:16:@501.4]
    node _GEN_155 = mux(io_wen, _GEN_91, statusVec_22) @[CaheCore.scala 66:16:@501.4]
    node _GEN_156 = mux(io_wen, _GEN_92, statusVec_23) @[CaheCore.scala 66:16:@501.4]
    node _GEN_157 = mux(io_wen, _GEN_93, statusVec_24) @[CaheCore.scala 66:16:@501.4]
    node _GEN_158 = mux(io_wen, _GEN_94, statusVec_25) @[CaheCore.scala 66:16:@501.4]
    node _GEN_159 = mux(io_wen, _GEN_95, statusVec_26) @[CaheCore.scala 66:16:@501.4]
    node _GEN_160 = mux(io_wen, _GEN_96, statusVec_27) @[CaheCore.scala 66:16:@501.4]
    node _GEN_161 = mux(io_wen, _GEN_97, statusVec_28) @[CaheCore.scala 66:16:@501.4]
    node _GEN_162 = mux(io_wen, _GEN_98, statusVec_29) @[CaheCore.scala 66:16:@501.4]
    node _GEN_163 = mux(io_wen, _GEN_99, statusVec_30) @[CaheCore.scala 66:16:@501.4]
    node _GEN_164 = mux(io_wen, _GEN_100, statusVec_31) @[CaheCore.scala 66:16:@501.4]
    node _GEN_165 = mux(io_wen, _GEN_101, statusVec_32) @[CaheCore.scala 66:16:@501.4]
    node _GEN_166 = mux(io_wen, _GEN_102, statusVec_33) @[CaheCore.scala 66:16:@501.4]
    node _GEN_167 = mux(io_wen, _GEN_103, statusVec_34) @[CaheCore.scala 66:16:@501.4]
    node _GEN_168 = mux(io_wen, _GEN_104, statusVec_35) @[CaheCore.scala 66:16:@501.4]
    node _GEN_169 = mux(io_wen, _GEN_105, statusVec_36) @[CaheCore.scala 66:16:@501.4]
    node _GEN_170 = mux(io_wen, _GEN_106, statusVec_37) @[CaheCore.scala 66:16:@501.4]
    node _GEN_171 = mux(io_wen, _GEN_107, statusVec_38) @[CaheCore.scala 66:16:@501.4]
    node _GEN_172 = mux(io_wen, _GEN_108, statusVec_39) @[CaheCore.scala 66:16:@501.4]
    node _GEN_173 = mux(io_wen, _GEN_109, statusVec_40) @[CaheCore.scala 66:16:@501.4]
    node _GEN_174 = mux(io_wen, _GEN_110, statusVec_41) @[CaheCore.scala 66:16:@501.4]
    node _GEN_175 = mux(io_wen, _GEN_111, statusVec_42) @[CaheCore.scala 66:16:@501.4]
    node _GEN_176 = mux(io_wen, _GEN_112, statusVec_43) @[CaheCore.scala 66:16:@501.4]
    node _GEN_177 = mux(io_wen, _GEN_113, statusVec_44) @[CaheCore.scala 66:16:@501.4]
    node _GEN_178 = mux(io_wen, _GEN_114, statusVec_45) @[CaheCore.scala 66:16:@501.4]
    node _GEN_179 = mux(io_wen, _GEN_115, statusVec_46) @[CaheCore.scala 66:16:@501.4]
    node _GEN_180 = mux(io_wen, _GEN_116, statusVec_47) @[CaheCore.scala 66:16:@501.4]
    node _GEN_181 = mux(io_wen, _GEN_117, statusVec_48) @[CaheCore.scala 66:16:@501.4]
    node _GEN_182 = mux(io_wen, _GEN_118, statusVec_49) @[CaheCore.scala 66:16:@501.4]
    node _GEN_183 = mux(io_wen, _GEN_119, statusVec_50) @[CaheCore.scala 66:16:@501.4]
    node _GEN_184 = mux(io_wen, _GEN_120, statusVec_51) @[CaheCore.scala 66:16:@501.4]
    node _GEN_185 = mux(io_wen, _GEN_121, statusVec_52) @[CaheCore.scala 66:16:@501.4]
    node _GEN_186 = mux(io_wen, _GEN_122, statusVec_53) @[CaheCore.scala 66:16:@501.4]
    node _GEN_187 = mux(io_wen, _GEN_123, statusVec_54) @[CaheCore.scala 66:16:@501.4]
    node _GEN_188 = mux(io_wen, _GEN_124, statusVec_55) @[CaheCore.scala 66:16:@501.4]
    node _GEN_189 = mux(io_wen, _GEN_125, statusVec_56) @[CaheCore.scala 66:16:@501.4]
    node _GEN_190 = mux(io_wen, _GEN_126, statusVec_57) @[CaheCore.scala 66:16:@501.4]
    node _GEN_191 = mux(io_wen, _GEN_127, statusVec_58) @[CaheCore.scala 66:16:@501.4]
    node _GEN_192 = mux(io_wen, _GEN_128, statusVec_59) @[CaheCore.scala 66:16:@501.4]
    node _GEN_193 = mux(io_wen, _GEN_129, statusVec_60) @[CaheCore.scala 66:16:@501.4]
    node _GEN_194 = mux(io_wen, _GEN_130, statusVec_61) @[CaheCore.scala 66:16:@501.4]
    node _GEN_195 = mux(io_wen, _GEN_131, statusVec_62) @[CaheCore.scala 66:16:@501.4]
    node _GEN_196 = mux(io_wen, _GEN_132, statusVec_63) @[CaheCore.scala 66:16:@501.4]
    reg tag : UInt<20>, clock with :
      reset => (UInt<1>("h0"), tag) @[CaheCore.scala 68:23:@504.4]
    node _T_628 = or(line_idx, UInt<4>("h0")) @[:@506.4]
    node _T_629 = bits(_T_628, 3, 0) @[:@507.4]
    node rdata_0 = MyMem.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@340.4]
    node _GEN_197 = validif(eq(UInt<1>("h0"), _T_629), rdata_0) @[CaheCore.scala 69:13:@508.4]
    node rdata_1 = MyMem_1.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@344.4]
    node _GEN_198 = mux(eq(UInt<1>("h1"), _T_629), rdata_1, _GEN_197) @[CaheCore.scala 69:13:@508.4]
    node rdata_2 = MyMem_2.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@348.4]
    node _GEN_199 = mux(eq(UInt<2>("h2"), _T_629), rdata_2, _GEN_198) @[CaheCore.scala 69:13:@508.4]
    node rdata_3 = MyMem_3.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@352.4]
    node _GEN_200 = mux(eq(UInt<2>("h3"), _T_629), rdata_3, _GEN_199) @[CaheCore.scala 69:13:@508.4]
    node rdata_4 = MyMem_4.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@356.4]
    node _GEN_201 = mux(eq(UInt<3>("h4"), _T_629), rdata_4, _GEN_200) @[CaheCore.scala 69:13:@508.4]
    node rdata_5 = MyMem_5.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@360.4]
    node _GEN_202 = mux(eq(UInt<3>("h5"), _T_629), rdata_5, _GEN_201) @[CaheCore.scala 69:13:@508.4]
    node rdata_6 = MyMem_6.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@364.4]
    node _GEN_203 = mux(eq(UInt<3>("h6"), _T_629), rdata_6, _GEN_202) @[CaheCore.scala 69:13:@508.4]
    node rdata_7 = MyMem_7.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@368.4]
    node _GEN_204 = mux(eq(UInt<3>("h7"), _T_629), rdata_7, _GEN_203) @[CaheCore.scala 69:13:@508.4]
    node rdata_8 = MyMem_8.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@372.4]
    node _GEN_205 = mux(eq(UInt<4>("h8"), _T_629), rdata_8, _GEN_204) @[CaheCore.scala 69:13:@508.4]
    node rdata_9 = MyMem_9.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@376.4]
    node _GEN_206 = mux(eq(UInt<4>("h9"), _T_629), rdata_9, _GEN_205) @[CaheCore.scala 69:13:@508.4]
    node rdata_10 = MyMem_10.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@380.4]
    node _GEN_207 = mux(eq(UInt<4>("ha"), _T_629), rdata_10, _GEN_206) @[CaheCore.scala 69:13:@508.4]
    node rdata_11 = MyMem_11.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@384.4]
    node _GEN_208 = mux(eq(UInt<4>("hb"), _T_629), rdata_11, _GEN_207) @[CaheCore.scala 69:13:@508.4]
    node rdata_12 = MyMem_12.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@388.4]
    node _GEN_209 = mux(eq(UInt<4>("hc"), _T_629), rdata_12, _GEN_208) @[CaheCore.scala 69:13:@508.4]
    node rdata_13 = MyMem_13.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@392.4]
    node _GEN_210 = mux(eq(UInt<4>("hd"), _T_629), rdata_13, _GEN_209) @[CaheCore.scala 69:13:@508.4]
    node rdata_14 = MyMem_14.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@396.4]
    node _GEN_211 = mux(eq(UInt<4>("he"), _T_629), rdata_14, _GEN_210) @[CaheCore.scala 69:13:@508.4]
    node rdata_15 = MyMem_15.io_rdata @[CaheCore.scala 43:19:@336.4 CaheCore.scala 49:14:@400.4]
    node _GEN_212 = mux(eq(UInt<4>("hf"), _T_629), rdata_15, _GEN_211) @[CaheCore.scala 69:13:@508.4]
    node _T_630 = eq(tag_RAM.rtag.data, tag) @[CaheCore.scala 70:21:@509.4]
    node _T_631 = and(_T_630, rstatus) @[CaheCore.scala 70:29:@510.4]
    node _T_633 = eq(io_cyc, UInt<8>("he9")) @[CaheCore.scala 71:16:@512.4]
    reg _T_635 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), _T_635) @[CaheCore.scala 75:16:@514.6]
    node _T_636 = bits(reset, 0, 0) @[CaheCore.scala 72:11:@516.6]
    node _T_638 = eq(_T_636, UInt<1>("h0")) @[CaheCore.scala 72:11:@517.6]
    node _T_640 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@521.6]
    node _T_642 = eq(_T_640, UInt<1>("h0")) @[CaheCore.scala 79:13:@522.6]
    node _T_644 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@526.6]
    node _T_646 = eq(_T_644, UInt<1>("h0")) @[CaheCore.scala 79:13:@527.6]
    node _T_648 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@531.6]
    node _T_650 = eq(_T_648, UInt<1>("h0")) @[CaheCore.scala 79:13:@532.6]
    node _T_652 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@536.6]
    node _T_654 = eq(_T_652, UInt<1>("h0")) @[CaheCore.scala 79:13:@537.6]
    node _T_656 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@541.6]
    node _T_658 = eq(_T_656, UInt<1>("h0")) @[CaheCore.scala 79:13:@542.6]
    node _T_660 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@546.6]
    node _T_662 = eq(_T_660, UInt<1>("h0")) @[CaheCore.scala 79:13:@547.6]
    node _T_664 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@551.6]
    node _T_666 = eq(_T_664, UInt<1>("h0")) @[CaheCore.scala 79:13:@552.6]
    node _T_668 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@556.6]
    node _T_670 = eq(_T_668, UInt<1>("h0")) @[CaheCore.scala 79:13:@557.6]
    node _T_672 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@561.6]
    node _T_674 = eq(_T_672, UInt<1>("h0")) @[CaheCore.scala 79:13:@562.6]
    node _T_676 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@566.6]
    node _T_678 = eq(_T_676, UInt<1>("h0")) @[CaheCore.scala 79:13:@567.6]
    node _T_680 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@571.6]
    node _T_682 = eq(_T_680, UInt<1>("h0")) @[CaheCore.scala 79:13:@572.6]
    node _T_684 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@576.6]
    node _T_686 = eq(_T_684, UInt<1>("h0")) @[CaheCore.scala 79:13:@577.6]
    node _T_688 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@581.6]
    node _T_690 = eq(_T_688, UInt<1>("h0")) @[CaheCore.scala 79:13:@582.6]
    node _T_692 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@586.6]
    node _T_694 = eq(_T_692, UInt<1>("h0")) @[CaheCore.scala 79:13:@587.6]
    node _T_696 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@591.6]
    node _T_698 = eq(_T_696, UInt<1>("h0")) @[CaheCore.scala 79:13:@592.6]
    node _T_700 = bits(reset, 0, 0) @[CaheCore.scala 79:13:@596.6]
    node _T_702 = eq(_T_700, UInt<1>("h0")) @[CaheCore.scala 79:13:@597.6]
    node _T_703 = bits(reset, 0, 0) @[CaheCore.scala 81:11:@601.6]
    node _T_705 = eq(_T_703, UInt<1>("h0")) @[CaheCore.scala 81:11:@602.6]
    node _T_128_0 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@266.4]
    node _T_128_1 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@267.4]
    node _T_128_2 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@268.4]
    node _T_128_3 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@269.4]
    node _T_128_4 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@270.4]
    node _T_128_5 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@271.4]
    node _T_128_6 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@272.4]
    node _T_128_7 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@273.4]
    node _T_128_8 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@274.4]
    node _T_128_9 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@275.4]
    node _T_128_10 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@276.4]
    node _T_128_11 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@277.4]
    node _T_128_12 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@278.4]
    node _T_128_13 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@279.4]
    node _T_128_14 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@280.4]
    node _T_128_15 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@281.4]
    node _T_128_16 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@282.4]
    node _T_128_17 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@283.4]
    node _T_128_18 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@284.4]
    node _T_128_19 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@285.4]
    node _T_128_20 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@286.4]
    node _T_128_21 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@287.4]
    node _T_128_22 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@288.4]
    node _T_128_23 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@289.4]
    node _T_128_24 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@290.4]
    node _T_128_25 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@291.4]
    node _T_128_26 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@292.4]
    node _T_128_27 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@293.4]
    node _T_128_28 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@294.4]
    node _T_128_29 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@295.4]
    node _T_128_30 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@296.4]
    node _T_128_31 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@297.4]
    node _T_128_32 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@298.4]
    node _T_128_33 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@299.4]
    node _T_128_34 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@300.4]
    node _T_128_35 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@301.4]
    node _T_128_36 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@302.4]
    node _T_128_37 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@303.4]
    node _T_128_38 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@304.4]
    node _T_128_39 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@305.4]
    node _T_128_40 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@306.4]
    node _T_128_41 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@307.4]
    node _T_128_42 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@308.4]
    node _T_128_43 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@309.4]
    node _T_128_44 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@310.4]
    node _T_128_45 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@311.4]
    node _T_128_46 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@312.4]
    node _T_128_47 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@313.4]
    node _T_128_48 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@314.4]
    node _T_128_49 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@315.4]
    node _T_128_50 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@316.4]
    node _T_128_51 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@317.4]
    node _T_128_52 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@318.4]
    node _T_128_53 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@319.4]
    node _T_128_54 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@320.4]
    node _T_128_55 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@321.4]
    node _T_128_56 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@322.4]
    node _T_128_57 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@323.4]
    node _T_128_58 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@324.4]
    node _T_128_59 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@325.4]
    node _T_128_60 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@326.4]
    node _T_128_61 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@327.4]
    node _T_128_62 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@328.4]
    node _T_128_63 = UInt<1>("h0") @[CaheCore.scala 37:34:@265.4 CaheCore.scala 37:34:@329.4]
    node _statusVec_off_idx = _GEN_63 @[CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4 CaheCore.scala 53:24:@403.4]
    node _rdata_T_629 = _GEN_212 @[CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4 CaheCore.scala 69:13:@508.4]
    io_rdata <= _rdata_T_629 @[CaheCore.scala 69:13:@508.4]
    io_rvalid <= _T_631 @[CaheCore.scala 70:13:@511.4]
    MyMem.clock <= clock @[:@217.4]
    MyMem.reset <= reset @[:@218.4]
    MyMem.io_wen <= io_wen @[CaheCore.scala 47:24:@338.4]
    MyMem.io_addr <= off_idx @[CaheCore.scala 46:24:@337.4]
    MyMem.io_wdata <= io_wdata_0 @[CaheCore.scala 48:24:@339.4]
    MyMem_1.clock <= clock @[:@220.4]
    MyMem_1.reset <= reset @[:@221.4]
    MyMem_1.io_wen <= io_wen @[CaheCore.scala 47:24:@342.4]
    MyMem_1.io_addr <= off_idx @[CaheCore.scala 46:24:@341.4]
    MyMem_1.io_wdata <= io_wdata_1 @[CaheCore.scala 48:24:@343.4]
    MyMem_2.clock <= clock @[:@223.4]
    MyMem_2.reset <= reset @[:@224.4]
    MyMem_2.io_wen <= io_wen @[CaheCore.scala 47:24:@346.4]
    MyMem_2.io_addr <= off_idx @[CaheCore.scala 46:24:@345.4]
    MyMem_2.io_wdata <= io_wdata_2 @[CaheCore.scala 48:24:@347.4]
    MyMem_3.clock <= clock @[:@226.4]
    MyMem_3.reset <= reset @[:@227.4]
    MyMem_3.io_wen <= io_wen @[CaheCore.scala 47:24:@350.4]
    MyMem_3.io_addr <= off_idx @[CaheCore.scala 46:24:@349.4]
    MyMem_3.io_wdata <= io_wdata_3 @[CaheCore.scala 48:24:@351.4]
    MyMem_4.clock <= clock @[:@229.4]
    MyMem_4.reset <= reset @[:@230.4]
    MyMem_4.io_wen <= io_wen @[CaheCore.scala 47:24:@354.4]
    MyMem_4.io_addr <= off_idx @[CaheCore.scala 46:24:@353.4]
    MyMem_4.io_wdata <= io_wdata_4 @[CaheCore.scala 48:24:@355.4]
    MyMem_5.clock <= clock @[:@232.4]
    MyMem_5.reset <= reset @[:@233.4]
    MyMem_5.io_wen <= io_wen @[CaheCore.scala 47:24:@358.4]
    MyMem_5.io_addr <= off_idx @[CaheCore.scala 46:24:@357.4]
    MyMem_5.io_wdata <= io_wdata_5 @[CaheCore.scala 48:24:@359.4]
    MyMem_6.clock <= clock @[:@235.4]
    MyMem_6.reset <= reset @[:@236.4]
    MyMem_6.io_wen <= io_wen @[CaheCore.scala 47:24:@362.4]
    MyMem_6.io_addr <= off_idx @[CaheCore.scala 46:24:@361.4]
    MyMem_6.io_wdata <= io_wdata_6 @[CaheCore.scala 48:24:@363.4]
    MyMem_7.clock <= clock @[:@238.4]
    MyMem_7.reset <= reset @[:@239.4]
    MyMem_7.io_wen <= io_wen @[CaheCore.scala 47:24:@366.4]
    MyMem_7.io_addr <= off_idx @[CaheCore.scala 46:24:@365.4]
    MyMem_7.io_wdata <= io_wdata_7 @[CaheCore.scala 48:24:@367.4]
    MyMem_8.clock <= clock @[:@241.4]
    MyMem_8.reset <= reset @[:@242.4]
    MyMem_8.io_wen <= io_wen @[CaheCore.scala 47:24:@370.4]
    MyMem_8.io_addr <= off_idx @[CaheCore.scala 46:24:@369.4]
    MyMem_8.io_wdata <= io_wdata_8 @[CaheCore.scala 48:24:@371.4]
    MyMem_9.clock <= clock @[:@244.4]
    MyMem_9.reset <= reset @[:@245.4]
    MyMem_9.io_wen <= io_wen @[CaheCore.scala 47:24:@374.4]
    MyMem_9.io_addr <= off_idx @[CaheCore.scala 46:24:@373.4]
    MyMem_9.io_wdata <= io_wdata_9 @[CaheCore.scala 48:24:@375.4]
    MyMem_10.clock <= clock @[:@247.4]
    MyMem_10.reset <= reset @[:@248.4]
    MyMem_10.io_wen <= io_wen @[CaheCore.scala 47:24:@378.4]
    MyMem_10.io_addr <= off_idx @[CaheCore.scala 46:24:@377.4]
    MyMem_10.io_wdata <= io_wdata_10 @[CaheCore.scala 48:24:@379.4]
    MyMem_11.clock <= clock @[:@250.4]
    MyMem_11.reset <= reset @[:@251.4]
    MyMem_11.io_wen <= io_wen @[CaheCore.scala 47:24:@382.4]
    MyMem_11.io_addr <= off_idx @[CaheCore.scala 46:24:@381.4]
    MyMem_11.io_wdata <= io_wdata_11 @[CaheCore.scala 48:24:@383.4]
    MyMem_12.clock <= clock @[:@253.4]
    MyMem_12.reset <= reset @[:@254.4]
    MyMem_12.io_wen <= io_wen @[CaheCore.scala 47:24:@386.4]
    MyMem_12.io_addr <= off_idx @[CaheCore.scala 46:24:@385.4]
    MyMem_12.io_wdata <= io_wdata_12 @[CaheCore.scala 48:24:@387.4]
    MyMem_13.clock <= clock @[:@256.4]
    MyMem_13.reset <= reset @[:@257.4]
    MyMem_13.io_wen <= io_wen @[CaheCore.scala 47:24:@390.4]
    MyMem_13.io_addr <= off_idx @[CaheCore.scala 46:24:@389.4]
    MyMem_13.io_wdata <= io_wdata_13 @[CaheCore.scala 48:24:@391.4]
    MyMem_14.clock <= clock @[:@259.4]
    MyMem_14.reset <= reset @[:@260.4]
    MyMem_14.io_wen <= io_wen @[CaheCore.scala 47:24:@394.4]
    MyMem_14.io_addr <= off_idx @[CaheCore.scala 46:24:@393.4]
    MyMem_14.io_wdata <= io_wdata_14 @[CaheCore.scala 48:24:@395.4]
    MyMem_15.clock <= clock @[:@262.4]
    MyMem_15.reset <= reset @[:@263.4]
    MyMem_15.io_wen <= io_wen @[CaheCore.scala 47:24:@398.4]
    MyMem_15.io_addr <= off_idx @[CaheCore.scala 46:24:@397.4]
    MyMem_15.io_wdata <= io_wdata_15 @[CaheCore.scala 48:24:@399.4]
    tag_RAM.rtag.addr <= off_idx @[CaheCore.scala 52:21:@401.4]
    tag_RAM.rtag.en <= UInt<1>("h1") @[CaheCore.scala 36:30:@264.4 CaheCore.scala 41:25:@335.4]
    tag_RAM.rtag.clk <= clock @[CaheCore.scala 52:21:@401.4]
    tag_RAM._T_620.addr <= _GEN_64 @[CaheCore.scala 65:25:@497.6]
    tag_RAM._T_620.en <= _GEN_66 @[CaheCore.scala 36:30:@264.4 CaheCore.scala 65:25:@497.6]
    tag_RAM._T_620.clk <= _GEN_65 @[CaheCore.scala 65:25:@497.6]
    tag_RAM._T_620.data <= _GEN_68 @[CaheCore.scala 65:35:@499.6]
    tag_RAM._T_620.mask <= _GEN_67 @[CaheCore.scala 65:25:@497.6 CaheCore.scala 65:35:@499.6]
    statusVec_0 <= mux(reset, _T_128_0, _GEN_133) @[CaheCore.scala 66:37:@502.6]
    statusVec_1 <= mux(reset, _T_128_1, _GEN_134) @[CaheCore.scala 66:37:@502.6]
    statusVec_2 <= mux(reset, _T_128_2, _GEN_135) @[CaheCore.scala 66:37:@502.6]
    statusVec_3 <= mux(reset, _T_128_3, _GEN_136) @[CaheCore.scala 66:37:@502.6]
    statusVec_4 <= mux(reset, _T_128_4, _GEN_137) @[CaheCore.scala 66:37:@502.6]
    statusVec_5 <= mux(reset, _T_128_5, _GEN_138) @[CaheCore.scala 66:37:@502.6]
    statusVec_6 <= mux(reset, _T_128_6, _GEN_139) @[CaheCore.scala 66:37:@502.6]
    statusVec_7 <= mux(reset, _T_128_7, _GEN_140) @[CaheCore.scala 66:37:@502.6]
    statusVec_8 <= mux(reset, _T_128_8, _GEN_141) @[CaheCore.scala 66:37:@502.6]
    statusVec_9 <= mux(reset, _T_128_9, _GEN_142) @[CaheCore.scala 66:37:@502.6]
    statusVec_10 <= mux(reset, _T_128_10, _GEN_143) @[CaheCore.scala 66:37:@502.6]
    statusVec_11 <= mux(reset, _T_128_11, _GEN_144) @[CaheCore.scala 66:37:@502.6]
    statusVec_12 <= mux(reset, _T_128_12, _GEN_145) @[CaheCore.scala 66:37:@502.6]
    statusVec_13 <= mux(reset, _T_128_13, _GEN_146) @[CaheCore.scala 66:37:@502.6]
    statusVec_14 <= mux(reset, _T_128_14, _GEN_147) @[CaheCore.scala 66:37:@502.6]
    statusVec_15 <= mux(reset, _T_128_15, _GEN_148) @[CaheCore.scala 66:37:@502.6]
    statusVec_16 <= mux(reset, _T_128_16, _GEN_149) @[CaheCore.scala 66:37:@502.6]
    statusVec_17 <= mux(reset, _T_128_17, _GEN_150) @[CaheCore.scala 66:37:@502.6]
    statusVec_18 <= mux(reset, _T_128_18, _GEN_151) @[CaheCore.scala 66:37:@502.6]
    statusVec_19 <= mux(reset, _T_128_19, _GEN_152) @[CaheCore.scala 66:37:@502.6]
    statusVec_20 <= mux(reset, _T_128_20, _GEN_153) @[CaheCore.scala 66:37:@502.6]
    statusVec_21 <= mux(reset, _T_128_21, _GEN_154) @[CaheCore.scala 66:37:@502.6]
    statusVec_22 <= mux(reset, _T_128_22, _GEN_155) @[CaheCore.scala 66:37:@502.6]
    statusVec_23 <= mux(reset, _T_128_23, _GEN_156) @[CaheCore.scala 66:37:@502.6]
    statusVec_24 <= mux(reset, _T_128_24, _GEN_157) @[CaheCore.scala 66:37:@502.6]
    statusVec_25 <= mux(reset, _T_128_25, _GEN_158) @[CaheCore.scala 66:37:@502.6]
    statusVec_26 <= mux(reset, _T_128_26, _GEN_159) @[CaheCore.scala 66:37:@502.6]
    statusVec_27 <= mux(reset, _T_128_27, _GEN_160) @[CaheCore.scala 66:37:@502.6]
    statusVec_28 <= mux(reset, _T_128_28, _GEN_161) @[CaheCore.scala 66:37:@502.6]
    statusVec_29 <= mux(reset, _T_128_29, _GEN_162) @[CaheCore.scala 66:37:@502.6]
    statusVec_30 <= mux(reset, _T_128_30, _GEN_163) @[CaheCore.scala 66:37:@502.6]
    statusVec_31 <= mux(reset, _T_128_31, _GEN_164) @[CaheCore.scala 66:37:@502.6]
    statusVec_32 <= mux(reset, _T_128_32, _GEN_165) @[CaheCore.scala 66:37:@502.6]
    statusVec_33 <= mux(reset, _T_128_33, _GEN_166) @[CaheCore.scala 66:37:@502.6]
    statusVec_34 <= mux(reset, _T_128_34, _GEN_167) @[CaheCore.scala 66:37:@502.6]
    statusVec_35 <= mux(reset, _T_128_35, _GEN_168) @[CaheCore.scala 66:37:@502.6]
    statusVec_36 <= mux(reset, _T_128_36, _GEN_169) @[CaheCore.scala 66:37:@502.6]
    statusVec_37 <= mux(reset, _T_128_37, _GEN_170) @[CaheCore.scala 66:37:@502.6]
    statusVec_38 <= mux(reset, _T_128_38, _GEN_171) @[CaheCore.scala 66:37:@502.6]
    statusVec_39 <= mux(reset, _T_128_39, _GEN_172) @[CaheCore.scala 66:37:@502.6]
    statusVec_40 <= mux(reset, _T_128_40, _GEN_173) @[CaheCore.scala 66:37:@502.6]
    statusVec_41 <= mux(reset, _T_128_41, _GEN_174) @[CaheCore.scala 66:37:@502.6]
    statusVec_42 <= mux(reset, _T_128_42, _GEN_175) @[CaheCore.scala 66:37:@502.6]
    statusVec_43 <= mux(reset, _T_128_43, _GEN_176) @[CaheCore.scala 66:37:@502.6]
    statusVec_44 <= mux(reset, _T_128_44, _GEN_177) @[CaheCore.scala 66:37:@502.6]
    statusVec_45 <= mux(reset, _T_128_45, _GEN_178) @[CaheCore.scala 66:37:@502.6]
    statusVec_46 <= mux(reset, _T_128_46, _GEN_179) @[CaheCore.scala 66:37:@502.6]
    statusVec_47 <= mux(reset, _T_128_47, _GEN_180) @[CaheCore.scala 66:37:@502.6]
    statusVec_48 <= mux(reset, _T_128_48, _GEN_181) @[CaheCore.scala 66:37:@502.6]
    statusVec_49 <= mux(reset, _T_128_49, _GEN_182) @[CaheCore.scala 66:37:@502.6]
    statusVec_50 <= mux(reset, _T_128_50, _GEN_183) @[CaheCore.scala 66:37:@502.6]
    statusVec_51 <= mux(reset, _T_128_51, _GEN_184) @[CaheCore.scala 66:37:@502.6]
    statusVec_52 <= mux(reset, _T_128_52, _GEN_185) @[CaheCore.scala 66:37:@502.6]
    statusVec_53 <= mux(reset, _T_128_53, _GEN_186) @[CaheCore.scala 66:37:@502.6]
    statusVec_54 <= mux(reset, _T_128_54, _GEN_187) @[CaheCore.scala 66:37:@502.6]
    statusVec_55 <= mux(reset, _T_128_55, _GEN_188) @[CaheCore.scala 66:37:@502.6]
    statusVec_56 <= mux(reset, _T_128_56, _GEN_189) @[CaheCore.scala 66:37:@502.6]
    statusVec_57 <= mux(reset, _T_128_57, _GEN_190) @[CaheCore.scala 66:37:@502.6]
    statusVec_58 <= mux(reset, _T_128_58, _GEN_191) @[CaheCore.scala 66:37:@502.6]
    statusVec_59 <= mux(reset, _T_128_59, _GEN_192) @[CaheCore.scala 66:37:@502.6]
    statusVec_60 <= mux(reset, _T_128_60, _GEN_193) @[CaheCore.scala 66:37:@502.6]
    statusVec_61 <= mux(reset, _T_128_61, _GEN_194) @[CaheCore.scala 66:37:@502.6]
    statusVec_62 <= mux(reset, _T_128_62, _GEN_195) @[CaheCore.scala 66:37:@502.6]
    statusVec_63 <= mux(reset, _T_128_63, _GEN_196) @[CaheCore.scala 66:37:@502.6]
    line_idx <= _T_523 @[CaheCore.scala 38:26:@333.4]
    rstatus <= _statusVec_off_idx @[CaheCore.scala 53:24:@403.4]
    tag <= tag_ctx @[CaheCore.scala 68:23:@505.4]
    _T_635 <= off_idx @[CaheCore.scala 75:16:@515.6]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_552), UInt<1>("h1")), "tag = %x off_idx = %x\n", tag_ctx, off_idx) @[CaheCore.scala 55:11:@408.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_556), UInt<1>("h1")), "%x: %x | ", UInt<1>("h0"), io_wdata_0) @[CaheCore.scala 60:13:@413.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_560), UInt<1>("h1")), "%x: %x | ", UInt<1>("h1"), io_wdata_1) @[CaheCore.scala 60:13:@418.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_564), UInt<1>("h1")), "%x: %x | ", UInt<2>("h2"), io_wdata_2) @[CaheCore.scala 60:13:@423.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_568), UInt<1>("h1")), "%x: %x | ", UInt<2>("h3"), io_wdata_3) @[CaheCore.scala 60:13:@428.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_572), UInt<1>("h1")), "%x: %x | ", UInt<3>("h4"), io_wdata_4) @[CaheCore.scala 60:13:@433.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_576), UInt<1>("h1")), "%x: %x | ", UInt<3>("h5"), io_wdata_5) @[CaheCore.scala 60:13:@438.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_580), UInt<1>("h1")), "%x: %x | ", UInt<3>("h6"), io_wdata_6) @[CaheCore.scala 60:13:@443.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_584), UInt<1>("h1")), "%x: %x | ", UInt<3>("h7"), io_wdata_7) @[CaheCore.scala 60:13:@448.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_588), UInt<1>("h1")), "%x: %x | ", UInt<4>("h8"), io_wdata_8) @[CaheCore.scala 60:13:@453.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_592), UInt<1>("h1")), "%x: %x | ", UInt<4>("h9"), io_wdata_9) @[CaheCore.scala 60:13:@458.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_596), UInt<1>("h1")), "%x: %x | ", UInt<4>("ha"), io_wdata_10) @[CaheCore.scala 60:13:@463.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_600), UInt<1>("h1")), "%x: %x | ", UInt<4>("hb"), io_wdata_11) @[CaheCore.scala 60:13:@468.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_604), UInt<1>("h1")), "%x: %x | ", UInt<4>("hc"), io_wdata_12) @[CaheCore.scala 60:13:@473.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_608), UInt<1>("h1")), "%x: %x | ", UInt<4>("hd"), io_wdata_13) @[CaheCore.scala 60:13:@478.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_612), UInt<1>("h1")), "%x: %x | ", UInt<4>("he"), io_wdata_14) @[CaheCore.scala 60:13:@483.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_616), UInt<1>("h1")), "%x: %x | ", UInt<4>("hf"), io_wdata_15) @[CaheCore.scala 60:13:@488.8]
    printf(clock, and(and(and(UInt<1>("h1"), io_wen), _T_619), UInt<1>("h1")), "\n") @[CaheCore.scala 62:11:@493.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_638), UInt<1>("h1")), "tag = %x rtag = %x off_idx = %x\n", tag, tag_RAM.rtag.data, _T_635) @[CaheCore.scala 72:11:@519.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_642), UInt<1>("h1")), "%x: %x | ", UInt<1>("h0"), rdata_0) @[CaheCore.scala 79:13:@524.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_646), UInt<1>("h1")), "%x: %x | ", UInt<1>("h1"), rdata_1) @[CaheCore.scala 79:13:@529.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_650), UInt<1>("h1")), "%x: %x | ", UInt<2>("h2"), rdata_2) @[CaheCore.scala 79:13:@534.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_654), UInt<1>("h1")), "%x: %x | ", UInt<2>("h3"), rdata_3) @[CaheCore.scala 79:13:@539.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_658), UInt<1>("h1")), "%x: %x | ", UInt<3>("h4"), rdata_4) @[CaheCore.scala 79:13:@544.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_662), UInt<1>("h1")), "%x: %x | ", UInt<3>("h5"), rdata_5) @[CaheCore.scala 79:13:@549.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_666), UInt<1>("h1")), "%x: %x | ", UInt<3>("h6"), rdata_6) @[CaheCore.scala 79:13:@554.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_670), UInt<1>("h1")), "%x: %x | ", UInt<3>("h7"), rdata_7) @[CaheCore.scala 79:13:@559.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_674), UInt<1>("h1")), "%x: %x | ", UInt<4>("h8"), rdata_8) @[CaheCore.scala 79:13:@564.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_678), UInt<1>("h1")), "%x: %x | ", UInt<4>("h9"), rdata_9) @[CaheCore.scala 79:13:@569.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_682), UInt<1>("h1")), "%x: %x | ", UInt<4>("ha"), rdata_10) @[CaheCore.scala 79:13:@574.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_686), UInt<1>("h1")), "%x: %x | ", UInt<4>("hb"), rdata_11) @[CaheCore.scala 79:13:@579.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_690), UInt<1>("h1")), "%x: %x | ", UInt<4>("hc"), rdata_12) @[CaheCore.scala 79:13:@584.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_694), UInt<1>("h1")), "%x: %x | ", UInt<4>("hd"), rdata_13) @[CaheCore.scala 79:13:@589.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_698), UInt<1>("h1")), "%x: %x | ", UInt<4>("he"), rdata_14) @[CaheCore.scala 79:13:@594.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_702), UInt<1>("h1")), "%x: %x | ", UInt<4>("hf"), rdata_15) @[CaheCore.scala 79:13:@599.8]
    printf(clock, and(and(and(UInt<1>("h1"), _T_633), _T_705), UInt<1>("h1")), "\n") @[CaheCore.scala 81:11:@604.8]
