// Seed: 2661464507
module module_0 (
    output tri id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    output wor id_9,
    output wand id_10,
    output supply1 id_11
    , id_16,
    output tri1 id_12,
    output uwire id_13,
    input wand id_14
);
  logic [7:0] id_17;
  assign id_17[-1] = 1;
  assign {id_6, 1, 1 == id_14, -1, -1'b0, 1} = -1'b0;
  wire id_18;
  wire id_19;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    input wor _id_0,
    output supply1 id_1,
    input uwire id_2
);
  tri1 [id_0 : id_0] id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign id_4 = -1'h0;
endmodule
