INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:02:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 buffer20/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer41/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 2.406ns (27.802%)  route 6.248ns (72.198%))
  Logic Levels:           26  (CARRY4=9 LUT3=2 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1074, unset)         0.508     0.508    buffer20/clk
                         FDRE                                         r  buffer20/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer20/dataReg_reg[0]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer20/control/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 r  buffer20/control/out0_valid_INST_0_i_5/O
                         net (fo=1, unplaced)         0.000     1.287    cmpi2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.571 f  cmpi2/out0_valid_INST_0_i_2/CO[3]
                         net (fo=57, unplaced)        0.674     2.245    buffer20/control/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.288 f  buffer20/control/dataReg[0]_i_2__1/O
                         net (fo=4, unplaced)         0.246     2.534    control_merge2/tehb/control/dataReg_reg[0]_0
                         LUT4 (Prop_lut4_I2_O)        0.050     2.584 f  control_merge2/tehb/control/i__i_6/O
                         net (fo=20, unplaced)        0.282     2.866    control_merge2/tehb/control/dataReg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.909 f  control_merge2/tehb/control/i__i_2/O
                         net (fo=129, unplaced)       0.350     3.259    control_merge2/tehb/control/transmitValue_reg_6
                         LUT5 (Prop_lut5_I2_O)        0.043     3.302 r  control_merge2/tehb/control/outs[3]_i_1__3/O
                         net (fo=7, unplaced)         0.494     3.796    addi5/lhs[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.041 r  addi5/a_storeAddr[5]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     4.048    addi5/a_storeAddr[5]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.098 r  addi5/a_storeAddr[8]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.098    addi5/a_storeAddr[8]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.148 r  addi5/Memory_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.148    addi5/Memory_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.198 r  addi5/Memory_reg[0][17]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.198    addi5/Memory_reg[0][17]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.248 r  addi5/Memory_reg[0][21]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.248    addi5/Memory_reg[0][21]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.298 r  addi5/Memory_reg[0][25]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.298    addi5/Memory_reg[0][25]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.452 r  addi5/Memory_reg[0][29]_i_1/O[3]
                         net (fo=4, unplaced)         0.480     4.932    init6/control/dataReg_reg[31][27]
                         LUT6 (Prop_lut6_I2_O)        0.120     5.052 r  init6/control/dataReg[29]_i_1/O
                         net (fo=2, unplaced)         0.255     5.307    buffer12/control/outs_reg[31][29]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.350 r  buffer12/control/outs[29]_i_1__0/O
                         net (fo=2, unplaced)         0.255     5.605    buffer12/control/D[29]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.648 r  buffer12/control/Memory[0][0]_i_44/O
                         net (fo=1, unplaced)         0.244     5.892    cmpi3/Memory[0][0]_i_5_0
                         LUT6 (Prop_lut6_I5_O)        0.043     5.935 r  cmpi3/Memory[0][0]_i_17/O
                         net (fo=1, unplaced)         0.244     6.179    cmpi3/Memory[0][0]_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.222 r  cmpi3/Memory[0][0]_i_5/O
                         net (fo=1, unplaced)         0.000     6.222    cmpi3/Memory[0][0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     6.499 f  cmpi3/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, unplaced)         0.276     6.775    buffer71/fifo/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.122     6.897 r  buffer71/fifo/a_loadEn_INST_0_i_7/O
                         net (fo=2, unplaced)         0.255     7.152    buffer71/fifo/Memory_reg[0][0]_0
                         LUT3 (Prop_lut3_I0_O)        0.043     7.195 f  buffer71/fifo/a_loadEn_INST_0_i_3/O
                         net (fo=6, unplaced)         0.276     7.471    control_merge2/tehb/control/transmitValue_reg_33
                         LUT4 (Prop_lut4_I2_O)        0.043     7.514 r  control_merge2/tehb/control/i__i_10/O
                         net (fo=2, unplaced)         0.255     7.769    init12/control/transmitValue_reg_17
                         LUT4 (Prop_lut4_I3_O)        0.043     7.812 f  init12/control/i__i_3/O
                         net (fo=5, unplaced)         0.272     8.084    fork22/control/generateBlocks[1].regblock/addi3_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     8.127 r  fork22/control/generateBlocks[1].regblock/transmitValue_i_3__23/O
                         net (fo=6, unplaced)         0.276     8.403    fork22/control/generateBlocks[3].regblock/dataReg_reg[5]_3
                         LUT5 (Prop_lut5_I4_O)        0.043     8.446 r  fork22/control/generateBlocks[3].regblock/fullReg_i_4__5/O
                         net (fo=3, unplaced)         0.395     8.841    fork22/control/generateBlocks[3].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     8.884 r  fork22/control/generateBlocks[3].regblock/dataReg[5]_i_1__6/O
                         net (fo=6, unplaced)         0.278     9.162    buffer41/E[0]
                         FDRE                                         r  buffer41/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1074, unset)         0.483    10.183    buffer41/clk
                         FDRE                                         r  buffer41/dataReg_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    buffer41/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.793    




