{
  "module_name": "cpt_common.h",
  "hash_id": "e5ef6835a29f7a5db5fa823fd6b24ec89b3ea266573da1360c45c9b699096709",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/cavium/cpt/cpt_common.h",
  "human_readable_source": " \n \n\n#ifndef __CPT_COMMON_H\n#define __CPT_COMMON_H\n\n#include <asm/byteorder.h>\n#include <linux/delay.h>\n#include <linux/pci.h>\n\n#include \"cpt_hw_types.h\"\n\n \n#define CPT_81XX_PCI_PF_DEVICE_ID 0xa040\n#define CPT_81XX_PCI_VF_DEVICE_ID 0xa041\n\n \n#define CPT_FLAG_SRIOV_ENABLED BIT(1)\n#define CPT_FLAG_VF_DRIVER BIT(2)\n#define CPT_FLAG_DEVICE_READY BIT(3)\n\n#define cpt_sriov_enabled(cpt) ((cpt)->flags & CPT_FLAG_SRIOV_ENABLED)\n#define cpt_vf_driver(cpt) ((cpt)->flags & CPT_FLAG_VF_DRIVER)\n#define cpt_device_ready(cpt) ((cpt)->flags & CPT_FLAG_DEVICE_READY)\n\n#define CPT_MBOX_MSG_TYPE_ACK 1\n#define CPT_MBOX_MSG_TYPE_NACK 2\n#define CPT_MBOX_MSG_TIMEOUT 2000\n#define VF_STATE_DOWN 0\n#define VF_STATE_UP 1\n\n \n\n \n#define CPTX_PF_CONSTANTS(a) (0x0ll + ((u64)(a) << 36))\n#define CPTX_PF_RESET(a) (0x100ll + ((u64)(a) << 36))\n#define CPTX_PF_DIAG(a) (0x120ll + ((u64)(a) << 36))\n#define CPTX_PF_BIST_STATUS(a) (0x160ll + ((u64)(a) << 36))\n#define CPTX_PF_ECC0_CTL(a) (0x200ll + ((u64)(a) << 36))\n#define CPTX_PF_ECC0_FLIP(a) (0x210ll + ((u64)(a) << 36))\n#define CPTX_PF_ECC0_INT(a) (0x220ll + ((u64)(a) << 36))\n#define CPTX_PF_ECC0_INT_W1S(a) (0x230ll + ((u64)(a) << 36))\n#define CPTX_PF_ECC0_ENA_W1S(a)\t(0x240ll + ((u64)(a) << 36))\n#define CPTX_PF_ECC0_ENA_W1C(a)\t(0x250ll + ((u64)(a) << 36))\n#define CPTX_PF_MBOX_INTX(a, b)\t\\\n\t(0x400ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_MBOX_INT_W1SX(a, b) \\\n\t(0x420ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_MBOX_ENA_W1CX(a, b) \\\n\t(0x440ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_MBOX_ENA_W1SX(a, b) \\\n\t(0x460ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_EXEC_INT(a) (0x500ll + 0x1000000000ll * ((a) & 0x1))\n#define CPTX_PF_EXEC_INT_W1S(a)\t(0x520ll + ((u64)(a) << 36))\n#define CPTX_PF_EXEC_ENA_W1C(a)\t(0x540ll + ((u64)(a) << 36))\n#define CPTX_PF_EXEC_ENA_W1S(a)\t(0x560ll + ((u64)(a) << 36))\n#define CPTX_PF_GX_EN(a, b) \\\n\t(0x600ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_EXEC_INFO(a) (0x700ll + ((u64)(a) << 36))\n#define CPTX_PF_EXEC_BUSY(a) (0x800ll + ((u64)(a) << 36))\n#define CPTX_PF_EXEC_INFO0(a) (0x900ll + ((u64)(a) << 36))\n#define CPTX_PF_EXEC_INFO1(a) (0x910ll + ((u64)(a) << 36))\n#define CPTX_PF_INST_REQ_PC(a) (0x10000ll + ((u64)(a) << 36))\n#define CPTX_PF_INST_LATENCY_PC(a) \\\n\t(0x10020ll + ((u64)(a) << 36))\n#define CPTX_PF_RD_REQ_PC(a) (0x10040ll + ((u64)(a) << 36))\n#define CPTX_PF_RD_LATENCY_PC(a) (0x10060ll + ((u64)(a) << 36))\n#define CPTX_PF_RD_UC_PC(a) (0x10080ll + ((u64)(a) << 36))\n#define CPTX_PF_ACTIVE_CYCLES_PC(a) (0x10100ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_CTL(a) (0x4000000ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_STATUS(a) (0x4000008ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_CLK(a) (0x4000010ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_DBG_CTL(a) (0x4000018ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_DBG_DATA(a)\t(0x4000020ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_BIST_STATUS(a) (0x4000028ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_REQ_TIMER(a) (0x4000030ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_MEM_CTL(a) (0x4000038ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_PERF_CTL(a)\t(0x4001000ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_DBG_CNTX(a, b) \\\n\t(0x4001100ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_EXE_PERF_EVENT_CNT(a) (0x4001180ll + ((u64)(a) << 36))\n#define CPTX_PF_EXE_EPCI_INBX_CNT(a, b) \\\n\t(0x4001200ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_EXE_EPCI_OUTBX_CNT(a, b) \\\n\t(0x4001240ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_ENGX_UCODE_BASE(a, b) \\\n\t(0x4002000ll + ((u64)(a) << 36) + ((b) << 3))\n#define CPTX_PF_QX_CTL(a, b) \\\n\t(0x8000000ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_PF_QX_GMCTL(a, b) \\\n\t(0x8000020ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_PF_QX_CTL2(a, b) \\\n\t(0x8000100ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_PF_VFX_MBOXX(a, b, c) \\\n\t(0x8001000ll + ((u64)(a) << 36) + ((b) << 20) + ((c) << 8))\n\n \n#define CPTX_VQX_CTL(a, b) (0x100ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_SADDR(a, b) (0x200ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE_WAIT(a, b) (0x400ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_INPROG(a, b) (0x410ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE(a, b) (0x420ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE_ACK(a, b) (0x440ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE_INT_W1S(a, b) (0x460ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE_INT_W1C(a, b) (0x468ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE_ENA_W1S(a, b) (0x470ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DONE_ENA_W1C(a, b) (0x478ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_MISC_INT(a, b)\t(0x500ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_MISC_INT_W1S(a, b) (0x508ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_MISC_ENA_W1S(a, b) (0x510ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_MISC_ENA_W1C(a, b) (0x518ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VQX_DOORBELL(a, b) (0x600ll + ((u64)(a) << 36) + ((b) << 20))\n#define CPTX_VFX_PF_MBOXX(a, b, c) \\\n\t(0x1000ll + ((u64)(a) << 36) + ((b) << 20) + ((c) << 3))\n\nenum vftype {\n\tAE_TYPES = 1,\n\tSE_TYPES = 2,\n\tBAD_CPT_TYPES,\n};\n\n \nenum cpt_mbox_opcode {\n\tCPT_MSG_VF_UP = 1,\n\tCPT_MSG_VF_DOWN,\n\tCPT_MSG_READY,\n\tCPT_MSG_QLEN,\n\tCPT_MSG_QBIND_GRP,\n\tCPT_MSG_VQ_PRIORITY,\n};\n\n \nstruct cpt_mbox {\n\tu64 msg;  \n\tu64 data; \n};\n\n \nstatic inline void cpt_write_csr64(u8 __iomem *hw_addr, u64 offset,\n\t\t\t\t   u64 val)\n{\n\twriteq(val, hw_addr + offset);\n}\n\nstatic inline u64 cpt_read_csr64(u8 __iomem *hw_addr, u64 offset)\n{\n\treturn readq(hw_addr + offset);\n}\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}