<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='324' type='llvm::BitVector'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='442' u='a' c='_ZNK4llvm20CodeGenRegisterClass11getTopoSigsEv'/>
<offset>1664</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='322'>// Bit vector of TopoSigs for the registers in this class. This will be
    // very sparse on regular architectures.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='742' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='768' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='818' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='823' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
