
28_sept.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005388  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08005444  08005444  00015444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005600  08005600  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005600  08005600  00015600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005608  08005608  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005608  08005608  00015608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800560c  0800560c  0001560c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005610  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  20000070  08005680  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08005680  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011abe  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002100  00000000  00000000  00031b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  00033c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00034a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001924f  00000000  00000000  00035800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108d7  00000000  00000000  0004ea4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8919  00000000  00000000  0005f326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00107c3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003760  00000000  00000000  00107c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800542c 	.word	0x0800542c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	0800542c 	.word	0x0800542c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	1c08      	adds	r0, r1, #0
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	1c08      	adds	r0, r1, #0
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b0a9      	sub	sp, #164	; 0xa4
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int raw=0;
 8000646:	2300      	movs	r3, #0
 8000648:	229c      	movs	r2, #156	; 0x9c
 800064a:	18ba      	adds	r2, r7, r2
 800064c:	6013      	str	r3, [r2, #0]
	char msg[5];
	//char n = '3';
	uint8_t data[] = "\r\n//--------------menu-------------//\r\n1. LED on PWM\r\n2. ADC channel 1\r\n3. ADC channel 2\r\nEnter anything between 1 2 3: ";
 800064e:	2418      	movs	r4, #24
 8000650:	193a      	adds	r2, r7, r4
 8000652:	4b79      	ldr	r3, [pc, #484]	; (8000838 <main+0x1f8>)
 8000654:	0010      	movs	r0, r2
 8000656:	0019      	movs	r1, r3
 8000658:	2379      	movs	r3, #121	; 0x79
 800065a:	001a      	movs	r2, r3
 800065c:	f004 fab8 	bl	8004bd0 <memcpy>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000660:	f000 fc82 	bl	8000f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000664:	f000 f8fe 	bl	8000864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000668:	f000 fa7e 	bl	8000b68 <MX_GPIO_Init>
  MX_ADC1_Init();
 800066c:	f000 f95e 	bl	800092c <MX_ADC1_Init>
  MX_TIM14_Init();
 8000670:	f000 f9da 	bl	8000a28 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8000674:	f000 fa2a 	bl	8000acc <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    HAL_UART_Transmit (&huart1, data, sizeof (data), HAL_MAX_DELAY);
 8000678:	2301      	movs	r3, #1
 800067a:	425b      	negs	r3, r3
 800067c:	1939      	adds	r1, r7, r4
 800067e:	486f      	ldr	r0, [pc, #444]	; (800083c <main+0x1fc>)
 8000680:	2279      	movs	r2, #121	; 0x79
 8000682:	f003 fb21 	bl	8003cc8 <HAL_UART_Transmit>

    HAL_UART_Receive(&huart1, data1, 10, 5000);
 8000686:	4b6e      	ldr	r3, [pc, #440]	; (8000840 <main+0x200>)
 8000688:	240c      	movs	r4, #12
 800068a:	1939      	adds	r1, r7, r4
 800068c:	486b      	ldr	r0, [pc, #428]	; (800083c <main+0x1fc>)
 800068e:	220a      	movs	r2, #10
 8000690:	f003 fbc6 	bl	8003e20 <HAL_UART_Receive>

    HAL_UART_Transmit (&huart1, data1, sizeof(data1), HAL_MAX_DELAY);
 8000694:	2301      	movs	r3, #1
 8000696:	425b      	negs	r3, r3
 8000698:	1939      	adds	r1, r7, r4
 800069a:	4868      	ldr	r0, [pc, #416]	; (800083c <main+0x1fc>)
 800069c:	220a      	movs	r2, #10
 800069e:	f003 fb13 	bl	8003cc8 <HAL_UART_Transmit>

    char n = data1[0];
 80006a2:	219b      	movs	r1, #155	; 0x9b
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	193a      	adds	r2, r7, r4
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit (&huart1, n, sizeof(n), HAL_MAX_DELAY);
 80006ac:	000c      	movs	r4, r1
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	0019      	movs	r1, r3
 80006b4:	2301      	movs	r3, #1
 80006b6:	425b      	negs	r3, r3
 80006b8:	4860      	ldr	r0, [pc, #384]	; (800083c <main+0x1fc>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	f003 fb04 	bl	8003cc8 <HAL_UART_Transmit>
 // while (1)
  {
	  switch(n){
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b33      	cmp	r3, #51	; 0x33
 80006c6:	d053      	beq.n	8000770 <main+0x130>
 80006c8:	dd00      	ble.n	80006cc <main+0x8c>
 80006ca:	e0a8      	b.n	800081e <main+0x1de>
 80006cc:	2b31      	cmp	r3, #49	; 0x31
 80006ce:	d002      	beq.n	80006d6 <main+0x96>
 80006d0:	2b32      	cmp	r3, #50	; 0x32
 80006d2:	d014      	beq.n	80006fe <main+0xbe>
 80006d4:	e0a3      	b.n	800081e <main+0x1de>

		  case '1':
		  {
			  HAL_UART_Transmit(&huart1, "CASE 1:\r\n", sizeof("CASE 1:\r\n"), HAL_MAX_DELAY);
 80006d6:	2301      	movs	r3, #1
 80006d8:	425b      	negs	r3, r3
 80006da:	495a      	ldr	r1, [pc, #360]	; (8000844 <main+0x204>)
 80006dc:	4857      	ldr	r0, [pc, #348]	; (800083c <main+0x1fc>)
 80006de:	220a      	movs	r2, #10
 80006e0:	f003 faf2 	bl	8003cc8 <HAL_UART_Transmit>
			  HAL_TIM_PWM_Start(&htim14,TIM_CHANNEL_1 );
 80006e4:	4b58      	ldr	r3, [pc, #352]	; (8000848 <main+0x208>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	0018      	movs	r0, r3
 80006ea:	f002 fcb9 	bl	8003060 <HAL_TIM_PWM_Start>
			  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 80006ee:	23a0      	movs	r3, #160	; 0xa0
 80006f0:	05db      	lsls	r3, r3, #23
 80006f2:	2201      	movs	r2, #1
 80006f4:	2120      	movs	r1, #32
 80006f6:	0018      	movs	r0, r3
 80006f8:	f001 fd14 	bl	8002124 <HAL_GPIO_WritePin>
			  break;
 80006fc:	e097      	b.n	800082e <main+0x1ee>
		  case '2':
		  {
			  while(1)
			  {
				  //HAL_UART_Transmit(&huart2, "CASE 2:\r\n", sizeof("CASE 2:\r\n"), HAL_MAX_DELAY);
				  HAL_ADC_Start(&hadc1);
 80006fe:	4b53      	ldr	r3, [pc, #332]	; (800084c <main+0x20c>)
 8000700:	0018      	movs	r0, r3
 8000702:	f000 ffab 	bl	800165c <HAL_ADC_Start>
				  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000706:	2301      	movs	r3, #1
 8000708:	425a      	negs	r2, r3
 800070a:	4b50      	ldr	r3, [pc, #320]	; (800084c <main+0x20c>)
 800070c:	0011      	movs	r1, r2
 800070e:	0018      	movs	r0, r3
 8000710:	f000 fff2 	bl	80016f8 <HAL_ADC_PollForConversion>
				  raw = HAL_ADC_GetValue(&hadc1);
 8000714:	4b4d      	ldr	r3, [pc, #308]	; (800084c <main+0x20c>)
 8000716:	0018      	movs	r0, r3
 8000718:	f001 f882 	bl	8001820 <HAL_ADC_GetValue>
 800071c:	0003      	movs	r3, r0
 800071e:	229c      	movs	r2, #156	; 0x9c
 8000720:	18b9      	adds	r1, r7, r2
 8000722:	600b      	str	r3, [r1, #0]

				  if(raw>3000){
 8000724:	18bb      	adds	r3, r7, r2
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a49      	ldr	r2, [pc, #292]	; (8000850 <main+0x210>)
 800072a:	4293      	cmp	r3, r2
 800072c:	dd05      	ble.n	800073a <main+0xfa>
					  HAL_TIM_PWM_Start(&htim14,TIM_CHANNEL_1 );
 800072e:	4b46      	ldr	r3, [pc, #280]	; (8000848 <main+0x208>)
 8000730:	2100      	movs	r1, #0
 8000732:	0018      	movs	r0, r3
 8000734:	f002 fc94 	bl	8003060 <HAL_TIM_PWM_Start>
 8000738:	e004      	b.n	8000744 <main+0x104>
				  }
				  else{
					  HAL_TIM_PWM_Stop(&htim14, TIM_CHANNEL_1);
 800073a:	4b43      	ldr	r3, [pc, #268]	; (8000848 <main+0x208>)
 800073c:	2100      	movs	r1, #0
 800073e:	0018      	movs	r0, r3
 8000740:	f002 fd78 	bl	8003234 <HAL_TIM_PWM_Stop>
				  }

				  sprintf(msg,"ch_0=%hu\r\n",raw);
 8000744:	239c      	movs	r3, #156	; 0x9c
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4942      	ldr	r1, [pc, #264]	; (8000854 <main+0x214>)
 800074c:	2494      	movs	r4, #148	; 0x94
 800074e:	193b      	adds	r3, r7, r4
 8000750:	0018      	movs	r0, r3
 8000752:	f004 fa4f 	bl	8004bf4 <siprintf>
				  HAL_UART_Transmit(&huart1,(uint8_t*)msg,strlen(msg), HAL_MAX_DELAY);
 8000756:	193b      	adds	r3, r7, r4
 8000758:	0018      	movs	r0, r3
 800075a:	f7ff fcd3 	bl	8000104 <strlen>
 800075e:	0003      	movs	r3, r0
 8000760:	b29a      	uxth	r2, r3
 8000762:	2301      	movs	r3, #1
 8000764:	425b      	negs	r3, r3
 8000766:	1939      	adds	r1, r7, r4
 8000768:	4834      	ldr	r0, [pc, #208]	; (800083c <main+0x1fc>)
 800076a:	f003 faad 	bl	8003cc8 <HAL_UART_Transmit>
			  {
 800076e:	e7c6      	b.n	80006fe <main+0xbe>
		  case '3':
		  {
			  while(1)
			  {
				  //HAL_UART_Transmit(&huart2, "CASE 3:\r\n", sizeof("CASE 3:\r\n"), HAL_MAX_DELAY);
				  ADC_ChannelConfTypeDef sConfig = {0};
 8000770:	003b      	movs	r3, r7
 8000772:	0018      	movs	r0, r3
 8000774:	230c      	movs	r3, #12
 8000776:	001a      	movs	r2, r3
 8000778:	2100      	movs	r1, #0
 800077a:	f004 fa32 	bl	8004be2 <memset>

				  sConfig.Channel = ADC_CHANNEL_1;
 800077e:	003b      	movs	r3, r7
 8000780:	4a35      	ldr	r2, [pc, #212]	; (8000858 <main+0x218>)
 8000782:	601a      	str	r2, [r3, #0]
				  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000784:	003b      	movs	r3, r7
 8000786:	2200      	movs	r2, #0
 8000788:	605a      	str	r2, [r3, #4]
				  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800078a:	003b      	movs	r3, r7
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
				  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000790:	003a      	movs	r2, r7
 8000792:	4b2e      	ldr	r3, [pc, #184]	; (800084c <main+0x20c>)
 8000794:	0011      	movs	r1, r2
 8000796:	0018      	movs	r0, r3
 8000798:	f001 f84e 	bl	8001838 <HAL_ADC_ConfigChannel>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d001      	beq.n	80007a4 <main+0x164>
				  {
					  Error_Handler();
 80007a0:	f000 fa48 	bl	8000c34 <Error_Handler>
				  }

				  HAL_ADC_Start(&hadc1);
 80007a4:	4b29      	ldr	r3, [pc, #164]	; (800084c <main+0x20c>)
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 ff58 	bl	800165c <HAL_ADC_Start>
				  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80007ac:	2301      	movs	r3, #1
 80007ae:	425a      	negs	r2, r3
 80007b0:	4b26      	ldr	r3, [pc, #152]	; (800084c <main+0x20c>)
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 ff9f 	bl	80016f8 <HAL_ADC_PollForConversion>
				  raw = HAL_ADC_GetValue(&hadc1);
 80007ba:	4b24      	ldr	r3, [pc, #144]	; (800084c <main+0x20c>)
 80007bc:	0018      	movs	r0, r3
 80007be:	f001 f82f 	bl	8001820 <HAL_ADC_GetValue>
 80007c2:	0003      	movs	r3, r0
 80007c4:	229c      	movs	r2, #156	; 0x9c
 80007c6:	18b9      	adds	r1, r7, r2
 80007c8:	600b      	str	r3, [r1, #0]

				  if(raw>3000){
 80007ca:	18bb      	adds	r3, r7, r2
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a20      	ldr	r2, [pc, #128]	; (8000850 <main+0x210>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	dd07      	ble.n	80007e4 <main+0x1a4>
					  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 80007d4:	23a0      	movs	r3, #160	; 0xa0
 80007d6:	05db      	lsls	r3, r3, #23
 80007d8:	2201      	movs	r2, #1
 80007da:	2120      	movs	r1, #32
 80007dc:	0018      	movs	r0, r3
 80007de:	f001 fca1 	bl	8002124 <HAL_GPIO_WritePin>
 80007e2:	e006      	b.n	80007f2 <main+0x1b2>
				  }
				  else{
					  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 80007e4:	23a0      	movs	r3, #160	; 0xa0
 80007e6:	05db      	lsls	r3, r3, #23
 80007e8:	2200      	movs	r2, #0
 80007ea:	2120      	movs	r1, #32
 80007ec:	0018      	movs	r0, r3
 80007ee:	f001 fc99 	bl	8002124 <HAL_GPIO_WritePin>
				  }

				  sprintf(msg,"ch_1=%hu\r\n",raw);
 80007f2:	239c      	movs	r3, #156	; 0x9c
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	4918      	ldr	r1, [pc, #96]	; (800085c <main+0x21c>)
 80007fa:	2494      	movs	r4, #148	; 0x94
 80007fc:	193b      	adds	r3, r7, r4
 80007fe:	0018      	movs	r0, r3
 8000800:	f004 f9f8 	bl	8004bf4 <siprintf>
				  HAL_UART_Transmit(&huart1,(uint8_t*)msg,strlen(msg), HAL_MAX_DELAY);
 8000804:	193b      	adds	r3, r7, r4
 8000806:	0018      	movs	r0, r3
 8000808:	f7ff fc7c 	bl	8000104 <strlen>
 800080c:	0003      	movs	r3, r0
 800080e:	b29a      	uxth	r2, r3
 8000810:	2301      	movs	r3, #1
 8000812:	425b      	negs	r3, r3
 8000814:	1939      	adds	r1, r7, r4
 8000816:	4809      	ldr	r0, [pc, #36]	; (800083c <main+0x1fc>)
 8000818:	f003 fa56 	bl	8003cc8 <HAL_UART_Transmit>
			  {
 800081c:	e7a8      	b.n	8000770 <main+0x130>
			  }
			  break;
		  }
		  default:
		  {
			  HAL_UART_Transmit(&huart1, "Default:\r\n", sizeof("Default:\r\n"), HAL_MAX_DELAY);
 800081e:	2301      	movs	r3, #1
 8000820:	425b      	negs	r3, r3
 8000822:	490f      	ldr	r1, [pc, #60]	; (8000860 <main+0x220>)
 8000824:	4805      	ldr	r0, [pc, #20]	; (800083c <main+0x1fc>)
 8000826:	220b      	movs	r2, #11
 8000828:	f003 fa4e 	bl	8003cc8 <HAL_UART_Transmit>
			  break;
 800082c:	46c0      	nop			; (mov r8, r8)
 800082e:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000830:	0018      	movs	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	b029      	add	sp, #164	; 0xa4
 8000836:	bd90      	pop	{r4, r7, pc}
 8000838:	08005474 	.word	0x08005474
 800083c:	200000fc 	.word	0x200000fc
 8000840:	00001388 	.word	0x00001388
 8000844:	08005444 	.word	0x08005444
 8000848:	2000018c 	.word	0x2000018c
 800084c:	20000098 	.word	0x20000098
 8000850:	00000bb8 	.word	0x00000bb8
 8000854:	08005450 	.word	0x08005450
 8000858:	04000002 	.word	0x04000002
 800085c:	0800545c 	.word	0x0800545c
 8000860:	08005468 	.word	0x08005468

08000864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b0a1      	sub	sp, #132	; 0x84
 8000868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086a:	2448      	movs	r4, #72	; 0x48
 800086c:	193b      	adds	r3, r7, r4
 800086e:	0018      	movs	r0, r3
 8000870:	2338      	movs	r3, #56	; 0x38
 8000872:	001a      	movs	r2, r3
 8000874:	2100      	movs	r1, #0
 8000876:	f004 f9b4 	bl	8004be2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087a:	2338      	movs	r3, #56	; 0x38
 800087c:	18fb      	adds	r3, r7, r3
 800087e:	0018      	movs	r0, r3
 8000880:	2310      	movs	r3, #16
 8000882:	001a      	movs	r2, r3
 8000884:	2100      	movs	r1, #0
 8000886:	f004 f9ac 	bl	8004be2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	0018      	movs	r0, r3
 800088e:	2334      	movs	r3, #52	; 0x34
 8000890:	001a      	movs	r2, r3
 8000892:	2100      	movs	r1, #0
 8000894:	f004 f9a5 	bl	8004be2 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000898:	2380      	movs	r3, #128	; 0x80
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	0018      	movs	r0, r3
 800089e:	f001 fc5f 	bl	8002160 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	2202      	movs	r2, #2
 80008a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	0052      	lsls	r2, r2, #1
 80008ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	2240      	movs	r2, #64	; 0x40
 80008ba:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	0018      	movs	r0, r3
 80008c6:	f001 fc97 	bl	80021f8 <HAL_RCC_OscConfig>
 80008ca:	1e03      	subs	r3, r0, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008ce:	f000 f9b1 	bl	8000c34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d2:	2138      	movs	r1, #56	; 0x38
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2207      	movs	r2, #7
 80008d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2100      	movs	r1, #0
 80008f0:	0018      	movs	r0, r3
 80008f2:	f001 ff9b 	bl	800282c <HAL_RCC_ClockConfig>
 80008f6:	1e03      	subs	r3, r0, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008fa:	f000 f99b 	bl	8000c34 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC;
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4a09      	ldr	r2, [pc, #36]	; (8000928 <SystemClock_Config+0xc4>)
 8000902:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	2200      	movs	r2, #0
 8000908:	605a      	str	r2, [r3, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	2200      	movs	r2, #0
 800090e:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	0018      	movs	r0, r3
 8000914:	f002 f934 	bl	8002b80 <HAL_RCCEx_PeriphCLKConfig>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800091c:	f000 f98a 	bl	8000c34 <Error_Handler>
  }
}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	b021      	add	sp, #132	; 0x84
 8000926:	bd90      	pop	{r4, r7, pc}
 8000928:	00004001 	.word	0x00004001

0800092c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	0018      	movs	r0, r3
 8000936:	230c      	movs	r3, #12
 8000938:	001a      	movs	r2, r3
 800093a:	2100      	movs	r1, #0
 800093c:	f004 f951 	bl	8004be2 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000940:	4b36      	ldr	r3, [pc, #216]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000942:	4a37      	ldr	r2, [pc, #220]	; (8000a20 <MX_ADC1_Init+0xf4>)
 8000944:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000946:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000948:	2280      	movs	r2, #128	; 0x80
 800094a:	05d2      	lsls	r2, r2, #23
 800094c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800094e:	4b33      	ldr	r3, [pc, #204]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000954:	4b31      	ldr	r3, [pc, #196]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800095a:	4b30      	ldr	r3, [pc, #192]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800095c:	2280      	movs	r2, #128	; 0x80
 800095e:	0392      	lsls	r2, r2, #14
 8000960:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000962:	4b2e      	ldr	r3, [pc, #184]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000964:	2204      	movs	r2, #4
 8000966:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000968:	4b2c      	ldr	r3, [pc, #176]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800096a:	2200      	movs	r2, #0
 800096c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800096e:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000970:	2200      	movs	r2, #0
 8000972:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000974:	4b29      	ldr	r3, [pc, #164]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000976:	2200      	movs	r2, #0
 8000978:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800097a:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800097c:	2202      	movs	r2, #2
 800097e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000980:	4b26      	ldr	r3, [pc, #152]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000982:	2220      	movs	r2, #32
 8000984:	2100      	movs	r1, #0
 8000986:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000988:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800098a:	2200      	movs	r2, #0
 800098c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000990:	2200      	movs	r2, #0
 8000992:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000994:	4b21      	ldr	r3, [pc, #132]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000996:	222c      	movs	r2, #44	; 0x2c
 8000998:	2100      	movs	r1, #0
 800099a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800099c:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <MX_ADC1_Init+0xf0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80009a2:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80009a8:	4b1c      	ldr	r3, [pc, #112]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80009ae:	4b1b      	ldr	r3, [pc, #108]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009b0:	223c      	movs	r2, #60	; 0x3c
 80009b2:	2100      	movs	r1, #0
 80009b4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80009b6:	4b19      	ldr	r3, [pc, #100]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009bc:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009be:	0018      	movs	r0, r3
 80009c0:	f000 fca4 	bl	800130c <HAL_ADC_Init>
 80009c4:	1e03      	subs	r3, r0, #0
 80009c6:	d001      	beq.n	80009cc <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80009c8:	f000 f934 	bl	8000c34 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2201      	movs	r2, #1
 80009d0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009de:	1d3a      	adds	r2, r7, #4
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <MX_ADC1_Init+0xf0>)
 80009e2:	0011      	movs	r1, r2
 80009e4:	0018      	movs	r0, r3
 80009e6:	f000 ff27 	bl	8001838 <HAL_ADC_ConfigChannel>
 80009ea:	1e03      	subs	r3, r0, #0
 80009ec:	d001      	beq.n	80009f2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80009ee:	f000 f921 	bl	8000c34 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	4a0b      	ldr	r2, [pc, #44]	; (8000a24 <MX_ADC1_Init+0xf8>)
 80009f6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	2204      	movs	r2, #4
 80009fc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fe:	1d3a      	adds	r2, r7, #4
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <MX_ADC1_Init+0xf0>)
 8000a02:	0011      	movs	r1, r2
 8000a04:	0018      	movs	r0, r3
 8000a06:	f000 ff17 	bl	8001838 <HAL_ADC_ConfigChannel>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000a0e:	f000 f911 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b004      	add	sp, #16
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	20000098 	.word	0x20000098
 8000a20:	40012400 	.word	0x40012400
 8000a24:	04000002 	.word	0x04000002

08000a28 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	0018      	movs	r0, r3
 8000a32:	231c      	movs	r3, #28
 8000a34:	001a      	movs	r2, r3
 8000a36:	2100      	movs	r1, #0
 8000a38:	f004 f8d3 	bl	8004be2 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000a3c:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a3e:	4a21      	ldr	r2, [pc, #132]	; (8000ac4 <MX_TIM14_Init+0x9c>)
 8000a40:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000a42:	4b1f      	ldr	r3, [pc, #124]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a48:	4b1d      	ldr	r3, [pc, #116]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a50:	4a1d      	ldr	r2, [pc, #116]	; (8000ac8 <MX_TIM14_Init+0xa0>)
 8000a52:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a54:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a5a:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a60:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a62:	0018      	movs	r0, r3
 8000a64:	f002 fa44 	bl	8002ef0 <HAL_TIM_Base_Init>
 8000a68:	1e03      	subs	r3, r0, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8000a6c:	f000 f8e2 	bl	8000c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a72:	0018      	movs	r0, r3
 8000a74:	f002 fa94 	bl	8002fa0 <HAL_TIM_PWM_Init>
 8000a78:	1e03      	subs	r3, r0, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8000a7c:	f000 f8da 	bl	8000c34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2260      	movs	r2, #96	; 0x60
 8000a84:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1000;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	22fa      	movs	r2, #250	; 0xfa
 8000a8a:	0092      	lsls	r2, r2, #2
 8000a8c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	2200      	movs	r2, #0
 8000a98:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a9a:	1d39      	adds	r1, r7, #4
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 fc53 	bl	800334c <HAL_TIM_PWM_ConfigChannel>
 8000aa6:	1e03      	subs	r3, r0, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000aaa:	f000 f8c3 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000aae:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <MX_TIM14_Init+0x98>)
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f000 f951 	bl	8000d58 <HAL_TIM_MspPostInit>

}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b008      	add	sp, #32
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	2000018c 	.word	0x2000018c
 8000ac4:	40002000 	.word	0x40002000
 8000ac8:	0000ffff 	.word	0x0000ffff

08000acc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad0:	4b23      	ldr	r3, [pc, #140]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ad2:	4a24      	ldr	r2, [pc, #144]	; (8000b64 <MX_USART1_UART_Init+0x98>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ad6:	4b22      	ldr	r3, [pc, #136]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ad8:	22e1      	movs	r2, #225	; 0xe1
 8000ada:	0252      	lsls	r2, r2, #9
 8000adc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b20      	ldr	r3, [pc, #128]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b1d      	ldr	r3, [pc, #116]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000af0:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000af2:	220c      	movs	r2, #12
 8000af4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b1a      	ldr	r3, [pc, #104]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b18      	ldr	r3, [pc, #96]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b02:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b08:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b0e:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b14:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b16:	0018      	movs	r0, r3
 8000b18:	f003 f880 	bl	8003c1c <HAL_UART_Init>
 8000b1c:	1e03      	subs	r3, r0, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b20:	f000 f888 	bl	8000c34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b24:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b26:	2100      	movs	r1, #0
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f003 ff47 	bl	80049bc <HAL_UARTEx_SetTxFifoThreshold>
 8000b2e:	1e03      	subs	r3, r0, #0
 8000b30:	d001      	beq.n	8000b36 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b32:	f000 f87f 	bl	8000c34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b36:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b38:	2100      	movs	r1, #0
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f003 ff7e 	bl	8004a3c <HAL_UARTEx_SetRxFifoThreshold>
 8000b40:	1e03      	subs	r3, r0, #0
 8000b42:	d001      	beq.n	8000b48 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b44:	f000 f876 	bl	8000c34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <MX_USART1_UART_Init+0x94>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f003 fefc 	bl	8004948 <HAL_UARTEx_DisableFifoMode>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b54:	f000 f86e 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b58:	46c0      	nop			; (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	200000fc 	.word	0x200000fc
 8000b64:	40013800 	.word	0x40013800

08000b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b089      	sub	sp, #36	; 0x24
 8000b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6e:	240c      	movs	r4, #12
 8000b70:	193b      	adds	r3, r7, r4
 8000b72:	0018      	movs	r0, r3
 8000b74:	2314      	movs	r3, #20
 8000b76:	001a      	movs	r2, r3
 8000b78:	2100      	movs	r1, #0
 8000b7a:	f004 f832 	bl	8004be2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7e:	4b2c      	ldr	r3, [pc, #176]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000b80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b82:	4b2b      	ldr	r3, [pc, #172]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000b84:	2104      	movs	r1, #4
 8000b86:	430a      	orrs	r2, r1
 8000b88:	635a      	str	r2, [r3, #52]	; 0x34
 8000b8a:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b8e:	2204      	movs	r2, #4
 8000b90:	4013      	ands	r3, r2
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000b98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b9a:	4b25      	ldr	r3, [pc, #148]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000b9c:	2120      	movs	r1, #32
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ba2:	4b23      	ldr	r3, [pc, #140]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba6:	2220      	movs	r2, #32
 8000ba8:	4013      	ands	r3, r2
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bae:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bb2:	4b1f      	ldr	r3, [pc, #124]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	635a      	str	r2, [r3, #52]	; 0x34
 8000bba:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <MX_GPIO_Init+0xc8>)
 8000bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	603b      	str	r3, [r7, #0]
 8000bc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000bc6:	23a0      	movs	r3, #160	; 0xa0
 8000bc8:	05db      	lsls	r3, r3, #23
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2120      	movs	r1, #32
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f001 faa8 	bl	8002124 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USART2_TX_Pin USART2_RX_Pin */
  GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	220c      	movs	r2, #12
 8000bd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	2202      	movs	r2, #2
 8000bde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	193b      	adds	r3, r7, r4
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	193b      	adds	r3, r7, r4
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bec:	193b      	adds	r3, r7, r4
 8000bee:	2201      	movs	r2, #1
 8000bf0:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	193a      	adds	r2, r7, r4
 8000bf4:	23a0      	movs	r3, #160	; 0xa0
 8000bf6:	05db      	lsls	r3, r3, #23
 8000bf8:	0011      	movs	r1, r2
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f001 f92e 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000c00:	0021      	movs	r1, r4
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2220      	movs	r2, #32
 8000c06:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	187b      	adds	r3, r7, r1
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	2202      	movs	r2, #2
 8000c18:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000c1a:	187a      	adds	r2, r7, r1
 8000c1c:	23a0      	movs	r3, #160	; 0xa0
 8000c1e:	05db      	lsls	r3, r3, #23
 8000c20:	0011      	movs	r1, r2
 8000c22:	0018      	movs	r0, r3
 8000c24:	f001 f91a 	bl	8001e5c <HAL_GPIO_Init>

}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b009      	add	sp, #36	; 0x24
 8000c2e:	bd90      	pop	{r4, r7, pc}
 8000c30:	40021000 	.word	0x40021000

08000c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c38:	b672      	cpsid	i
}
 8000c3a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <Error_Handler+0x8>
	...

08000c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c46:	4b11      	ldr	r3, [pc, #68]	; (8000c8c <HAL_MspInit+0x4c>)
 8000c48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c4a:	4b10      	ldr	r3, [pc, #64]	; (8000c8c <HAL_MspInit+0x4c>)
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	641a      	str	r2, [r3, #64]	; 0x40
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <HAL_MspInit+0x4c>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	2201      	movs	r2, #1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <HAL_MspInit+0x4c>)
 8000c60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c62:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <HAL_MspInit+0x4c>)
 8000c64:	2180      	movs	r1, #128	; 0x80
 8000c66:	0549      	lsls	r1, r1, #21
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c6c:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <HAL_MspInit+0x4c>)
 8000c6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c70:	2380      	movs	r3, #128	; 0x80
 8000c72:	055b      	lsls	r3, r3, #21
 8000c74:	4013      	ands	r3, r2
 8000c76:	603b      	str	r3, [r7, #0]
 8000c78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000c7a:	23c0      	movs	r3, #192	; 0xc0
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f000 f9f8 	bl	8001074 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46bd      	mov	sp, r7
 8000c88:	b002      	add	sp, #8
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40021000 	.word	0x40021000

08000c90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b08b      	sub	sp, #44	; 0x2c
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	2414      	movs	r4, #20
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	2314      	movs	r3, #20
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f003 ff9d 	bl	8004be2 <memset>
  if(hadc->Instance==ADC1)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a18      	ldr	r2, [pc, #96]	; (8000d10 <HAL_ADC_MspInit+0x80>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d129      	bne.n	8000d06 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cb2:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <HAL_ADC_MspInit+0x84>)
 8000cb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cb6:	4b17      	ldr	r3, [pc, #92]	; (8000d14 <HAL_ADC_MspInit+0x84>)
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	0349      	lsls	r1, r1, #13
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	641a      	str	r2, [r3, #64]	; 0x40
 8000cc0:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_ADC_MspInit+0x84>)
 8000cc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	035b      	lsls	r3, r3, #13
 8000cc8:	4013      	ands	r3, r2
 8000cca:	613b      	str	r3, [r7, #16]
 8000ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <HAL_ADC_MspInit+0x84>)
 8000cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <HAL_ADC_MspInit+0x84>)
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	430a      	orrs	r2, r1
 8000cd8:	635a      	str	r2, [r3, #52]	; 0x34
 8000cda:	4b0e      	ldr	r3, [pc, #56]	; (8000d14 <HAL_ADC_MspInit+0x84>)
 8000cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ce6:	193b      	adds	r3, r7, r4
 8000ce8:	2203      	movs	r2, #3
 8000cea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cec:	193b      	adds	r3, r7, r4
 8000cee:	2203      	movs	r2, #3
 8000cf0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	193b      	adds	r3, r7, r4
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf8:	193a      	adds	r2, r7, r4
 8000cfa:	23a0      	movs	r3, #160	; 0xa0
 8000cfc:	05db      	lsls	r3, r3, #23
 8000cfe:	0011      	movs	r1, r2
 8000d00:	0018      	movs	r0, r3
 8000d02:	f001 f8ab 	bl	8001e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b00b      	add	sp, #44	; 0x2c
 8000d0c:	bd90      	pop	{r4, r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	40012400 	.word	0x40012400
 8000d14:	40021000 	.word	0x40021000

08000d18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a0a      	ldr	r2, [pc, #40]	; (8000d50 <HAL_TIM_Base_MspInit+0x38>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d10d      	bne.n	8000d46 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <HAL_TIM_Base_MspInit+0x3c>)
 8000d2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d2e:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <HAL_TIM_Base_MspInit+0x3c>)
 8000d30:	2180      	movs	r1, #128	; 0x80
 8000d32:	0209      	lsls	r1, r1, #8
 8000d34:	430a      	orrs	r2, r1
 8000d36:	641a      	str	r2, [r3, #64]	; 0x40
 8000d38:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <HAL_TIM_Base_MspInit+0x3c>)
 8000d3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d3c:	2380      	movs	r3, #128	; 0x80
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	4013      	ands	r3, r2
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b004      	add	sp, #16
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	40002000 	.word	0x40002000
 8000d54:	40021000 	.word	0x40021000

08000d58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b089      	sub	sp, #36	; 0x24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	240c      	movs	r4, #12
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	0018      	movs	r0, r3
 8000d66:	2314      	movs	r3, #20
 8000d68:	001a      	movs	r2, r3
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	f003 ff39 	bl	8004be2 <memset>
  if(htim->Instance==TIM14)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a14      	ldr	r2, [pc, #80]	; (8000dc8 <HAL_TIM_MspPostInit+0x70>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d122      	bne.n	8000dc0 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7a:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <HAL_TIM_MspPostInit+0x74>)
 8000d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d7e:	4b13      	ldr	r3, [pc, #76]	; (8000dcc <HAL_TIM_MspPostInit+0x74>)
 8000d80:	2104      	movs	r1, #4
 8000d82:	430a      	orrs	r2, r1
 8000d84:	635a      	str	r2, [r3, #52]	; 0x34
 8000d86:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <HAL_TIM_MspPostInit+0x74>)
 8000d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d8a:	2204      	movs	r2, #4
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PC12     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	2280      	movs	r2, #128	; 0x80
 8000d96:	0152      	lsls	r2, r2, #5
 8000d98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	0021      	movs	r1, r4
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2202      	movs	r2, #2
 8000da0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2200      	movs	r2, #0
 8000da6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2200      	movs	r2, #0
 8000dac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2202      	movs	r2, #2
 8000db2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	4a06      	ldr	r2, [pc, #24]	; (8000dd0 <HAL_TIM_MspPostInit+0x78>)
 8000db8:	0019      	movs	r1, r3
 8000dba:	0010      	movs	r0, r2
 8000dbc:	f001 f84e 	bl	8001e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8000dc0:	46c0      	nop			; (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b009      	add	sp, #36	; 0x24
 8000dc6:	bd90      	pop	{r4, r7, pc}
 8000dc8:	40002000 	.word	0x40002000
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	50000800 	.word	0x50000800

08000dd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dd4:	b590      	push	{r4, r7, lr}
 8000dd6:	b08b      	sub	sp, #44	; 0x2c
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	2414      	movs	r4, #20
 8000dde:	193b      	adds	r3, r7, r4
 8000de0:	0018      	movs	r0, r3
 8000de2:	2314      	movs	r3, #20
 8000de4:	001a      	movs	r2, r3
 8000de6:	2100      	movs	r1, #0
 8000de8:	f003 fefb 	bl	8004be2 <memset>
  if(huart->Instance==USART1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a1b      	ldr	r2, [pc, #108]	; (8000e60 <HAL_UART_MspInit+0x8c>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d12f      	bne.n	8000e56 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000df6:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <HAL_UART_MspInit+0x90>)
 8000df8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dfa:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <HAL_UART_MspInit+0x90>)
 8000dfc:	2180      	movs	r1, #128	; 0x80
 8000dfe:	01c9      	lsls	r1, r1, #7
 8000e00:	430a      	orrs	r2, r1
 8000e02:	641a      	str	r2, [r3, #64]	; 0x40
 8000e04:	4b17      	ldr	r3, [pc, #92]	; (8000e64 <HAL_UART_MspInit+0x90>)
 8000e06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e08:	2380      	movs	r3, #128	; 0x80
 8000e0a:	01db      	lsls	r3, r3, #7
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	4b14      	ldr	r3, [pc, #80]	; (8000e64 <HAL_UART_MspInit+0x90>)
 8000e14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e16:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <HAL_UART_MspInit+0x90>)
 8000e18:	2104      	movs	r1, #4
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e1e:	4b11      	ldr	r3, [pc, #68]	; (8000e64 <HAL_UART_MspInit+0x90>)
 8000e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e22:	2204      	movs	r2, #4
 8000e24:	4013      	ands	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000e2a:	0021      	movs	r1, r4
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	2230      	movs	r2, #48	; 0x30
 8000e30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e32:	187b      	adds	r3, r7, r1
 8000e34:	2202      	movs	r2, #2
 8000e36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	2200      	movs	r2, #0
 8000e42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000e44:	187b      	adds	r3, r7, r1
 8000e46:	2201      	movs	r2, #1
 8000e48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4a:	187b      	adds	r3, r7, r1
 8000e4c:	4a06      	ldr	r2, [pc, #24]	; (8000e68 <HAL_UART_MspInit+0x94>)
 8000e4e:	0019      	movs	r1, r3
 8000e50:	0010      	movs	r0, r2
 8000e52:	f001 f803 	bl	8001e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b00b      	add	sp, #44	; 0x2c
 8000e5c:	bd90      	pop	{r4, r7, pc}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	40013800 	.word	0x40013800
 8000e64:	40021000 	.word	0x40021000
 8000e68:	50000800 	.word	0x50000800

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <NMI_Handler+0x4>

08000e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <HardFault_Handler+0x4>

08000e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e7c:	46c0      	nop			; (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e90:	f000 f8d4 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e94:	46c0      	nop			; (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ea4:	4a14      	ldr	r2, [pc, #80]	; (8000ef8 <_sbrk+0x5c>)
 8000ea6:	4b15      	ldr	r3, [pc, #84]	; (8000efc <_sbrk+0x60>)
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb0:	4b13      	ldr	r3, [pc, #76]	; (8000f00 <_sbrk+0x64>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d102      	bne.n	8000ebe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <_sbrk+0x64>)
 8000eba:	4a12      	ldr	r2, [pc, #72]	; (8000f04 <_sbrk+0x68>)
 8000ebc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ebe:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <_sbrk+0x64>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	18d3      	adds	r3, r2, r3
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d207      	bcs.n	8000edc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ecc:	f003 fe56 	bl	8004b7c <__errno>
 8000ed0:	0003      	movs	r3, r0
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	425b      	negs	r3, r3
 8000eda:	e009      	b.n	8000ef0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <_sbrk+0x64>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ee2:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <_sbrk+0x64>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	18d2      	adds	r2, r2, r3
 8000eea:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <_sbrk+0x64>)
 8000eec:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000eee:	68fb      	ldr	r3, [r7, #12]
}
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b006      	add	sp, #24
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20009000 	.word	0x20009000
 8000efc:	00000400 	.word	0x00000400
 8000f00:	2000008c 	.word	0x2000008c
 8000f04:	200001f0 	.word	0x200001f0

08000f08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f14:	480d      	ldr	r0, [pc, #52]	; (8000f4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f18:	f7ff fff6 	bl	8000f08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f1c:	480c      	ldr	r0, [pc, #48]	; (8000f50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f1e:	490d      	ldr	r1, [pc, #52]	; (8000f54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f20:	4a0d      	ldr	r2, [pc, #52]	; (8000f58 <LoopForever+0xe>)
  movs r3, #0
 8000f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f24:	e002      	b.n	8000f2c <LoopCopyDataInit>

08000f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f2a:	3304      	adds	r3, #4

08000f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f30:	d3f9      	bcc.n	8000f26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f32:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f34:	4c0a      	ldr	r4, [pc, #40]	; (8000f60 <LoopForever+0x16>)
  movs r3, #0
 8000f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f38:	e001      	b.n	8000f3e <LoopFillZerobss>

08000f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f3c:	3204      	adds	r2, #4

08000f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f40:	d3fb      	bcc.n	8000f3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f42:	f003 fe21 	bl	8004b88 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f46:	f7ff fb7b 	bl	8000640 <main>

08000f4a <LoopForever>:

LoopForever:
  b LoopForever
 8000f4a:	e7fe      	b.n	8000f4a <LoopForever>
  ldr   r0, =_estack
 8000f4c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f54:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f58:	08005610 	.word	0x08005610
  ldr r2, =_sbss
 8000f5c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f60:	200001ec 	.word	0x200001ec

08000f64 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f64:	e7fe      	b.n	8000f64 <ADC1_COMP_IRQHandler>
	...

08000f68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f74:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <HAL_Init+0x3c>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <HAL_Init+0x3c>)
 8000f7a:	2180      	movs	r1, #128	; 0x80
 8000f7c:	0049      	lsls	r1, r1, #1
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f82:	2000      	movs	r0, #0
 8000f84:	f000 f810 	bl	8000fa8 <HAL_InitTick>
 8000f88:	1e03      	subs	r3, r0, #0
 8000f8a:	d003      	beq.n	8000f94 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f8c:	1dfb      	adds	r3, r7, #7
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
 8000f92:	e001      	b.n	8000f98 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000f94:	f7ff fe54 	bl	8000c40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	781b      	ldrb	r3, [r3, #0]
}
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b002      	add	sp, #8
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40022000 	.word	0x40022000

08000fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fb0:	230f      	movs	r3, #15
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <HAL_InitTick+0x88>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d02b      	beq.n	8001018 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	; (8001034 <HAL_InitTick+0x8c>)
 8000fc2:	681c      	ldr	r4, [r3, #0]
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <HAL_InitTick+0x88>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	0019      	movs	r1, r3
 8000fca:	23fa      	movs	r3, #250	; 0xfa
 8000fcc:	0098      	lsls	r0, r3, #2
 8000fce:	f7ff f8ab 	bl	8000128 <__udivsi3>
 8000fd2:	0003      	movs	r3, r0
 8000fd4:	0019      	movs	r1, r3
 8000fd6:	0020      	movs	r0, r4
 8000fd8:	f7ff f8a6 	bl	8000128 <__udivsi3>
 8000fdc:	0003      	movs	r3, r0
 8000fde:	0018      	movs	r0, r3
 8000fe0:	f000 ff2f 	bl	8001e42 <HAL_SYSTICK_Config>
 8000fe4:	1e03      	subs	r3, r0, #0
 8000fe6:	d112      	bne.n	800100e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d80a      	bhi.n	8001004 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	425b      	negs	r3, r3
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f000 ff0e 	bl	8001e18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <HAL_InitTick+0x90>)
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	e00d      	b.n	8001020 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001004:	230f      	movs	r3, #15
 8001006:	18fb      	adds	r3, r7, r3
 8001008:	2201      	movs	r2, #1
 800100a:	701a      	strb	r2, [r3, #0]
 800100c:	e008      	b.n	8001020 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800100e:	230f      	movs	r3, #15
 8001010:	18fb      	adds	r3, r7, r3
 8001012:	2201      	movs	r2, #1
 8001014:	701a      	strb	r2, [r3, #0]
 8001016:	e003      	b.n	8001020 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001018:	230f      	movs	r3, #15
 800101a:	18fb      	adds	r3, r7, r3
 800101c:	2201      	movs	r2, #1
 800101e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001020:	230f      	movs	r3, #15
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	781b      	ldrb	r3, [r3, #0]
}
 8001026:	0018      	movs	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	b005      	add	sp, #20
 800102c:	bd90      	pop	{r4, r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	20000008 	.word	0x20000008
 8001034:	20000000 	.word	0x20000000
 8001038:	20000004 	.word	0x20000004

0800103c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <HAL_IncTick+0x1c>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	001a      	movs	r2, r3
 8001046:	4b05      	ldr	r3, [pc, #20]	; (800105c <HAL_IncTick+0x20>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	18d2      	adds	r2, r2, r3
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <HAL_IncTick+0x20>)
 800104e:	601a      	str	r2, [r3, #0]
}
 8001050:	46c0      	nop			; (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	20000008 	.word	0x20000008
 800105c:	200001d8 	.word	0x200001d8

08001060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  return uwTick;
 8001064:	4b02      	ldr	r3, [pc, #8]	; (8001070 <HAL_GetTick+0x10>)
 8001066:	681b      	ldr	r3, [r3, #0]
}
 8001068:	0018      	movs	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	200001d8 	.word	0x200001d8

08001074 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a06      	ldr	r2, [pc, #24]	; (800109c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001082:	4013      	ands	r3, r2
 8001084:	0019      	movs	r1, r3
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	430a      	orrs	r2, r1
 800108c:	601a      	str	r2, [r3, #0]
}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b002      	add	sp, #8
 8001094:	bd80      	pop	{r7, pc}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	40010000 	.word	0x40010000
 800109c:	fffff9ff 	.word	0xfffff9ff

080010a0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80010b0:	401a      	ands	r2, r3
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	431a      	orrs	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	601a      	str	r2, [r3, #0]
}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b002      	add	sp, #8
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	fe3fffff 	.word	0xfe3fffff

080010c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	23e0      	movs	r3, #224	; 0xe0
 80010d6:	045b      	lsls	r3, r3, #17
 80010d8:	4013      	ands	r3, r2
}
 80010da:	0018      	movs	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	b002      	add	sp, #8
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	60f8      	str	r0, [r7, #12]
 80010ea:	60b9      	str	r1, [r7, #8]
 80010ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	2104      	movs	r1, #4
 80010f6:	400a      	ands	r2, r1
 80010f8:	2107      	movs	r1, #7
 80010fa:	4091      	lsls	r1, r2
 80010fc:	000a      	movs	r2, r1
 80010fe:	43d2      	mvns	r2, r2
 8001100:	401a      	ands	r2, r3
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	2104      	movs	r1, #4
 8001106:	400b      	ands	r3, r1
 8001108:	6879      	ldr	r1, [r7, #4]
 800110a:	4099      	lsls	r1, r3
 800110c:	000b      	movs	r3, r1
 800110e:	431a      	orrs	r2, r3
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001114:	46c0      	nop			; (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	b004      	add	sp, #16
 800111a:	bd80      	pop	{r7, pc}

0800111c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	683a      	ldr	r2, [r7, #0]
 800112c:	2104      	movs	r1, #4
 800112e:	400a      	ands	r2, r1
 8001130:	2107      	movs	r1, #7
 8001132:	4091      	lsls	r1, r2
 8001134:	000a      	movs	r2, r1
 8001136:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	2104      	movs	r1, #4
 800113c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800113e:	40da      	lsrs	r2, r3
 8001140:	0013      	movs	r3, r2
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b002      	add	sp, #8
 8001148:	bd80      	pop	{r7, pc}

0800114a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68da      	ldr	r2, [r3, #12]
 8001156:	23c0      	movs	r3, #192	; 0xc0
 8001158:	011b      	lsls	r3, r3, #4
 800115a:	4013      	ands	r3, r2
 800115c:	d101      	bne.n	8001162 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800115e:	2301      	movs	r3, #1
 8001160:	e000      	b.n	8001164 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001162:	2300      	movs	r3, #0
}
 8001164:	0018      	movs	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	b002      	add	sp, #8
 800116a:	bd80      	pop	{r7, pc}

0800116c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	211f      	movs	r1, #31
 8001180:	400a      	ands	r2, r1
 8001182:	210f      	movs	r1, #15
 8001184:	4091      	lsls	r1, r2
 8001186:	000a      	movs	r2, r1
 8001188:	43d2      	mvns	r2, r2
 800118a:	401a      	ands	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	0e9b      	lsrs	r3, r3, #26
 8001190:	210f      	movs	r1, #15
 8001192:	4019      	ands	r1, r3
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	201f      	movs	r0, #31
 8001198:	4003      	ands	r3, r0
 800119a:	4099      	lsls	r1, r3
 800119c:	000b      	movs	r3, r1
 800119e:	431a      	orrs	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011a4:	46c0      	nop			; (mov r8, r8)
 80011a6:	46bd      	mov	sp, r7
 80011a8:	b004      	add	sp, #16
 80011aa:	bd80      	pop	{r7, pc}

080011ac <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	035b      	lsls	r3, r3, #13
 80011be:	0b5b      	lsrs	r3, r3, #13
 80011c0:	431a      	orrs	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b002      	add	sp, #8
 80011cc:	bd80      	pop	{r7, pc}

080011ce <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	0352      	lsls	r2, r2, #13
 80011e0:	0b52      	lsrs	r2, r2, #13
 80011e2:	43d2      	mvns	r2, r2
 80011e4:	401a      	ands	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b002      	add	sp, #8
 80011f0:	bd80      	pop	{r7, pc}
	...

080011f4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	68ba      	ldr	r2, [r7, #8]
 8001206:	0212      	lsls	r2, r2, #8
 8001208:	43d2      	mvns	r2, r2
 800120a:	401a      	ands	r2, r3
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	021b      	lsls	r3, r3, #8
 8001210:	6879      	ldr	r1, [r7, #4]
 8001212:	400b      	ands	r3, r1
 8001214:	4904      	ldr	r1, [pc, #16]	; (8001228 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001216:	400b      	ands	r3, r1
 8001218:	431a      	orrs	r2, r3
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	b004      	add	sp, #16
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	07ffff00 	.word	0x07ffff00

0800122c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	4a05      	ldr	r2, [pc, #20]	; (8001250 <LL_ADC_EnableInternalRegulator+0x24>)
 800123a:	4013      	ands	r3, r2
 800123c:	2280      	movs	r2, #128	; 0x80
 800123e:	0552      	lsls	r2, r2, #21
 8001240:	431a      	orrs	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	46bd      	mov	sp, r7
 800124a:	b002      	add	sp, #8
 800124c:	bd80      	pop	{r7, pc}
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	6fffffe8 	.word	0x6fffffe8

08001254 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	2380      	movs	r3, #128	; 0x80
 8001262:	055b      	lsls	r3, r3, #21
 8001264:	401a      	ands	r2, r3
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	055b      	lsls	r3, r3, #21
 800126a:	429a      	cmp	r2, r3
 800126c:	d101      	bne.n	8001272 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800126e:	2301      	movs	r3, #1
 8001270:	e000      	b.n	8001274 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001272:	2300      	movs	r3, #0
}
 8001274:	0018      	movs	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	b002      	add	sp, #8
 800127a:	bd80      	pop	{r7, pc}

0800127c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	4a04      	ldr	r2, [pc, #16]	; (800129c <LL_ADC_Enable+0x20>)
 800128a:	4013      	ands	r3, r2
 800128c:	2201      	movs	r2, #1
 800128e:	431a      	orrs	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001294:	46c0      	nop			; (mov r8, r8)
 8001296:	46bd      	mov	sp, r7
 8001298:	b002      	add	sp, #8
 800129a:	bd80      	pop	{r7, pc}
 800129c:	7fffffe8 	.word	0x7fffffe8

080012a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	2201      	movs	r2, #1
 80012ae:	4013      	ands	r3, r2
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d101      	bne.n	80012b8 <LL_ADC_IsEnabled+0x18>
 80012b4:	2301      	movs	r3, #1
 80012b6:	e000      	b.n	80012ba <LL_ADC_IsEnabled+0x1a>
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	0018      	movs	r0, r3
 80012bc:	46bd      	mov	sp, r7
 80012be:	b002      	add	sp, #8
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <LL_ADC_REG_StartConversion+0x20>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	2204      	movs	r2, #4
 80012d6:	431a      	orrs	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012dc:	46c0      	nop			; (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	b002      	add	sp, #8
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	7fffffe8 	.word	0x7fffffe8

080012e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	2204      	movs	r2, #4
 80012f6:	4013      	ands	r3, r2
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d101      	bne.n	8001300 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001300:	2300      	movs	r3, #0
}
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001314:	231f      	movs	r3, #31
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e17f      	b.n	8001632 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10a      	bne.n	8001350 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff fca7 	bl	8000c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2254      	movs	r2, #84	; 0x54
 800134c:	2100      	movs	r1, #0
 800134e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	0018      	movs	r0, r3
 8001356:	f7ff ff7d 	bl	8001254 <LL_ADC_IsInternalRegulatorEnabled>
 800135a:	1e03      	subs	r3, r0, #0
 800135c:	d115      	bne.n	800138a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	0018      	movs	r0, r3
 8001364:	f7ff ff62 	bl	800122c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001368:	4bb4      	ldr	r3, [pc, #720]	; (800163c <HAL_ADC_Init+0x330>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	49b4      	ldr	r1, [pc, #720]	; (8001640 <HAL_ADC_Init+0x334>)
 800136e:	0018      	movs	r0, r3
 8001370:	f7fe feda 	bl	8000128 <__udivsi3>
 8001374:	0003      	movs	r3, r0
 8001376:	3301      	adds	r3, #1
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800137c:	e002      	b.n	8001384 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	3b01      	subs	r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f9      	bne.n	800137e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	0018      	movs	r0, r3
 8001390:	f7ff ff60 	bl	8001254 <LL_ADC_IsInternalRegulatorEnabled>
 8001394:	1e03      	subs	r3, r0, #0
 8001396:	d10f      	bne.n	80013b8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800139c:	2210      	movs	r2, #16
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013a8:	2201      	movs	r2, #1
 80013aa:	431a      	orrs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80013b0:	231f      	movs	r3, #31
 80013b2:	18fb      	adds	r3, r7, r3
 80013b4:	2201      	movs	r2, #1
 80013b6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	0018      	movs	r0, r3
 80013be:	f7ff ff93 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 80013c2:	0003      	movs	r3, r0
 80013c4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ca:	2210      	movs	r2, #16
 80013cc:	4013      	ands	r3, r2
 80013ce:	d000      	beq.n	80013d2 <HAL_ADC_Init+0xc6>
 80013d0:	e122      	b.n	8001618 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d000      	beq.n	80013da <HAL_ADC_Init+0xce>
 80013d8:	e11e      	b.n	8001618 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013de:	4a99      	ldr	r2, [pc, #612]	; (8001644 <HAL_ADC_Init+0x338>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	2202      	movs	r2, #2
 80013e4:	431a      	orrs	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	0018      	movs	r0, r3
 80013f0:	f7ff ff56 	bl	80012a0 <LL_ADC_IsEnabled>
 80013f4:	1e03      	subs	r3, r0, #0
 80013f6:	d000      	beq.n	80013fa <HAL_ADC_Init+0xee>
 80013f8:	e0ad      	b.n	8001556 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	7e1b      	ldrb	r3, [r3, #24]
 8001402:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001404:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7e5b      	ldrb	r3, [r3, #25]
 800140a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800140c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7e9b      	ldrb	r3, [r3, #26]
 8001412:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001414:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	2b00      	cmp	r3, #0
 800141c:	d002      	beq.n	8001424 <HAL_ADC_Init+0x118>
 800141e:	2380      	movs	r3, #128	; 0x80
 8001420:	015b      	lsls	r3, r3, #5
 8001422:	e000      	b.n	8001426 <HAL_ADC_Init+0x11a>
 8001424:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001426:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800142c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	2b00      	cmp	r3, #0
 8001434:	da04      	bge.n	8001440 <HAL_ADC_Init+0x134>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	085b      	lsrs	r3, r3, #1
 800143e:	e001      	b.n	8001444 <HAL_ADC_Init+0x138>
 8001440:	2380      	movs	r3, #128	; 0x80
 8001442:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001444:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	212c      	movs	r1, #44	; 0x2c
 800144a:	5c5b      	ldrb	r3, [r3, r1]
 800144c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800144e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4313      	orrs	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2220      	movs	r2, #32
 800145a:	5c9b      	ldrb	r3, [r3, r2]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d115      	bne.n	800148c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	7e9b      	ldrb	r3, [r3, #26]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d105      	bne.n	8001474 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	2280      	movs	r2, #128	; 0x80
 800146c:	0252      	lsls	r2, r2, #9
 800146e:	4313      	orrs	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
 8001472:	e00b      	b.n	800148c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001478:	2220      	movs	r2, #32
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001484:	2201      	movs	r2, #1
 8001486:	431a      	orrs	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00a      	beq.n	80014aa <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001498:	23e0      	movs	r3, #224	; 0xe0
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80014a2:	4313      	orrs	r3, r2
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	4a65      	ldr	r2, [pc, #404]	; (8001648 <HAL_ADC_Init+0x33c>)
 80014b2:	4013      	ands	r3, r2
 80014b4:	0019      	movs	r1, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	430a      	orrs	r2, r1
 80014be:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	0f9b      	lsrs	r3, r3, #30
 80014c6:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014cc:	4313      	orrs	r3, r2
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	223c      	movs	r2, #60	; 0x3c
 80014d8:	5c9b      	ldrb	r3, [r3, r2]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d111      	bne.n	8001502 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	0f9b      	lsrs	r3, r3, #30
 80014e4:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014ea:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80014f0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80014f6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	2201      	movs	r2, #1
 80014fe:	4313      	orrs	r3, r2
 8001500:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	4a50      	ldr	r2, [pc, #320]	; (800164c <HAL_ADC_Init+0x340>)
 800150a:	4013      	ands	r3, r2
 800150c:	0019      	movs	r1, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	430a      	orrs	r2, r1
 8001516:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	23c0      	movs	r3, #192	; 0xc0
 800151e:	061b      	lsls	r3, r3, #24
 8001520:	429a      	cmp	r2, r3
 8001522:	d018      	beq.n	8001556 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001528:	2380      	movs	r3, #128	; 0x80
 800152a:	05db      	lsls	r3, r3, #23
 800152c:	429a      	cmp	r2, r3
 800152e:	d012      	beq.n	8001556 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	061b      	lsls	r3, r3, #24
 8001538:	429a      	cmp	r2, r3
 800153a:	d00c      	beq.n	8001556 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800153c:	4b44      	ldr	r3, [pc, #272]	; (8001650 <HAL_ADC_Init+0x344>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a44      	ldr	r2, [pc, #272]	; (8001654 <HAL_ADC_Init+0x348>)
 8001542:	4013      	ands	r3, r2
 8001544:	0019      	movs	r1, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	23f0      	movs	r3, #240	; 0xf0
 800154c:	039b      	lsls	r3, r3, #14
 800154e:	401a      	ands	r2, r3
 8001550:	4b3f      	ldr	r3, [pc, #252]	; (8001650 <HAL_ADC_Init+0x344>)
 8001552:	430a      	orrs	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6818      	ldr	r0, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800155e:	001a      	movs	r2, r3
 8001560:	2100      	movs	r1, #0
 8001562:	f7ff fdbe 	bl	80010e2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6818      	ldr	r0, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800156e:	493a      	ldr	r1, [pc, #232]	; (8001658 <HAL_ADC_Init+0x34c>)
 8001570:	001a      	movs	r2, r3
 8001572:	f7ff fdb6 	bl	80010e2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d109      	bne.n	8001592 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2110      	movs	r1, #16
 800158a:	4249      	negs	r1, r1
 800158c:	430a      	orrs	r2, r1
 800158e:	629a      	str	r2, [r3, #40]	; 0x28
 8001590:	e018      	b.n	80015c4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	691a      	ldr	r2, [r3, #16]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	039b      	lsls	r3, r3, #14
 800159a:	429a      	cmp	r2, r3
 800159c:	d112      	bne.n	80015c4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	3b01      	subs	r3, #1
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	221c      	movs	r2, #28
 80015ae:	4013      	ands	r3, r2
 80015b0:	2210      	movs	r2, #16
 80015b2:	4252      	negs	r2, r2
 80015b4:	409a      	lsls	r2, r3
 80015b6:	0011      	movs	r1, r2
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2100      	movs	r1, #0
 80015ca:	0018      	movs	r0, r3
 80015cc:	f7ff fda6 	bl	800111c <LL_ADC_GetSamplingTimeCommonChannels>
 80015d0:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d10b      	bne.n	80015f2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015e4:	2203      	movs	r2, #3
 80015e6:	4393      	bics	r3, r2
 80015e8:	2201      	movs	r2, #1
 80015ea:	431a      	orrs	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015f0:	e01c      	b.n	800162c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f6:	2212      	movs	r2, #18
 80015f8:	4393      	bics	r3, r2
 80015fa:	2210      	movs	r2, #16
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001606:	2201      	movs	r2, #1
 8001608:	431a      	orrs	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800160e:	231f      	movs	r3, #31
 8001610:	18fb      	adds	r3, r7, r3
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001616:	e009      	b.n	800162c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161c:	2210      	movs	r2, #16
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001624:	231f      	movs	r3, #31
 8001626:	18fb      	adds	r3, r7, r3
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800162c:	231f      	movs	r3, #31
 800162e:	18fb      	adds	r3, r7, r3
 8001630:	781b      	ldrb	r3, [r3, #0]
}
 8001632:	0018      	movs	r0, r3
 8001634:	46bd      	mov	sp, r7
 8001636:	b008      	add	sp, #32
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	20000000 	.word	0x20000000
 8001640:	00030d40 	.word	0x00030d40
 8001644:	fffffefd 	.word	0xfffffefd
 8001648:	fffe0201 	.word	0xfffe0201
 800164c:	1ffffc02 	.word	0x1ffffc02
 8001650:	40012708 	.word	0x40012708
 8001654:	ffc3ffff 	.word	0xffc3ffff
 8001658:	07ffff04 	.word	0x07ffff04

0800165c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800165c:	b5b0      	push	{r4, r5, r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	0018      	movs	r0, r3
 800166a:	f7ff fe3d 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 800166e:	1e03      	subs	r3, r0, #0
 8001670:	d135      	bne.n	80016de <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2254      	movs	r2, #84	; 0x54
 8001676:	5c9b      	ldrb	r3, [r3, r2]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d101      	bne.n	8001680 <HAL_ADC_Start+0x24>
 800167c:	2302      	movs	r3, #2
 800167e:	e035      	b.n	80016ec <HAL_ADC_Start+0x90>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2254      	movs	r2, #84	; 0x54
 8001684:	2101      	movs	r1, #1
 8001686:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001688:	250f      	movs	r5, #15
 800168a:	197c      	adds	r4, r7, r5
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	0018      	movs	r0, r3
 8001690:	f000 faaa 	bl	8001be8 <ADC_Enable>
 8001694:	0003      	movs	r3, r0
 8001696:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001698:	197b      	adds	r3, r7, r5
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d119      	bne.n	80016d4 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a4:	4a13      	ldr	r2, [pc, #76]	; (80016f4 <HAL_ADC_Start+0x98>)
 80016a6:	4013      	ands	r3, r2
 80016a8:	2280      	movs	r2, #128	; 0x80
 80016aa:	0052      	lsls	r2, r2, #1
 80016ac:	431a      	orrs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	221c      	movs	r2, #28
 80016be:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2254      	movs	r2, #84	; 0x54
 80016c4:	2100      	movs	r1, #0
 80016c6:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	0018      	movs	r0, r3
 80016ce:	f7ff fdf9 	bl	80012c4 <LL_ADC_REG_StartConversion>
 80016d2:	e008      	b.n	80016e6 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2254      	movs	r2, #84	; 0x54
 80016d8:	2100      	movs	r1, #0
 80016da:	5499      	strb	r1, [r3, r2]
 80016dc:	e003      	b.n	80016e6 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016de:	230f      	movs	r3, #15
 80016e0:	18fb      	adds	r3, r7, r3
 80016e2:	2202      	movs	r2, #2
 80016e4:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80016e6:	230f      	movs	r3, #15
 80016e8:	18fb      	adds	r3, r7, r3
 80016ea:	781b      	ldrb	r3, [r3, #0]
}
 80016ec:	0018      	movs	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	b004      	add	sp, #16
 80016f2:	bdb0      	pop	{r4, r5, r7, pc}
 80016f4:	fffff0fe 	.word	0xfffff0fe

080016f8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2b08      	cmp	r3, #8
 8001708:	d102      	bne.n	8001710 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800170a:	2308      	movs	r3, #8
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	e00f      	b.n	8001730 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	2201      	movs	r2, #1
 8001718:	4013      	ands	r3, r2
 800171a:	d007      	beq.n	800172c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001720:	2220      	movs	r2, #32
 8001722:	431a      	orrs	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e072      	b.n	8001812 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800172c:	2304      	movs	r3, #4
 800172e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001730:	f7ff fc96 	bl	8001060 <HAL_GetTick>
 8001734:	0003      	movs	r3, r0
 8001736:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001738:	e01f      	b.n	800177a <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	3301      	adds	r3, #1
 800173e:	d01c      	beq.n	800177a <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001740:	f7ff fc8e 	bl	8001060 <HAL_GetTick>
 8001744:	0002      	movs	r2, r0
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	429a      	cmp	r2, r3
 800174e:	d302      	bcc.n	8001756 <HAL_ADC_PollForConversion+0x5e>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d111      	bne.n	800177a <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	4013      	ands	r3, r2
 8001760:	d10b      	bne.n	800177a <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	2204      	movs	r2, #4
 8001768:	431a      	orrs	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2254      	movs	r2, #84	; 0x54
 8001772:	2100      	movs	r1, #0
 8001774:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e04b      	b.n	8001812 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	4013      	ands	r3, r2
 8001784:	d0d9      	beq.n	800173a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178a:	2280      	movs	r2, #128	; 0x80
 800178c:	0092      	lsls	r2, r2, #2
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	0018      	movs	r0, r3
 800179a:	f7ff fcd6 	bl	800114a <LL_ADC_REG_IsTriggerSourceSWStart>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d02e      	beq.n	8001800 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	7e9b      	ldrb	r3, [r3, #26]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d12a      	bne.n	8001800 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2208      	movs	r2, #8
 80017b2:	4013      	ands	r3, r2
 80017b4:	2b08      	cmp	r3, #8
 80017b6:	d123      	bne.n	8001800 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	0018      	movs	r0, r3
 80017be:	f7ff fd93 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 80017c2:	1e03      	subs	r3, r0, #0
 80017c4:	d110      	bne.n	80017e8 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	210c      	movs	r1, #12
 80017d2:	438a      	bics	r2, r1
 80017d4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017da:	4a10      	ldr	r2, [pc, #64]	; (800181c <HAL_ADC_PollForConversion+0x124>)
 80017dc:	4013      	ands	r3, r2
 80017de:	2201      	movs	r2, #1
 80017e0:	431a      	orrs	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	659a      	str	r2, [r3, #88]	; 0x58
 80017e6:	e00b      	b.n	8001800 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ec:	2220      	movs	r2, #32
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017f8:	2201      	movs	r2, #1
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	7e1b      	ldrb	r3, [r3, #24]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d103      	bne.n	8001810 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	220c      	movs	r2, #12
 800180e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	0018      	movs	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	b004      	add	sp, #16
 8001818:	bd80      	pop	{r7, pc}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	fffffefe 	.word	0xfffffefe

08001820 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b002      	add	sp, #8
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001842:	2317      	movs	r3, #23
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2254      	movs	r2, #84	; 0x54
 8001852:	5c9b      	ldrb	r3, [r3, r2]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d101      	bne.n	800185c <HAL_ADC_ConfigChannel+0x24>
 8001858:	2302      	movs	r3, #2
 800185a:	e1c0      	b.n	8001bde <HAL_ADC_ConfigChannel+0x3a6>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2254      	movs	r2, #84	; 0x54
 8001860:	2101      	movs	r1, #1
 8001862:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff fd3d 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 800186e:	1e03      	subs	r3, r0, #0
 8001870:	d000      	beq.n	8001874 <HAL_ADC_ConfigChannel+0x3c>
 8001872:	e1a3      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d100      	bne.n	800187e <HAL_ADC_ConfigChannel+0x46>
 800187c:	e143      	b.n	8001b06 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	691a      	ldr	r2, [r3, #16]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	061b      	lsls	r3, r3, #24
 8001886:	429a      	cmp	r2, r3
 8001888:	d004      	beq.n	8001894 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800188e:	4ac1      	ldr	r2, [pc, #772]	; (8001b94 <HAL_ADC_ConfigChannel+0x35c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d108      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	0019      	movs	r1, r3
 800189e:	0010      	movs	r0, r2
 80018a0:	f7ff fc84 	bl	80011ac <LL_ADC_REG_SetSequencerChAdd>
 80018a4:	e0c9      	b.n	8001a3a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	211f      	movs	r1, #31
 80018b0:	400b      	ands	r3, r1
 80018b2:	210f      	movs	r1, #15
 80018b4:	4099      	lsls	r1, r3
 80018b6:	000b      	movs	r3, r1
 80018b8:	43db      	mvns	r3, r3
 80018ba:	4013      	ands	r3, r2
 80018bc:	0019      	movs	r1, r3
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	035b      	lsls	r3, r3, #13
 80018c4:	0b5b      	lsrs	r3, r3, #13
 80018c6:	d105      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x9c>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	0e9b      	lsrs	r3, r3, #26
 80018ce:	221f      	movs	r2, #31
 80018d0:	4013      	ands	r3, r2
 80018d2:	e098      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2201      	movs	r2, #1
 80018da:	4013      	ands	r3, r2
 80018dc:	d000      	beq.n	80018e0 <HAL_ADC_ConfigChannel+0xa8>
 80018de:	e091      	b.n	8001a04 <HAL_ADC_ConfigChannel+0x1cc>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2202      	movs	r2, #2
 80018e6:	4013      	ands	r3, r2
 80018e8:	d000      	beq.n	80018ec <HAL_ADC_ConfigChannel+0xb4>
 80018ea:	e089      	b.n	8001a00 <HAL_ADC_ConfigChannel+0x1c8>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2204      	movs	r2, #4
 80018f2:	4013      	ands	r3, r2
 80018f4:	d000      	beq.n	80018f8 <HAL_ADC_ConfigChannel+0xc0>
 80018f6:	e081      	b.n	80019fc <HAL_ADC_ConfigChannel+0x1c4>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2208      	movs	r2, #8
 80018fe:	4013      	ands	r3, r2
 8001900:	d000      	beq.n	8001904 <HAL_ADC_ConfigChannel+0xcc>
 8001902:	e079      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1c0>
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2210      	movs	r2, #16
 800190a:	4013      	ands	r3, r2
 800190c:	d000      	beq.n	8001910 <HAL_ADC_ConfigChannel+0xd8>
 800190e:	e071      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1bc>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2220      	movs	r2, #32
 8001916:	4013      	ands	r3, r2
 8001918:	d000      	beq.n	800191c <HAL_ADC_ConfigChannel+0xe4>
 800191a:	e069      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x1b8>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2240      	movs	r2, #64	; 0x40
 8001922:	4013      	ands	r3, r2
 8001924:	d000      	beq.n	8001928 <HAL_ADC_ConfigChannel+0xf0>
 8001926:	e061      	b.n	80019ec <HAL_ADC_ConfigChannel+0x1b4>
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2280      	movs	r2, #128	; 0x80
 800192e:	4013      	ands	r3, r2
 8001930:	d000      	beq.n	8001934 <HAL_ADC_ConfigChannel+0xfc>
 8001932:	e059      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x1b0>
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	4013      	ands	r3, r2
 800193e:	d151      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x1ac>
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4013      	ands	r3, r2
 800194a:	d149      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x1a8>
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4013      	ands	r3, r2
 8001956:	d141      	bne.n	80019dc <HAL_ADC_ConfigChannel+0x1a4>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	2380      	movs	r3, #128	; 0x80
 800195e:	011b      	lsls	r3, r3, #4
 8001960:	4013      	ands	r3, r2
 8001962:	d139      	bne.n	80019d8 <HAL_ADC_ConfigChannel+0x1a0>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	015b      	lsls	r3, r3, #5
 800196c:	4013      	ands	r3, r2
 800196e:	d131      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x19c>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	2380      	movs	r3, #128	; 0x80
 8001976:	019b      	lsls	r3, r3, #6
 8001978:	4013      	ands	r3, r2
 800197a:	d129      	bne.n	80019d0 <HAL_ADC_ConfigChannel+0x198>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	01db      	lsls	r3, r3, #7
 8001984:	4013      	ands	r3, r2
 8001986:	d121      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x194>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	021b      	lsls	r3, r3, #8
 8001990:	4013      	ands	r3, r2
 8001992:	d119      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x190>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	025b      	lsls	r3, r3, #9
 800199c:	4013      	ands	r3, r2
 800199e:	d111      	bne.n	80019c4 <HAL_ADC_ConfigChannel+0x18c>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	2380      	movs	r3, #128	; 0x80
 80019a6:	029b      	lsls	r3, r3, #10
 80019a8:	4013      	ands	r3, r2
 80019aa:	d109      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x188>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	2380      	movs	r3, #128	; 0x80
 80019b2:	02db      	lsls	r3, r3, #11
 80019b4:	4013      	ands	r3, r2
 80019b6:	d001      	beq.n	80019bc <HAL_ADC_ConfigChannel+0x184>
 80019b8:	2312      	movs	r3, #18
 80019ba:	e024      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019bc:	2300      	movs	r3, #0
 80019be:	e022      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019c0:	2311      	movs	r3, #17
 80019c2:	e020      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019c4:	2310      	movs	r3, #16
 80019c6:	e01e      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019c8:	230f      	movs	r3, #15
 80019ca:	e01c      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019cc:	230e      	movs	r3, #14
 80019ce:	e01a      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019d0:	230d      	movs	r3, #13
 80019d2:	e018      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019d4:	230c      	movs	r3, #12
 80019d6:	e016      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019d8:	230b      	movs	r3, #11
 80019da:	e014      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019dc:	230a      	movs	r3, #10
 80019de:	e012      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019e0:	2309      	movs	r3, #9
 80019e2:	e010      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019e4:	2308      	movs	r3, #8
 80019e6:	e00e      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019e8:	2307      	movs	r3, #7
 80019ea:	e00c      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019ec:	2306      	movs	r3, #6
 80019ee:	e00a      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019f0:	2305      	movs	r3, #5
 80019f2:	e008      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019f4:	2304      	movs	r3, #4
 80019f6:	e006      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019f8:	2303      	movs	r3, #3
 80019fa:	e004      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 80019fc:	2302      	movs	r3, #2
 80019fe:	e002      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 8001a00:	2301      	movs	r3, #1
 8001a02:	e000      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1ce>
 8001a04:	2300      	movs	r3, #0
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	6852      	ldr	r2, [r2, #4]
 8001a0a:	201f      	movs	r0, #31
 8001a0c:	4002      	ands	r2, r0
 8001a0e:	4093      	lsls	r3, r2
 8001a10:	000a      	movs	r2, r1
 8001a12:	431a      	orrs	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	089b      	lsrs	r3, r3, #2
 8001a1e:	1c5a      	adds	r2, r3, #1
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	69db      	ldr	r3, [r3, #28]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d808      	bhi.n	8001a3a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6818      	ldr	r0, [r3, #0]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	6859      	ldr	r1, [r3, #4]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	001a      	movs	r2, r3
 8001a36:	f7ff fb99 	bl	800116c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6818      	ldr	r0, [r3, #0]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	6819      	ldr	r1, [r3, #0]
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	001a      	movs	r2, r3
 8001a48:	f7ff fbd4 	bl	80011f4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	db00      	blt.n	8001a56 <HAL_ADC_ConfigChannel+0x21e>
 8001a54:	e0bc      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a56:	4b50      	ldr	r3, [pc, #320]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f7ff fb35 	bl	80010c8 <LL_ADC_GetCommonPathInternalCh>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a4d      	ldr	r2, [pc, #308]	; (8001b9c <HAL_ADC_ConfigChannel+0x364>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d122      	bne.n	8001ab2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	2380      	movs	r3, #128	; 0x80
 8001a70:	041b      	lsls	r3, r3, #16
 8001a72:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a74:	d11d      	bne.n	8001ab2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	2280      	movs	r2, #128	; 0x80
 8001a7a:	0412      	lsls	r2, r2, #16
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	4a46      	ldr	r2, [pc, #280]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001a80:	0019      	movs	r1, r3
 8001a82:	0010      	movs	r0, r2
 8001a84:	f7ff fb0c 	bl	80010a0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a88:	4b45      	ldr	r3, [pc, #276]	; (8001ba0 <HAL_ADC_ConfigChannel+0x368>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4945      	ldr	r1, [pc, #276]	; (8001ba4 <HAL_ADC_ConfigChannel+0x36c>)
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f7fe fb4a 	bl	8000128 <__udivsi3>
 8001a94:	0003      	movs	r3, r0
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	0013      	movs	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	189b      	adds	r3, r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001aa2:	e002      	b.n	8001aaa <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f9      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ab0:	e08e      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a3c      	ldr	r2, [pc, #240]	; (8001ba8 <HAL_ADC_ConfigChannel+0x370>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d10e      	bne.n	8001ada <HAL_ADC_ConfigChannel+0x2a2>
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	2380      	movs	r3, #128	; 0x80
 8001ac0:	045b      	lsls	r3, r3, #17
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d109      	bne.n	8001ada <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	0452      	lsls	r2, r2, #17
 8001acc:	4313      	orrs	r3, r2
 8001ace:	4a32      	ldr	r2, [pc, #200]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001ad0:	0019      	movs	r1, r3
 8001ad2:	0010      	movs	r0, r2
 8001ad4:	f7ff fae4 	bl	80010a0 <LL_ADC_SetCommonPathInternalCh>
 8001ad8:	e07a      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a33      	ldr	r2, [pc, #204]	; (8001bac <HAL_ADC_ConfigChannel+0x374>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d000      	beq.n	8001ae6 <HAL_ADC_ConfigChannel+0x2ae>
 8001ae4:	e074      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	03db      	lsls	r3, r3, #15
 8001aec:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001aee:	d000      	beq.n	8001af2 <HAL_ADC_ConfigChannel+0x2ba>
 8001af0:	e06e      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	2280      	movs	r2, #128	; 0x80
 8001af6:	03d2      	lsls	r2, r2, #15
 8001af8:	4313      	orrs	r3, r2
 8001afa:	4a27      	ldr	r2, [pc, #156]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001afc:	0019      	movs	r1, r3
 8001afe:	0010      	movs	r0, r2
 8001b00:	f7ff face 	bl	80010a0 <LL_ADC_SetCommonPathInternalCh>
 8001b04:	e064      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691a      	ldr	r2, [r3, #16]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	061b      	lsls	r3, r3, #24
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d004      	beq.n	8001b1c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b16:	4a1f      	ldr	r2, [pc, #124]	; (8001b94 <HAL_ADC_ConfigChannel+0x35c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d107      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	0019      	movs	r1, r3
 8001b26:	0010      	movs	r0, r2
 8001b28:	f7ff fb51 	bl	80011ce <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	da4d      	bge.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001b36:	0018      	movs	r0, r3
 8001b38:	f7ff fac6 	bl	80010c8 <LL_ADC_GetCommonPathInternalCh>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a15      	ldr	r2, [pc, #84]	; (8001b9c <HAL_ADC_ConfigChannel+0x364>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d108      	bne.n	8001b5c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4a18      	ldr	r2, [pc, #96]	; (8001bb0 <HAL_ADC_ConfigChannel+0x378>)
 8001b4e:	4013      	ands	r3, r2
 8001b50:	4a11      	ldr	r2, [pc, #68]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001b52:	0019      	movs	r1, r3
 8001b54:	0010      	movs	r0, r2
 8001b56:	f7ff faa3 	bl	80010a0 <LL_ADC_SetCommonPathInternalCh>
 8001b5a:	e039      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a11      	ldr	r2, [pc, #68]	; (8001ba8 <HAL_ADC_ConfigChannel+0x370>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d108      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <HAL_ADC_ConfigChannel+0x37c>)
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	4a0a      	ldr	r2, [pc, #40]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001b6e:	0019      	movs	r1, r3
 8001b70:	0010      	movs	r0, r2
 8001b72:	f7ff fa95 	bl	80010a0 <LL_ADC_SetCommonPathInternalCh>
 8001b76:	e02b      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <HAL_ADC_ConfigChannel+0x374>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d126      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4a0c      	ldr	r2, [pc, #48]	; (8001bb8 <HAL_ADC_ConfigChannel+0x380>)
 8001b86:	4013      	ands	r3, r2
 8001b88:	4a03      	ldr	r2, [pc, #12]	; (8001b98 <HAL_ADC_ConfigChannel+0x360>)
 8001b8a:	0019      	movs	r1, r3
 8001b8c:	0010      	movs	r0, r2
 8001b8e:	f7ff fa87 	bl	80010a0 <LL_ADC_SetCommonPathInternalCh>
 8001b92:	e01d      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x398>
 8001b94:	80000004 	.word	0x80000004
 8001b98:	40012708 	.word	0x40012708
 8001b9c:	b0001000 	.word	0xb0001000
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	00030d40 	.word	0x00030d40
 8001ba8:	b8004000 	.word	0xb8004000
 8001bac:	b4002000 	.word	0xb4002000
 8001bb0:	ff7fffff 	.word	0xff7fffff
 8001bb4:	feffffff 	.word	0xfeffffff
 8001bb8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc0:	2220      	movs	r2, #32
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001bc8:	2317      	movs	r3, #23
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	2201      	movs	r2, #1
 8001bce:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2254      	movs	r2, #84	; 0x54
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001bd8:	2317      	movs	r3, #23
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	781b      	ldrb	r3, [r3, #0]
}
 8001bde:	0018      	movs	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	b006      	add	sp, #24
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	46c0      	nop			; (mov r8, r8)

08001be8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f7ff fb51 	bl	80012a0 <LL_ADC_IsEnabled>
 8001bfe:	1e03      	subs	r3, r0, #0
 8001c00:	d000      	beq.n	8001c04 <ADC_Enable+0x1c>
 8001c02:	e069      	b.n	8001cd8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	4a36      	ldr	r2, [pc, #216]	; (8001ce4 <ADC_Enable+0xfc>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d00d      	beq.n	8001c2c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c14:	2210      	movs	r2, #16
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c20:	2201      	movs	r2, #1
 8001c22:	431a      	orrs	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e056      	b.n	8001cda <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	0018      	movs	r0, r3
 8001c32:	f7ff fb23 	bl	800127c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001c36:	4b2c      	ldr	r3, [pc, #176]	; (8001ce8 <ADC_Enable+0x100>)
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7ff fa45 	bl	80010c8 <LL_ADC_GetCommonPathInternalCh>
 8001c3e:	0002      	movs	r2, r0
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	041b      	lsls	r3, r3, #16
 8001c44:	4013      	ands	r3, r2
 8001c46:	d00f      	beq.n	8001c68 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c48:	4b28      	ldr	r3, [pc, #160]	; (8001cec <ADC_Enable+0x104>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4928      	ldr	r1, [pc, #160]	; (8001cf0 <ADC_Enable+0x108>)
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f7fe fa6a 	bl	8000128 <__udivsi3>
 8001c54:	0003      	movs	r3, r0
 8001c56:	3301      	adds	r3, #1
 8001c58:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c5a:	e002      	b.n	8001c62 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f9      	bne.n	8001c5c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	7e5b      	ldrb	r3, [r3, #25]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d033      	beq.n	8001cd8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001c70:	f7ff f9f6 	bl	8001060 <HAL_GetTick>
 8001c74:	0003      	movs	r3, r0
 8001c76:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c78:	e027      	b.n	8001cca <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f7ff fb0e 	bl	80012a0 <LL_ADC_IsEnabled>
 8001c84:	1e03      	subs	r3, r0, #0
 8001c86:	d104      	bne.n	8001c92 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f7ff faf5 	bl	800127c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c92:	f7ff f9e5 	bl	8001060 <HAL_GetTick>
 8001c96:	0002      	movs	r2, r0
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d914      	bls.n	8001cca <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d00d      	beq.n	8001cca <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb2:	2210      	movs	r2, #16
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e007      	b.n	8001cda <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d1d0      	bne.n	8001c7a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	0018      	movs	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b004      	add	sp, #16
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	80000017 	.word	0x80000017
 8001ce8:	40012708 	.word	0x40012708
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	00030d40 	.word	0x00030d40

08001cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf4:	b590      	push	{r4, r7, lr}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	0002      	movs	r2, r0
 8001cfc:	6039      	str	r1, [r7, #0]
 8001cfe:	1dfb      	adds	r3, r7, #7
 8001d00:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d02:	1dfb      	adds	r3, r7, #7
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b7f      	cmp	r3, #127	; 0x7f
 8001d08:	d828      	bhi.n	8001d5c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d0a:	4a2f      	ldr	r2, [pc, #188]	; (8001dc8 <__NVIC_SetPriority+0xd4>)
 8001d0c:	1dfb      	adds	r3, r7, #7
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	b25b      	sxtb	r3, r3
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	33c0      	adds	r3, #192	; 0xc0
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	589b      	ldr	r3, [r3, r2]
 8001d1a:	1dfa      	adds	r2, r7, #7
 8001d1c:	7812      	ldrb	r2, [r2, #0]
 8001d1e:	0011      	movs	r1, r2
 8001d20:	2203      	movs	r2, #3
 8001d22:	400a      	ands	r2, r1
 8001d24:	00d2      	lsls	r2, r2, #3
 8001d26:	21ff      	movs	r1, #255	; 0xff
 8001d28:	4091      	lsls	r1, r2
 8001d2a:	000a      	movs	r2, r1
 8001d2c:	43d2      	mvns	r2, r2
 8001d2e:	401a      	ands	r2, r3
 8001d30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	019b      	lsls	r3, r3, #6
 8001d36:	22ff      	movs	r2, #255	; 0xff
 8001d38:	401a      	ands	r2, r3
 8001d3a:	1dfb      	adds	r3, r7, #7
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	0018      	movs	r0, r3
 8001d40:	2303      	movs	r3, #3
 8001d42:	4003      	ands	r3, r0
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d48:	481f      	ldr	r0, [pc, #124]	; (8001dc8 <__NVIC_SetPriority+0xd4>)
 8001d4a:	1dfb      	adds	r3, r7, #7
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	b25b      	sxtb	r3, r3
 8001d50:	089b      	lsrs	r3, r3, #2
 8001d52:	430a      	orrs	r2, r1
 8001d54:	33c0      	adds	r3, #192	; 0xc0
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001d5a:	e031      	b.n	8001dc0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d5c:	4a1b      	ldr	r2, [pc, #108]	; (8001dcc <__NVIC_SetPriority+0xd8>)
 8001d5e:	1dfb      	adds	r3, r7, #7
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	0019      	movs	r1, r3
 8001d64:	230f      	movs	r3, #15
 8001d66:	400b      	ands	r3, r1
 8001d68:	3b08      	subs	r3, #8
 8001d6a:	089b      	lsrs	r3, r3, #2
 8001d6c:	3306      	adds	r3, #6
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	18d3      	adds	r3, r2, r3
 8001d72:	3304      	adds	r3, #4
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	1dfa      	adds	r2, r7, #7
 8001d78:	7812      	ldrb	r2, [r2, #0]
 8001d7a:	0011      	movs	r1, r2
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	400a      	ands	r2, r1
 8001d80:	00d2      	lsls	r2, r2, #3
 8001d82:	21ff      	movs	r1, #255	; 0xff
 8001d84:	4091      	lsls	r1, r2
 8001d86:	000a      	movs	r2, r1
 8001d88:	43d2      	mvns	r2, r2
 8001d8a:	401a      	ands	r2, r3
 8001d8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	019b      	lsls	r3, r3, #6
 8001d92:	22ff      	movs	r2, #255	; 0xff
 8001d94:	401a      	ands	r2, r3
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	4003      	ands	r3, r0
 8001da0:	00db      	lsls	r3, r3, #3
 8001da2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001da4:	4809      	ldr	r0, [pc, #36]	; (8001dcc <__NVIC_SetPriority+0xd8>)
 8001da6:	1dfb      	adds	r3, r7, #7
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	001c      	movs	r4, r3
 8001dac:	230f      	movs	r3, #15
 8001dae:	4023      	ands	r3, r4
 8001db0:	3b08      	subs	r3, #8
 8001db2:	089b      	lsrs	r3, r3, #2
 8001db4:	430a      	orrs	r2, r1
 8001db6:	3306      	adds	r3, #6
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	18c3      	adds	r3, r0, r3
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	601a      	str	r2, [r3, #0]
}
 8001dc0:	46c0      	nop			; (mov r8, r8)
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	b003      	add	sp, #12
 8001dc6:	bd90      	pop	{r4, r7, pc}
 8001dc8:	e000e100 	.word	0xe000e100
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	1e5a      	subs	r2, r3, #1
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	045b      	lsls	r3, r3, #17
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d301      	bcc.n	8001de8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001de4:	2301      	movs	r3, #1
 8001de6:	e010      	b.n	8001e0a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <SysTick_Config+0x44>)
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	3a01      	subs	r2, #1
 8001dee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df0:	2301      	movs	r3, #1
 8001df2:	425b      	negs	r3, r3
 8001df4:	2103      	movs	r1, #3
 8001df6:	0018      	movs	r0, r3
 8001df8:	f7ff ff7c 	bl	8001cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <SysTick_Config+0x44>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e02:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <SysTick_Config+0x44>)
 8001e04:	2207      	movs	r2, #7
 8001e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	b002      	add	sp, #8
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	e000e010 	.word	0xe000e010

08001e18 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60b9      	str	r1, [r7, #8]
 8001e20:	607a      	str	r2, [r7, #4]
 8001e22:	210f      	movs	r1, #15
 8001e24:	187b      	adds	r3, r7, r1
 8001e26:	1c02      	adds	r2, r0, #0
 8001e28:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	187b      	adds	r3, r7, r1
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	b25b      	sxtb	r3, r3
 8001e32:	0011      	movs	r1, r2
 8001e34:	0018      	movs	r0, r3
 8001e36:	f7ff ff5d 	bl	8001cf4 <__NVIC_SetPriority>
}
 8001e3a:	46c0      	nop			; (mov r8, r8)
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b004      	add	sp, #16
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	f7ff ffbf 	bl	8001dd0 <SysTick_Config>
 8001e52:	0003      	movs	r3, r0
}
 8001e54:	0018      	movs	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b002      	add	sp, #8
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e6a:	e147      	b.n	80020fc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2101      	movs	r1, #1
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	4091      	lsls	r1, r2
 8001e76:	000a      	movs	r2, r1
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d100      	bne.n	8001e84 <HAL_GPIO_Init+0x28>
 8001e82:	e138      	b.n	80020f6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2203      	movs	r2, #3
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d005      	beq.n	8001e9c <HAL_GPIO_Init+0x40>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	2203      	movs	r2, #3
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d130      	bne.n	8001efe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	0013      	movs	r3, r2
 8001eac:	43da      	mvns	r2, r3
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	0013      	movs	r3, r2
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	0013      	movs	r3, r2
 8001eda:	43da      	mvns	r2, r3
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	091b      	lsrs	r3, r3, #4
 8001ee8:	2201      	movs	r2, #1
 8001eea:	401a      	ands	r2, r3
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	0013      	movs	r3, r2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2203      	movs	r2, #3
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b03      	cmp	r3, #3
 8001f08:	d017      	beq.n	8001f3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	2203      	movs	r2, #3
 8001f16:	409a      	lsls	r2, r3
 8001f18:	0013      	movs	r3, r2
 8001f1a:	43da      	mvns	r2, r3
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	409a      	lsls	r2, r3
 8001f2c:	0013      	movs	r3, r2
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2203      	movs	r2, #3
 8001f40:	4013      	ands	r3, r2
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d123      	bne.n	8001f8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	08da      	lsrs	r2, r3, #3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3208      	adds	r2, #8
 8001f4e:	0092      	lsls	r2, r2, #2
 8001f50:	58d3      	ldr	r3, [r2, r3]
 8001f52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	2207      	movs	r2, #7
 8001f58:	4013      	ands	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	220f      	movs	r2, #15
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	0013      	movs	r3, r2
 8001f62:	43da      	mvns	r2, r3
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	4013      	ands	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	691a      	ldr	r2, [r3, #16]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	2107      	movs	r1, #7
 8001f72:	400b      	ands	r3, r1
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	409a      	lsls	r2, r3
 8001f78:	0013      	movs	r3, r2
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	08da      	lsrs	r2, r3, #3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3208      	adds	r2, #8
 8001f88:	0092      	lsls	r2, r2, #2
 8001f8a:	6939      	ldr	r1, [r7, #16]
 8001f8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	2203      	movs	r2, #3
 8001f9a:	409a      	lsls	r2, r3
 8001f9c:	0013      	movs	r3, r2
 8001f9e:	43da      	mvns	r2, r3
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2203      	movs	r2, #3
 8001fac:	401a      	ands	r2, r3
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	409a      	lsls	r2, r3
 8001fb4:	0013      	movs	r3, r2
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	23c0      	movs	r3, #192	; 0xc0
 8001fc8:	029b      	lsls	r3, r3, #10
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d100      	bne.n	8001fd0 <HAL_GPIO_Init+0x174>
 8001fce:	e092      	b.n	80020f6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001fd0:	4a50      	ldr	r2, [pc, #320]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	089b      	lsrs	r3, r3, #2
 8001fd6:	3318      	adds	r3, #24
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	589b      	ldr	r3, [r3, r2]
 8001fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	220f      	movs	r2, #15
 8001fe8:	409a      	lsls	r2, r3
 8001fea:	0013      	movs	r3, r2
 8001fec:	43da      	mvns	r2, r3
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	23a0      	movs	r3, #160	; 0xa0
 8001ff8:	05db      	lsls	r3, r3, #23
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d013      	beq.n	8002026 <HAL_GPIO_Init+0x1ca>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a45      	ldr	r2, [pc, #276]	; (8002118 <HAL_GPIO_Init+0x2bc>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d00d      	beq.n	8002022 <HAL_GPIO_Init+0x1c6>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a44      	ldr	r2, [pc, #272]	; (800211c <HAL_GPIO_Init+0x2c0>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d007      	beq.n	800201e <HAL_GPIO_Init+0x1c2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a43      	ldr	r2, [pc, #268]	; (8002120 <HAL_GPIO_Init+0x2c4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d101      	bne.n	800201a <HAL_GPIO_Init+0x1be>
 8002016:	2303      	movs	r3, #3
 8002018:	e006      	b.n	8002028 <HAL_GPIO_Init+0x1cc>
 800201a:	2305      	movs	r3, #5
 800201c:	e004      	b.n	8002028 <HAL_GPIO_Init+0x1cc>
 800201e:	2302      	movs	r3, #2
 8002020:	e002      	b.n	8002028 <HAL_GPIO_Init+0x1cc>
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <HAL_GPIO_Init+0x1cc>
 8002026:	2300      	movs	r3, #0
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	2103      	movs	r1, #3
 800202c:	400a      	ands	r2, r1
 800202e:	00d2      	lsls	r2, r2, #3
 8002030:	4093      	lsls	r3, r2
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002038:	4936      	ldr	r1, [pc, #216]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	089b      	lsrs	r3, r3, #2
 800203e:	3318      	adds	r3, #24
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002046:	4b33      	ldr	r3, [pc, #204]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	43da      	mvns	r2, r3
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4013      	ands	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	2380      	movs	r3, #128	; 0x80
 800205c:	035b      	lsls	r3, r3, #13
 800205e:	4013      	ands	r3, r2
 8002060:	d003      	beq.n	800206a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	4313      	orrs	r3, r2
 8002068:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800206a:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002070:	4b28      	ldr	r3, [pc, #160]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	43da      	mvns	r2, r3
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	4013      	ands	r3, r2
 800207e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	2380      	movs	r3, #128	; 0x80
 8002086:	039b      	lsls	r3, r3, #14
 8002088:	4013      	ands	r3, r2
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4313      	orrs	r3, r2
 8002092:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002094:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800209a:	4a1e      	ldr	r2, [pc, #120]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 800209c:	2384      	movs	r3, #132	; 0x84
 800209e:	58d3      	ldr	r3, [r2, r3]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	43da      	mvns	r2, r3
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	2380      	movs	r3, #128	; 0x80
 80020b2:	029b      	lsls	r3, r3, #10
 80020b4:	4013      	ands	r3, r2
 80020b6:	d003      	beq.n	80020c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020c0:	4914      	ldr	r1, [pc, #80]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 80020c2:	2284      	movs	r2, #132	; 0x84
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80020c8:	4a12      	ldr	r2, [pc, #72]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 80020ca:	2380      	movs	r3, #128	; 0x80
 80020cc:	58d3      	ldr	r3, [r2, r3]
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	43da      	mvns	r2, r3
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	2380      	movs	r3, #128	; 0x80
 80020e0:	025b      	lsls	r3, r3, #9
 80020e2:	4013      	ands	r3, r2
 80020e4:	d003      	beq.n	80020ee <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020ee:	4909      	ldr	r1, [pc, #36]	; (8002114 <HAL_GPIO_Init+0x2b8>)
 80020f0:	2280      	movs	r2, #128	; 0x80
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3301      	adds	r3, #1
 80020fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	40da      	lsrs	r2, r3
 8002104:	1e13      	subs	r3, r2, #0
 8002106:	d000      	beq.n	800210a <HAL_GPIO_Init+0x2ae>
 8002108:	e6b0      	b.n	8001e6c <HAL_GPIO_Init+0x10>
  }
}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b006      	add	sp, #24
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40021800 	.word	0x40021800
 8002118:	50000400 	.word	0x50000400
 800211c:	50000800 	.word	0x50000800
 8002120:	50000c00 	.word	0x50000c00

08002124 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	0008      	movs	r0, r1
 800212e:	0011      	movs	r1, r2
 8002130:	1cbb      	adds	r3, r7, #2
 8002132:	1c02      	adds	r2, r0, #0
 8002134:	801a      	strh	r2, [r3, #0]
 8002136:	1c7b      	adds	r3, r7, #1
 8002138:	1c0a      	adds	r2, r1, #0
 800213a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800213c:	1c7b      	adds	r3, r7, #1
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d004      	beq.n	800214e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002144:	1cbb      	adds	r3, r7, #2
 8002146:	881a      	ldrh	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800214c:	e003      	b.n	8002156 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800214e:	1cbb      	adds	r3, r7, #2
 8002150:	881a      	ldrh	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	46bd      	mov	sp, r7
 800215a:	b002      	add	sp, #8
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a19      	ldr	r2, [pc, #100]	; (80021d4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800216e:	4013      	ands	r3, r2
 8002170:	0019      	movs	r1, r3
 8002172:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	429a      	cmp	r2, r3
 8002182:	d11f      	bne.n	80021c4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002184:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	0013      	movs	r3, r2
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	189b      	adds	r3, r3, r2
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	4912      	ldr	r1, [pc, #72]	; (80021dc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002192:	0018      	movs	r0, r3
 8002194:	f7fd ffc8 	bl	8000128 <__udivsi3>
 8002198:	0003      	movs	r3, r0
 800219a:	3301      	adds	r3, #1
 800219c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800219e:	e008      	b.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	3b01      	subs	r3, #1
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	e001      	b.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e009      	b.n	80021c6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021b2:	4b07      	ldr	r3, [pc, #28]	; (80021d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021b4:	695a      	ldr	r2, [r3, #20]
 80021b6:	2380      	movs	r3, #128	; 0x80
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	401a      	ands	r2, r3
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d0ed      	beq.n	80021a0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	0018      	movs	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b004      	add	sp, #16
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	40007000 	.word	0x40007000
 80021d4:	fffff9ff 	.word	0xfffff9ff
 80021d8:	20000000 	.word	0x20000000
 80021dc:	000f4240 	.word	0x000f4240

080021e0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80021e4:	4b03      	ldr	r3, [pc, #12]	; (80021f4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	23e0      	movs	r3, #224	; 0xe0
 80021ea:	01db      	lsls	r3, r3, #7
 80021ec:	4013      	ands	r3, r2
}
 80021ee:	0018      	movs	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000

080021f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b088      	sub	sp, #32
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e2fe      	b.n	8002808 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2201      	movs	r2, #1
 8002210:	4013      	ands	r3, r2
 8002212:	d100      	bne.n	8002216 <HAL_RCC_OscConfig+0x1e>
 8002214:	e07c      	b.n	8002310 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002216:	4bc3      	ldr	r3, [pc, #780]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2238      	movs	r2, #56	; 0x38
 800221c:	4013      	ands	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002220:	4bc0      	ldr	r3, [pc, #768]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	2203      	movs	r2, #3
 8002226:	4013      	ands	r3, r2
 8002228:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	2b10      	cmp	r3, #16
 800222e:	d102      	bne.n	8002236 <HAL_RCC_OscConfig+0x3e>
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b03      	cmp	r3, #3
 8002234:	d002      	beq.n	800223c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	2b08      	cmp	r3, #8
 800223a:	d10b      	bne.n	8002254 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800223c:	4bb9      	ldr	r3, [pc, #740]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	029b      	lsls	r3, r3, #10
 8002244:	4013      	ands	r3, r2
 8002246:	d062      	beq.n	800230e <HAL_RCC_OscConfig+0x116>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d15e      	bne.n	800230e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e2d9      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	025b      	lsls	r3, r3, #9
 800225c:	429a      	cmp	r2, r3
 800225e:	d107      	bne.n	8002270 <HAL_RCC_OscConfig+0x78>
 8002260:	4bb0      	ldr	r3, [pc, #704]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	4baf      	ldr	r3, [pc, #700]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002266:	2180      	movs	r1, #128	; 0x80
 8002268:	0249      	lsls	r1, r1, #9
 800226a:	430a      	orrs	r2, r1
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	e020      	b.n	80022b2 <HAL_RCC_OscConfig+0xba>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	23a0      	movs	r3, #160	; 0xa0
 8002276:	02db      	lsls	r3, r3, #11
 8002278:	429a      	cmp	r2, r3
 800227a:	d10e      	bne.n	800229a <HAL_RCC_OscConfig+0xa2>
 800227c:	4ba9      	ldr	r3, [pc, #676]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4ba8      	ldr	r3, [pc, #672]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002282:	2180      	movs	r1, #128	; 0x80
 8002284:	02c9      	lsls	r1, r1, #11
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	4ba6      	ldr	r3, [pc, #664]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	4ba5      	ldr	r3, [pc, #660]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002290:	2180      	movs	r1, #128	; 0x80
 8002292:	0249      	lsls	r1, r1, #9
 8002294:	430a      	orrs	r2, r1
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	e00b      	b.n	80022b2 <HAL_RCC_OscConfig+0xba>
 800229a:	4ba2      	ldr	r3, [pc, #648]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4ba1      	ldr	r3, [pc, #644]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80022a0:	49a1      	ldr	r1, [pc, #644]	; (8002528 <HAL_RCC_OscConfig+0x330>)
 80022a2:	400a      	ands	r2, r1
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	4b9f      	ldr	r3, [pc, #636]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	4b9e      	ldr	r3, [pc, #632]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80022ac:	499f      	ldr	r1, [pc, #636]	; (800252c <HAL_RCC_OscConfig+0x334>)
 80022ae:	400a      	ands	r2, r1
 80022b0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d014      	beq.n	80022e4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ba:	f7fe fed1 	bl	8001060 <HAL_GetTick>
 80022be:	0003      	movs	r3, r0
 80022c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c4:	f7fe fecc 	bl	8001060 <HAL_GetTick>
 80022c8:	0002      	movs	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b64      	cmp	r3, #100	; 0x64
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e298      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022d6:	4b93      	ldr	r3, [pc, #588]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	2380      	movs	r3, #128	; 0x80
 80022dc:	029b      	lsls	r3, r3, #10
 80022de:	4013      	ands	r3, r2
 80022e0:	d0f0      	beq.n	80022c4 <HAL_RCC_OscConfig+0xcc>
 80022e2:	e015      	b.n	8002310 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7fe febc 	bl	8001060 <HAL_GetTick>
 80022e8:	0003      	movs	r3, r0
 80022ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ee:	f7fe feb7 	bl	8001060 <HAL_GetTick>
 80022f2:	0002      	movs	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b64      	cmp	r3, #100	; 0x64
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e283      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002300:	4b88      	ldr	r3, [pc, #544]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	029b      	lsls	r3, r3, #10
 8002308:	4013      	ands	r3, r2
 800230a:	d1f0      	bne.n	80022ee <HAL_RCC_OscConfig+0xf6>
 800230c:	e000      	b.n	8002310 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800230e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2202      	movs	r2, #2
 8002316:	4013      	ands	r3, r2
 8002318:	d100      	bne.n	800231c <HAL_RCC_OscConfig+0x124>
 800231a:	e099      	b.n	8002450 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800231c:	4b81      	ldr	r3, [pc, #516]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	2238      	movs	r2, #56	; 0x38
 8002322:	4013      	ands	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002326:	4b7f      	ldr	r3, [pc, #508]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	2203      	movs	r2, #3
 800232c:	4013      	ands	r3, r2
 800232e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	2b10      	cmp	r3, #16
 8002334:	d102      	bne.n	800233c <HAL_RCC_OscConfig+0x144>
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	2b02      	cmp	r3, #2
 800233a:	d002      	beq.n	8002342 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d135      	bne.n	80023ae <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002342:	4b78      	ldr	r3, [pc, #480]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	2380      	movs	r3, #128	; 0x80
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4013      	ands	r3, r2
 800234c:	d005      	beq.n	800235a <HAL_RCC_OscConfig+0x162>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e256      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235a:	4b72      	ldr	r3, [pc, #456]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4a74      	ldr	r2, [pc, #464]	; (8002530 <HAL_RCC_OscConfig+0x338>)
 8002360:	4013      	ands	r3, r2
 8002362:	0019      	movs	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	021a      	lsls	r2, r3, #8
 800236a:	4b6e      	ldr	r3, [pc, #440]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800236c:	430a      	orrs	r2, r1
 800236e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d112      	bne.n	800239c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002376:	4b6b      	ldr	r3, [pc, #428]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a6e      	ldr	r2, [pc, #440]	; (8002534 <HAL_RCC_OscConfig+0x33c>)
 800237c:	4013      	ands	r3, r2
 800237e:	0019      	movs	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	4b67      	ldr	r3, [pc, #412]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002386:	430a      	orrs	r2, r1
 8002388:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800238a:	4b66      	ldr	r3, [pc, #408]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	0adb      	lsrs	r3, r3, #11
 8002390:	2207      	movs	r2, #7
 8002392:	4013      	ands	r3, r2
 8002394:	4a68      	ldr	r2, [pc, #416]	; (8002538 <HAL_RCC_OscConfig+0x340>)
 8002396:	40da      	lsrs	r2, r3
 8002398:	4b68      	ldr	r3, [pc, #416]	; (800253c <HAL_RCC_OscConfig+0x344>)
 800239a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800239c:	4b68      	ldr	r3, [pc, #416]	; (8002540 <HAL_RCC_OscConfig+0x348>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	0018      	movs	r0, r3
 80023a2:	f7fe fe01 	bl	8000fa8 <HAL_InitTick>
 80023a6:	1e03      	subs	r3, r0, #0
 80023a8:	d051      	beq.n	800244e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e22c      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d030      	beq.n	8002418 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80023b6:	4b5b      	ldr	r3, [pc, #364]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a5e      	ldr	r2, [pc, #376]	; (8002534 <HAL_RCC_OscConfig+0x33c>)
 80023bc:	4013      	ands	r3, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691a      	ldr	r2, [r3, #16]
 80023c4:	4b57      	ldr	r3, [pc, #348]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80023c6:	430a      	orrs	r2, r1
 80023c8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80023ca:	4b56      	ldr	r3, [pc, #344]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	4b55      	ldr	r3, [pc, #340]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80023d0:	2180      	movs	r1, #128	; 0x80
 80023d2:	0049      	lsls	r1, r1, #1
 80023d4:	430a      	orrs	r2, r1
 80023d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d8:	f7fe fe42 	bl	8001060 <HAL_GetTick>
 80023dc:	0003      	movs	r3, r0
 80023de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e2:	f7fe fe3d 	bl	8001060 <HAL_GetTick>
 80023e6:	0002      	movs	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e209      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023f4:	4b4b      	ldr	r3, [pc, #300]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2380      	movs	r3, #128	; 0x80
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	4013      	ands	r3, r2
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002400:	4b48      	ldr	r3, [pc, #288]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	4a4a      	ldr	r2, [pc, #296]	; (8002530 <HAL_RCC_OscConfig+0x338>)
 8002406:	4013      	ands	r3, r2
 8002408:	0019      	movs	r1, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	021a      	lsls	r2, r3, #8
 8002410:	4b44      	ldr	r3, [pc, #272]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002412:	430a      	orrs	r2, r1
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	e01b      	b.n	8002450 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002418:	4b42      	ldr	r3, [pc, #264]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b41      	ldr	r3, [pc, #260]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800241e:	4949      	ldr	r1, [pc, #292]	; (8002544 <HAL_RCC_OscConfig+0x34c>)
 8002420:	400a      	ands	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe fe1c 	bl	8001060 <HAL_GetTick>
 8002428:	0003      	movs	r3, r0
 800242a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242e:	f7fe fe17 	bl	8001060 <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e1e3      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002440:	4b38      	ldr	r3, [pc, #224]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	2380      	movs	r3, #128	; 0x80
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4013      	ands	r3, r2
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x236>
 800244c:	e000      	b.n	8002450 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800244e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2208      	movs	r2, #8
 8002456:	4013      	ands	r3, r2
 8002458:	d047      	beq.n	80024ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800245a:	4b32      	ldr	r3, [pc, #200]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2238      	movs	r2, #56	; 0x38
 8002460:	4013      	ands	r3, r2
 8002462:	2b18      	cmp	r3, #24
 8002464:	d10a      	bne.n	800247c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002466:	4b2f      	ldr	r3, [pc, #188]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800246a:	2202      	movs	r2, #2
 800246c:	4013      	ands	r3, r2
 800246e:	d03c      	beq.n	80024ea <HAL_RCC_OscConfig+0x2f2>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d138      	bne.n	80024ea <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e1c5      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d019      	beq.n	80024b8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002484:	4b27      	ldr	r3, [pc, #156]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002486:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002488:	4b26      	ldr	r3, [pc, #152]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800248a:	2101      	movs	r1, #1
 800248c:	430a      	orrs	r2, r1
 800248e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002490:	f7fe fde6 	bl	8001060 <HAL_GetTick>
 8002494:	0003      	movs	r3, r0
 8002496:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800249a:	f7fe fde1 	bl	8001060 <HAL_GetTick>
 800249e:	0002      	movs	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e1ad      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ac:	4b1d      	ldr	r3, [pc, #116]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80024ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024b0:	2202      	movs	r2, #2
 80024b2:	4013      	ands	r3, r2
 80024b4:	d0f1      	beq.n	800249a <HAL_RCC_OscConfig+0x2a2>
 80024b6:	e018      	b.n	80024ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80024b8:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80024ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024bc:	4b19      	ldr	r3, [pc, #100]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80024be:	2101      	movs	r1, #1
 80024c0:	438a      	bics	r2, r1
 80024c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c4:	f7fe fdcc 	bl	8001060 <HAL_GetTick>
 80024c8:	0003      	movs	r3, r0
 80024ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ce:	f7fe fdc7 	bl	8001060 <HAL_GetTick>
 80024d2:	0002      	movs	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e193      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024e0:	4b10      	ldr	r3, [pc, #64]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 80024e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024e4:	2202      	movs	r2, #2
 80024e6:	4013      	ands	r3, r2
 80024e8:	d1f1      	bne.n	80024ce <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2204      	movs	r2, #4
 80024f0:	4013      	ands	r3, r2
 80024f2:	d100      	bne.n	80024f6 <HAL_RCC_OscConfig+0x2fe>
 80024f4:	e0c6      	b.n	8002684 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024f6:	231f      	movs	r3, #31
 80024f8:	18fb      	adds	r3, r7, r3
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80024fe:	4b09      	ldr	r3, [pc, #36]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2238      	movs	r2, #56	; 0x38
 8002504:	4013      	ands	r3, r2
 8002506:	2b20      	cmp	r3, #32
 8002508:	d11e      	bne.n	8002548 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_RCC_OscConfig+0x32c>)
 800250c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800250e:	2202      	movs	r2, #2
 8002510:	4013      	ands	r3, r2
 8002512:	d100      	bne.n	8002516 <HAL_RCC_OscConfig+0x31e>
 8002514:	e0b6      	b.n	8002684 <HAL_RCC_OscConfig+0x48c>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d000      	beq.n	8002520 <HAL_RCC_OscConfig+0x328>
 800251e:	e0b1      	b.n	8002684 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e171      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
 8002524:	40021000 	.word	0x40021000
 8002528:	fffeffff 	.word	0xfffeffff
 800252c:	fffbffff 	.word	0xfffbffff
 8002530:	ffff80ff 	.word	0xffff80ff
 8002534:	ffffc7ff 	.word	0xffffc7ff
 8002538:	00f42400 	.word	0x00f42400
 800253c:	20000000 	.word	0x20000000
 8002540:	20000004 	.word	0x20000004
 8002544:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002548:	4bb1      	ldr	r3, [pc, #708]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800254a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	055b      	lsls	r3, r3, #21
 8002550:	4013      	ands	r3, r2
 8002552:	d101      	bne.n	8002558 <HAL_RCC_OscConfig+0x360>
 8002554:	2301      	movs	r3, #1
 8002556:	e000      	b.n	800255a <HAL_RCC_OscConfig+0x362>
 8002558:	2300      	movs	r3, #0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d011      	beq.n	8002582 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800255e:	4bac      	ldr	r3, [pc, #688]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002562:	4bab      	ldr	r3, [pc, #684]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002564:	2180      	movs	r1, #128	; 0x80
 8002566:	0549      	lsls	r1, r1, #21
 8002568:	430a      	orrs	r2, r1
 800256a:	63da      	str	r2, [r3, #60]	; 0x3c
 800256c:	4ba8      	ldr	r3, [pc, #672]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800256e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002570:	2380      	movs	r3, #128	; 0x80
 8002572:	055b      	lsls	r3, r3, #21
 8002574:	4013      	ands	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800257a:	231f      	movs	r3, #31
 800257c:	18fb      	adds	r3, r7, r3
 800257e:	2201      	movs	r2, #1
 8002580:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002582:	4ba4      	ldr	r3, [pc, #656]	; (8002814 <HAL_RCC_OscConfig+0x61c>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	2380      	movs	r3, #128	; 0x80
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4013      	ands	r3, r2
 800258c:	d11a      	bne.n	80025c4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800258e:	4ba1      	ldr	r3, [pc, #644]	; (8002814 <HAL_RCC_OscConfig+0x61c>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	4ba0      	ldr	r3, [pc, #640]	; (8002814 <HAL_RCC_OscConfig+0x61c>)
 8002594:	2180      	movs	r1, #128	; 0x80
 8002596:	0049      	lsls	r1, r1, #1
 8002598:	430a      	orrs	r2, r1
 800259a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800259c:	f7fe fd60 	bl	8001060 <HAL_GetTick>
 80025a0:	0003      	movs	r3, r0
 80025a2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025a4:	e008      	b.n	80025b8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a6:	f7fe fd5b 	bl	8001060 <HAL_GetTick>
 80025aa:	0002      	movs	r2, r0
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e127      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025b8:	4b96      	ldr	r3, [pc, #600]	; (8002814 <HAL_RCC_OscConfig+0x61c>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4013      	ands	r3, r2
 80025c2:	d0f0      	beq.n	80025a6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d106      	bne.n	80025da <HAL_RCC_OscConfig+0x3e2>
 80025cc:	4b90      	ldr	r3, [pc, #576]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80025d0:	4b8f      	ldr	r3, [pc, #572]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025d2:	2101      	movs	r1, #1
 80025d4:	430a      	orrs	r2, r1
 80025d6:	65da      	str	r2, [r3, #92]	; 0x5c
 80025d8:	e01c      	b.n	8002614 <HAL_RCC_OscConfig+0x41c>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2b05      	cmp	r3, #5
 80025e0:	d10c      	bne.n	80025fc <HAL_RCC_OscConfig+0x404>
 80025e2:	4b8b      	ldr	r3, [pc, #556]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80025e6:	4b8a      	ldr	r3, [pc, #552]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025e8:	2104      	movs	r1, #4
 80025ea:	430a      	orrs	r2, r1
 80025ec:	65da      	str	r2, [r3, #92]	; 0x5c
 80025ee:	4b88      	ldr	r3, [pc, #544]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80025f2:	4b87      	ldr	r3, [pc, #540]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025f4:	2101      	movs	r1, #1
 80025f6:	430a      	orrs	r2, r1
 80025f8:	65da      	str	r2, [r3, #92]	; 0x5c
 80025fa:	e00b      	b.n	8002614 <HAL_RCC_OscConfig+0x41c>
 80025fc:	4b84      	ldr	r3, [pc, #528]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80025fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002600:	4b83      	ldr	r3, [pc, #524]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002602:	2101      	movs	r1, #1
 8002604:	438a      	bics	r2, r1
 8002606:	65da      	str	r2, [r3, #92]	; 0x5c
 8002608:	4b81      	ldr	r3, [pc, #516]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800260a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800260c:	4b80      	ldr	r3, [pc, #512]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800260e:	2104      	movs	r1, #4
 8002610:	438a      	bics	r2, r1
 8002612:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d014      	beq.n	8002646 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261c:	f7fe fd20 	bl	8001060 <HAL_GetTick>
 8002620:	0003      	movs	r3, r0
 8002622:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002624:	e009      	b.n	800263a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002626:	f7fe fd1b 	bl	8001060 <HAL_GetTick>
 800262a:	0002      	movs	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	4a79      	ldr	r2, [pc, #484]	; (8002818 <HAL_RCC_OscConfig+0x620>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d901      	bls.n	800263a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e0e6      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263a:	4b75      	ldr	r3, [pc, #468]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800263c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263e:	2202      	movs	r2, #2
 8002640:	4013      	ands	r3, r2
 8002642:	d0f0      	beq.n	8002626 <HAL_RCC_OscConfig+0x42e>
 8002644:	e013      	b.n	800266e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002646:	f7fe fd0b 	bl	8001060 <HAL_GetTick>
 800264a:	0003      	movs	r3, r0
 800264c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800264e:	e009      	b.n	8002664 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002650:	f7fe fd06 	bl	8001060 <HAL_GetTick>
 8002654:	0002      	movs	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	4a6f      	ldr	r2, [pc, #444]	; (8002818 <HAL_RCC_OscConfig+0x620>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e0d1      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002664:	4b6a      	ldr	r3, [pc, #424]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002668:	2202      	movs	r2, #2
 800266a:	4013      	ands	r3, r2
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800266e:	231f      	movs	r3, #31
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d105      	bne.n	8002684 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002678:	4b65      	ldr	r3, [pc, #404]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800267a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800267c:	4b64      	ldr	r3, [pc, #400]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800267e:	4967      	ldr	r1, [pc, #412]	; (800281c <HAL_RCC_OscConfig+0x624>)
 8002680:	400a      	ands	r2, r1
 8002682:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d100      	bne.n	800268e <HAL_RCC_OscConfig+0x496>
 800268c:	e0bb      	b.n	8002806 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800268e:	4b60      	ldr	r3, [pc, #384]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2238      	movs	r2, #56	; 0x38
 8002694:	4013      	ands	r3, r2
 8002696:	2b10      	cmp	r3, #16
 8002698:	d100      	bne.n	800269c <HAL_RCC_OscConfig+0x4a4>
 800269a:	e07b      	b.n	8002794 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	69db      	ldr	r3, [r3, #28]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d156      	bne.n	8002752 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a4:	4b5a      	ldr	r3, [pc, #360]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b59      	ldr	r3, [pc, #356]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80026aa:	495d      	ldr	r1, [pc, #372]	; (8002820 <HAL_RCC_OscConfig+0x628>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7fe fcd6 	bl	8001060 <HAL_GetTick>
 80026b4:	0003      	movs	r3, r0
 80026b6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ba:	f7fe fcd1 	bl	8001060 <HAL_GetTick>
 80026be:	0002      	movs	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e09d      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026cc:	4b50      	ldr	r3, [pc, #320]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	2380      	movs	r3, #128	; 0x80
 80026d2:	049b      	lsls	r3, r3, #18
 80026d4:	4013      	ands	r3, r2
 80026d6:	d1f0      	bne.n	80026ba <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026d8:	4b4d      	ldr	r3, [pc, #308]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	4a51      	ldr	r2, [pc, #324]	; (8002824 <HAL_RCC_OscConfig+0x62c>)
 80026de:	4013      	ands	r3, r2
 80026e0:	0019      	movs	r1, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1a      	ldr	r2, [r3, #32]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	431a      	orrs	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	021b      	lsls	r3, r3, #8
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f8:	431a      	orrs	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002704:	431a      	orrs	r2, r3
 8002706:	4b42      	ldr	r3, [pc, #264]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002708:	430a      	orrs	r2, r1
 800270a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800270c:	4b40      	ldr	r3, [pc, #256]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b3f      	ldr	r3, [pc, #252]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002712:	2180      	movs	r1, #128	; 0x80
 8002714:	0449      	lsls	r1, r1, #17
 8002716:	430a      	orrs	r2, r1
 8002718:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800271a:	4b3d      	ldr	r3, [pc, #244]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	4b3c      	ldr	r3, [pc, #240]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	0549      	lsls	r1, r1, #21
 8002724:	430a      	orrs	r2, r1
 8002726:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002728:	f7fe fc9a 	bl	8001060 <HAL_GetTick>
 800272c:	0003      	movs	r3, r0
 800272e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002732:	f7fe fc95 	bl	8001060 <HAL_GetTick>
 8002736:	0002      	movs	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e061      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002744:	4b32      	ldr	r3, [pc, #200]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2380      	movs	r3, #128	; 0x80
 800274a:	049b      	lsls	r3, r3, #18
 800274c:	4013      	ands	r3, r2
 800274e:	d0f0      	beq.n	8002732 <HAL_RCC_OscConfig+0x53a>
 8002750:	e059      	b.n	8002806 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002752:	4b2f      	ldr	r3, [pc, #188]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4b2e      	ldr	r3, [pc, #184]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002758:	4931      	ldr	r1, [pc, #196]	; (8002820 <HAL_RCC_OscConfig+0x628>)
 800275a:	400a      	ands	r2, r1
 800275c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275e:	f7fe fc7f 	bl	8001060 <HAL_GetTick>
 8002762:	0003      	movs	r3, r0
 8002764:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002768:	f7fe fc7a 	bl	8001060 <HAL_GetTick>
 800276c:	0002      	movs	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e046      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800277a:	4b25      	ldr	r3, [pc, #148]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	049b      	lsls	r3, r3, #18
 8002782:	4013      	ands	r3, r2
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002786:	4b22      	ldr	r3, [pc, #136]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 8002788:	68da      	ldr	r2, [r3, #12]
 800278a:	4b21      	ldr	r3, [pc, #132]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 800278c:	4926      	ldr	r1, [pc, #152]	; (8002828 <HAL_RCC_OscConfig+0x630>)
 800278e:	400a      	ands	r2, r1
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	e038      	b.n	8002806 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d101      	bne.n	80027a0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e033      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80027a0:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <HAL_RCC_OscConfig+0x618>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	2203      	movs	r2, #3
 80027aa:	401a      	ands	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d126      	bne.n	8002802 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2270      	movs	r2, #112	; 0x70
 80027b8:	401a      	ands	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027be:	429a      	cmp	r2, r3
 80027c0:	d11f      	bne.n	8002802 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	23fe      	movs	r3, #254	; 0xfe
 80027c6:	01db      	lsls	r3, r3, #7
 80027c8:	401a      	ands	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ce:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d116      	bne.n	8002802 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	23f8      	movs	r3, #248	; 0xf8
 80027d8:	039b      	lsls	r3, r3, #14
 80027da:	401a      	ands	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d10e      	bne.n	8002802 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	23e0      	movs	r3, #224	; 0xe0
 80027e8:	051b      	lsls	r3, r3, #20
 80027ea:	401a      	ands	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d106      	bne.n	8002802 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	0f5b      	lsrs	r3, r3, #29
 80027f8:	075a      	lsls	r2, r3, #29
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80027fe:	429a      	cmp	r2, r3
 8002800:	d001      	beq.n	8002806 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	0018      	movs	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	b008      	add	sp, #32
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40021000 	.word	0x40021000
 8002814:	40007000 	.word	0x40007000
 8002818:	00001388 	.word	0x00001388
 800281c:	efffffff 	.word	0xefffffff
 8002820:	feffffff 	.word	0xfeffffff
 8002824:	11c1808c 	.word	0x11c1808c
 8002828:	eefefffc 	.word	0xeefefffc

0800282c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e0e9      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002840:	4b76      	ldr	r3, [pc, #472]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2207      	movs	r2, #7
 8002846:	4013      	ands	r3, r2
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	429a      	cmp	r2, r3
 800284c:	d91e      	bls.n	800288c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284e:	4b73      	ldr	r3, [pc, #460]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2207      	movs	r2, #7
 8002854:	4393      	bics	r3, r2
 8002856:	0019      	movs	r1, r3
 8002858:	4b70      	ldr	r3, [pc, #448]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002860:	f7fe fbfe 	bl	8001060 <HAL_GetTick>
 8002864:	0003      	movs	r3, r0
 8002866:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002868:	e009      	b.n	800287e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800286a:	f7fe fbf9 	bl	8001060 <HAL_GetTick>
 800286e:	0002      	movs	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	4a6a      	ldr	r2, [pc, #424]	; (8002a20 <HAL_RCC_ClockConfig+0x1f4>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e0ca      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800287e:	4b67      	ldr	r3, [pc, #412]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2207      	movs	r2, #7
 8002884:	4013      	ands	r3, r2
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d1ee      	bne.n	800286a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2202      	movs	r2, #2
 8002892:	4013      	ands	r3, r2
 8002894:	d015      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2204      	movs	r2, #4
 800289c:	4013      	ands	r3, r2
 800289e:	d006      	beq.n	80028ae <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80028a0:	4b60      	ldr	r3, [pc, #384]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	4b5f      	ldr	r3, [pc, #380]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80028a6:	21e0      	movs	r1, #224	; 0xe0
 80028a8:	01c9      	lsls	r1, r1, #7
 80028aa:	430a      	orrs	r2, r1
 80028ac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ae:	4b5d      	ldr	r3, [pc, #372]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	4a5d      	ldr	r2, [pc, #372]	; (8002a28 <HAL_RCC_ClockConfig+0x1fc>)
 80028b4:	4013      	ands	r3, r2
 80028b6:	0019      	movs	r1, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	4b59      	ldr	r3, [pc, #356]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80028be:	430a      	orrs	r2, r1
 80028c0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2201      	movs	r2, #1
 80028c8:	4013      	ands	r3, r2
 80028ca:	d057      	beq.n	800297c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d107      	bne.n	80028e4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028d4:	4b53      	ldr	r3, [pc, #332]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	2380      	movs	r3, #128	; 0x80
 80028da:	029b      	lsls	r3, r3, #10
 80028dc:	4013      	ands	r3, r2
 80028de:	d12b      	bne.n	8002938 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e097      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d107      	bne.n	80028fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ec:	4b4d      	ldr	r3, [pc, #308]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2380      	movs	r3, #128	; 0x80
 80028f2:	049b      	lsls	r3, r3, #18
 80028f4:	4013      	ands	r3, r2
 80028f6:	d11f      	bne.n	8002938 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e08b      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d107      	bne.n	8002914 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002904:	4b47      	ldr	r3, [pc, #284]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	4013      	ands	r3, r2
 800290e:	d113      	bne.n	8002938 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e07f      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b03      	cmp	r3, #3
 800291a:	d106      	bne.n	800292a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800291c:	4b41      	ldr	r3, [pc, #260]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 800291e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002920:	2202      	movs	r2, #2
 8002922:	4013      	ands	r3, r2
 8002924:	d108      	bne.n	8002938 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e074      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800292a:	4b3e      	ldr	r3, [pc, #248]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 800292c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292e:	2202      	movs	r2, #2
 8002930:	4013      	ands	r3, r2
 8002932:	d101      	bne.n	8002938 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e06d      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002938:	4b3a      	ldr	r3, [pc, #232]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	2207      	movs	r2, #7
 800293e:	4393      	bics	r3, r2
 8002940:	0019      	movs	r1, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	4b37      	ldr	r3, [pc, #220]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 8002948:	430a      	orrs	r2, r1
 800294a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800294c:	f7fe fb88 	bl	8001060 <HAL_GetTick>
 8002950:	0003      	movs	r3, r0
 8002952:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002954:	e009      	b.n	800296a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002956:	f7fe fb83 	bl	8001060 <HAL_GetTick>
 800295a:	0002      	movs	r2, r0
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	4a2f      	ldr	r2, [pc, #188]	; (8002a20 <HAL_RCC_ClockConfig+0x1f4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d901      	bls.n	800296a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e054      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296a:	4b2e      	ldr	r3, [pc, #184]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	2238      	movs	r2, #56	; 0x38
 8002970:	401a      	ands	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	429a      	cmp	r2, r3
 800297a:	d1ec      	bne.n	8002956 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800297c:	4b27      	ldr	r3, [pc, #156]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2207      	movs	r2, #7
 8002982:	4013      	ands	r3, r2
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d21e      	bcs.n	80029c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298a:	4b24      	ldr	r3, [pc, #144]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2207      	movs	r2, #7
 8002990:	4393      	bics	r3, r2
 8002992:	0019      	movs	r1, r3
 8002994:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800299c:	f7fe fb60 	bl	8001060 <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029a4:	e009      	b.n	80029ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a6:	f7fe fb5b 	bl	8001060 <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	4a1b      	ldr	r2, [pc, #108]	; (8002a20 <HAL_RCC_ClockConfig+0x1f4>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e02c      	b.n	8002a14 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029ba:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <HAL_RCC_ClockConfig+0x1f0>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2207      	movs	r2, #7
 80029c0:	4013      	ands	r3, r2
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d1ee      	bne.n	80029a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2204      	movs	r2, #4
 80029ce:	4013      	ands	r3, r2
 80029d0:	d009      	beq.n	80029e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80029d2:	4b14      	ldr	r3, [pc, #80]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	4a15      	ldr	r2, [pc, #84]	; (8002a2c <HAL_RCC_ClockConfig+0x200>)
 80029d8:	4013      	ands	r3, r2
 80029da:	0019      	movs	r1, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	4b10      	ldr	r3, [pc, #64]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80029e2:	430a      	orrs	r2, r1
 80029e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80029e6:	f000 f829 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80029ea:	0001      	movs	r1, r0
 80029ec:	4b0d      	ldr	r3, [pc, #52]	; (8002a24 <HAL_RCC_ClockConfig+0x1f8>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	0a1b      	lsrs	r3, r3, #8
 80029f2:	220f      	movs	r2, #15
 80029f4:	401a      	ands	r2, r3
 80029f6:	4b0e      	ldr	r3, [pc, #56]	; (8002a30 <HAL_RCC_ClockConfig+0x204>)
 80029f8:	0092      	lsls	r2, r2, #2
 80029fa:	58d3      	ldr	r3, [r2, r3]
 80029fc:	221f      	movs	r2, #31
 80029fe:	4013      	ands	r3, r2
 8002a00:	000a      	movs	r2, r1
 8002a02:	40da      	lsrs	r2, r3
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_RCC_ClockConfig+0x208>)
 8002a06:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a08:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <HAL_RCC_ClockConfig+0x20c>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7fe facb 	bl	8000fa8 <HAL_InitTick>
 8002a12:	0003      	movs	r3, r0
}
 8002a14:	0018      	movs	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b004      	add	sp, #16
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40022000 	.word	0x40022000
 8002a20:	00001388 	.word	0x00001388
 8002a24:	40021000 	.word	0x40021000
 8002a28:	fffff0ff 	.word	0xfffff0ff
 8002a2c:	ffff8fff 	.word	0xffff8fff
 8002a30:	080054f0 	.word	0x080054f0
 8002a34:	20000000 	.word	0x20000000
 8002a38:	20000004 	.word	0x20000004

08002a3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a42:	4b3c      	ldr	r3, [pc, #240]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2238      	movs	r2, #56	; 0x38
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d10f      	bne.n	8002a6c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002a4c:	4b39      	ldr	r3, [pc, #228]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	0adb      	lsrs	r3, r3, #11
 8002a52:	2207      	movs	r2, #7
 8002a54:	4013      	ands	r3, r2
 8002a56:	2201      	movs	r2, #1
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	0013      	movs	r3, r2
 8002a5c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002a5e:	6839      	ldr	r1, [r7, #0]
 8002a60:	4835      	ldr	r0, [pc, #212]	; (8002b38 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a62:	f7fd fb61 	bl	8000128 <__udivsi3>
 8002a66:	0003      	movs	r3, r0
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	e05d      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a6c:	4b31      	ldr	r3, [pc, #196]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	2238      	movs	r2, #56	; 0x38
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	d102      	bne.n	8002a7e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a78:	4b30      	ldr	r3, [pc, #192]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x100>)
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	e054      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a7e:	4b2d      	ldr	r3, [pc, #180]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	2238      	movs	r2, #56	; 0x38
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b10      	cmp	r3, #16
 8002a88:	d138      	bne.n	8002afc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002a8a:	4b2a      	ldr	r3, [pc, #168]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	2203      	movs	r2, #3
 8002a90:	4013      	ands	r3, r2
 8002a92:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a94:	4b27      	ldr	r3, [pc, #156]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	091b      	lsrs	r3, r3, #4
 8002a9a:	2207      	movs	r2, #7
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d10d      	bne.n	8002ac4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aa8:	68b9      	ldr	r1, [r7, #8]
 8002aaa:	4824      	ldr	r0, [pc, #144]	; (8002b3c <HAL_RCC_GetSysClockFreq+0x100>)
 8002aac:	f7fd fb3c 	bl	8000128 <__udivsi3>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	4b1f      	ldr	r3, [pc, #124]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	227f      	movs	r2, #127	; 0x7f
 8002abc:	4013      	ands	r3, r2
 8002abe:	434b      	muls	r3, r1
 8002ac0:	617b      	str	r3, [r7, #20]
        break;
 8002ac2:	e00d      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002ac4:	68b9      	ldr	r1, [r7, #8]
 8002ac6:	481c      	ldr	r0, [pc, #112]	; (8002b38 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ac8:	f7fd fb2e 	bl	8000128 <__udivsi3>
 8002acc:	0003      	movs	r3, r0
 8002ace:	0019      	movs	r1, r3
 8002ad0:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	0a1b      	lsrs	r3, r3, #8
 8002ad6:	227f      	movs	r2, #127	; 0x7f
 8002ad8:	4013      	ands	r3, r2
 8002ada:	434b      	muls	r3, r1
 8002adc:	617b      	str	r3, [r7, #20]
        break;
 8002ade:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002ae0:	4b14      	ldr	r3, [pc, #80]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	0f5b      	lsrs	r3, r3, #29
 8002ae6:	2207      	movs	r2, #7
 8002ae8:	4013      	ands	r3, r2
 8002aea:	3301      	adds	r3, #1
 8002aec:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	6978      	ldr	r0, [r7, #20]
 8002af2:	f7fd fb19 	bl	8000128 <__udivsi3>
 8002af6:	0003      	movs	r3, r0
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	e015      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002afc:	4b0d      	ldr	r3, [pc, #52]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2238      	movs	r2, #56	; 0x38
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b20      	cmp	r3, #32
 8002b06:	d103      	bne.n	8002b10 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002b08:	2380      	movs	r3, #128	; 0x80
 8002b0a:	021b      	lsls	r3, r3, #8
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	e00b      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2238      	movs	r2, #56	; 0x38
 8002b16:	4013      	ands	r3, r2
 8002b18:	2b18      	cmp	r3, #24
 8002b1a:	d103      	bne.n	8002b24 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002b1c:	23fa      	movs	r3, #250	; 0xfa
 8002b1e:	01db      	lsls	r3, r3, #7
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	e001      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b28:	693b      	ldr	r3, [r7, #16]
}
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b006      	add	sp, #24
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	40021000 	.word	0x40021000
 8002b38:	00f42400 	.word	0x00f42400
 8002b3c:	007a1200 	.word	0x007a1200

08002b40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b44:	4b02      	ldr	r3, [pc, #8]	; (8002b50 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b46:	681b      	ldr	r3, [r3, #0]
}
 8002b48:	0018      	movs	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	46c0      	nop			; (mov r8, r8)
 8002b50:	20000000 	.word	0x20000000

08002b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b54:	b5b0      	push	{r4, r5, r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002b58:	f7ff fff2 	bl	8002b40 <HAL_RCC_GetHCLKFreq>
 8002b5c:	0004      	movs	r4, r0
 8002b5e:	f7ff fb3f 	bl	80021e0 <LL_RCC_GetAPB1Prescaler>
 8002b62:	0003      	movs	r3, r0
 8002b64:	0b1a      	lsrs	r2, r3, #12
 8002b66:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b68:	0092      	lsls	r2, r2, #2
 8002b6a:	58d3      	ldr	r3, [r2, r3]
 8002b6c:	221f      	movs	r2, #31
 8002b6e:	4013      	ands	r3, r2
 8002b70:	40dc      	lsrs	r4, r3
 8002b72:	0023      	movs	r3, r4
}
 8002b74:	0018      	movs	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bdb0      	pop	{r4, r5, r7, pc}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	08005530 	.word	0x08005530

08002b80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002b88:	2313      	movs	r3, #19
 8002b8a:	18fb      	adds	r3, r7, r3
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b90:	2312      	movs	r3, #18
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	2200      	movs	r2, #0
 8002b96:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	2380      	movs	r3, #128	; 0x80
 8002b9e:	029b      	lsls	r3, r3, #10
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d100      	bne.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002ba4:	e0a3      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ba6:	2011      	movs	r0, #17
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	2200      	movs	r2, #0
 8002bac:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bae:	4bc3      	ldr	r3, [pc, #780]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	055b      	lsls	r3, r3, #21
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d110      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bba:	4bc0      	ldr	r3, [pc, #768]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bbe:	4bbf      	ldr	r3, [pc, #764]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bc0:	2180      	movs	r1, #128	; 0x80
 8002bc2:	0549      	lsls	r1, r1, #21
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	63da      	str	r2, [r3, #60]	; 0x3c
 8002bc8:	4bbc      	ldr	r3, [pc, #752]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	055b      	lsls	r3, r3, #21
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	60bb      	str	r3, [r7, #8]
 8002bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd6:	183b      	adds	r3, r7, r0
 8002bd8:	2201      	movs	r2, #1
 8002bda:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bdc:	4bb8      	ldr	r3, [pc, #736]	; (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4bb7      	ldr	r3, [pc, #732]	; (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002be2:	2180      	movs	r1, #128	; 0x80
 8002be4:	0049      	lsls	r1, r1, #1
 8002be6:	430a      	orrs	r2, r1
 8002be8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bea:	f7fe fa39 	bl	8001060 <HAL_GetTick>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002bf2:	e00b      	b.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf4:	f7fe fa34 	bl	8001060 <HAL_GetTick>
 8002bf8:	0002      	movs	r2, r0
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d904      	bls.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002c02:	2313      	movs	r3, #19
 8002c04:	18fb      	adds	r3, r7, r3
 8002c06:	2203      	movs	r2, #3
 8002c08:	701a      	strb	r2, [r3, #0]
        break;
 8002c0a:	e005      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c0c:	4bac      	ldr	r3, [pc, #688]	; (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	2380      	movs	r3, #128	; 0x80
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	4013      	ands	r3, r2
 8002c16:	d0ed      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002c18:	2313      	movs	r3, #19
 8002c1a:	18fb      	adds	r3, r7, r3
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d154      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c22:	4ba6      	ldr	r3, [pc, #664]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c26:	23c0      	movs	r3, #192	; 0xc0
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d019      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d014      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c3e:	4b9f      	ldr	r3, [pc, #636]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c42:	4aa0      	ldr	r2, [pc, #640]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c48:	4b9c      	ldr	r3, [pc, #624]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c4c:	4b9b      	ldr	r3, [pc, #620]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c4e:	2180      	movs	r1, #128	; 0x80
 8002c50:	0249      	lsls	r1, r1, #9
 8002c52:	430a      	orrs	r2, r1
 8002c54:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c56:	4b99      	ldr	r3, [pc, #612]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c5a:	4b98      	ldr	r3, [pc, #608]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c5c:	499a      	ldr	r1, [pc, #616]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002c5e:	400a      	ands	r2, r1
 8002c60:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c62:	4b96      	ldr	r3, [pc, #600]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d016      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c70:	f7fe f9f6 	bl	8001060 <HAL_GetTick>
 8002c74:	0003      	movs	r3, r0
 8002c76:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c78:	e00c      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c7a:	f7fe f9f1 	bl	8001060 <HAL_GetTick>
 8002c7e:	0002      	movs	r2, r0
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	4a91      	ldr	r2, [pc, #580]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d904      	bls.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002c8a:	2313      	movs	r3, #19
 8002c8c:	18fb      	adds	r3, r7, r3
 8002c8e:	2203      	movs	r2, #3
 8002c90:	701a      	strb	r2, [r3, #0]
            break;
 8002c92:	e004      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c94:	4b89      	ldr	r3, [pc, #548]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c98:	2202      	movs	r2, #2
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d0ed      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002c9e:	2313      	movs	r3, #19
 8002ca0:	18fb      	adds	r3, r7, r3
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10a      	bne.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ca8:	4b84      	ldr	r3, [pc, #528]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cac:	4a85      	ldr	r2, [pc, #532]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002cae:	4013      	ands	r3, r2
 8002cb0:	0019      	movs	r1, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cb6:	4b81      	ldr	r3, [pc, #516]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	65da      	str	r2, [r3, #92]	; 0x5c
 8002cbc:	e00c      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002cbe:	2312      	movs	r3, #18
 8002cc0:	18fb      	adds	r3, r7, r3
 8002cc2:	2213      	movs	r2, #19
 8002cc4:	18ba      	adds	r2, r7, r2
 8002cc6:	7812      	ldrb	r2, [r2, #0]
 8002cc8:	701a      	strb	r2, [r3, #0]
 8002cca:	e005      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ccc:	2312      	movs	r3, #18
 8002cce:	18fb      	adds	r3, r7, r3
 8002cd0:	2213      	movs	r2, #19
 8002cd2:	18ba      	adds	r2, r7, r2
 8002cd4:	7812      	ldrb	r2, [r2, #0]
 8002cd6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cd8:	2311      	movs	r3, #17
 8002cda:	18fb      	adds	r3, r7, r3
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d105      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ce2:	4b76      	ldr	r3, [pc, #472]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ce4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ce6:	4b75      	ldr	r3, [pc, #468]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ce8:	4979      	ldr	r1, [pc, #484]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002cea:	400a      	ands	r2, r1
 8002cec:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	d009      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cf8:	4b70      	ldr	r3, [pc, #448]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	4393      	bics	r3, r2
 8002d00:	0019      	movs	r1, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	4b6d      	ldr	r3, [pc, #436]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2202      	movs	r2, #2
 8002d12:	4013      	ands	r3, r2
 8002d14:	d009      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d16:	4b69      	ldr	r3, [pc, #420]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d1a:	220c      	movs	r2, #12
 8002d1c:	4393      	bics	r3, r2
 8002d1e:	0019      	movs	r1, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	4b65      	ldr	r3, [pc, #404]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d26:	430a      	orrs	r2, r1
 8002d28:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2210      	movs	r2, #16
 8002d30:	4013      	ands	r3, r2
 8002d32:	d009      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d34:	4b61      	ldr	r3, [pc, #388]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d38:	4a66      	ldr	r2, [pc, #408]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	0019      	movs	r1, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	4b5e      	ldr	r3, [pc, #376]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d44:	430a      	orrs	r2, r1
 8002d46:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	2380      	movs	r3, #128	; 0x80
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4013      	ands	r3, r2
 8002d52:	d009      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d54:	4b59      	ldr	r3, [pc, #356]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d58:	4a5f      	ldr	r2, [pc, #380]	; (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	0019      	movs	r1, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	699a      	ldr	r2, [r3, #24]
 8002d62:	4b56      	ldr	r3, [pc, #344]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d64:	430a      	orrs	r2, r1
 8002d66:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	4013      	ands	r3, r2
 8002d72:	d009      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d74:	4b51      	ldr	r3, [pc, #324]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d78:	4a58      	ldr	r2, [pc, #352]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69da      	ldr	r2, [r3, #28]
 8002d82:	4b4e      	ldr	r3, [pc, #312]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d84:	430a      	orrs	r2, r1
 8002d86:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d009      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d92:	4b4a      	ldr	r3, [pc, #296]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d96:	4a52      	ldr	r2, [pc, #328]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	0019      	movs	r1, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	691a      	ldr	r2, [r3, #16]
 8002da0:	4b46      	ldr	r3, [pc, #280]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002da2:	430a      	orrs	r2, r1
 8002da4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	2380      	movs	r3, #128	; 0x80
 8002dac:	01db      	lsls	r3, r3, #7
 8002dae:	4013      	ands	r3, r2
 8002db0:	d015      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002db2:	4b42      	ldr	r3, [pc, #264]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	0899      	lsrs	r1, r3, #2
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1a      	ldr	r2, [r3, #32]
 8002dbe:	4b3f      	ldr	r3, [pc, #252]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a1a      	ldr	r2, [r3, #32]
 8002dc8:	2380      	movs	r3, #128	; 0x80
 8002dca:	05db      	lsls	r3, r3, #23
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d106      	bne.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002dd0:	4b3a      	ldr	r3, [pc, #232]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	4b39      	ldr	r3, [pc, #228]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dd6:	2180      	movs	r1, #128	; 0x80
 8002dd8:	0249      	lsls	r1, r1, #9
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	2380      	movs	r3, #128	; 0x80
 8002de4:	031b      	lsls	r3, r3, #12
 8002de6:	4013      	ands	r3, r2
 8002de8:	d009      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002dea:	4b34      	ldr	r3, [pc, #208]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dee:	2240      	movs	r2, #64	; 0x40
 8002df0:	4393      	bics	r3, r2
 8002df2:	0019      	movs	r1, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002df8:	4b30      	ldr	r3, [pc, #192]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	2380      	movs	r3, #128	; 0x80
 8002e04:	039b      	lsls	r3, r3, #14
 8002e06:	4013      	ands	r3, r2
 8002e08:	d016      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e0a:	4b2c      	ldr	r3, [pc, #176]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0e:	4a35      	ldr	r2, [pc, #212]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e18:	4b28      	ldr	r3, [pc, #160]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e22:	2380      	movs	r3, #128	; 0x80
 8002e24:	03db      	lsls	r3, r3, #15
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d106      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002e2a:	4b24      	ldr	r3, [pc, #144]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	4b23      	ldr	r3, [pc, #140]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e30:	2180      	movs	r1, #128	; 0x80
 8002e32:	0449      	lsls	r1, r1, #17
 8002e34:	430a      	orrs	r2, r1
 8002e36:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	2380      	movs	r3, #128	; 0x80
 8002e3e:	03db      	lsls	r3, r3, #15
 8002e40:	4013      	ands	r3, r2
 8002e42:	d016      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002e44:	4b1d      	ldr	r3, [pc, #116]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e48:	4a27      	ldr	r2, [pc, #156]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e52:	4b1a      	ldr	r3, [pc, #104]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e54:	430a      	orrs	r2, r1
 8002e56:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e5c:	2380      	movs	r3, #128	; 0x80
 8002e5e:	045b      	lsls	r3, r3, #17
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d106      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002e64:	4b15      	ldr	r3, [pc, #84]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	4b14      	ldr	r3, [pc, #80]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e6a:	2180      	movs	r1, #128	; 0x80
 8002e6c:	0449      	lsls	r1, r1, #17
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	2380      	movs	r3, #128	; 0x80
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d016      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e82:	4a1a      	ldr	r2, [pc, #104]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002e84:	4013      	ands	r3, r2
 8002e86:	0019      	movs	r1, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695a      	ldr	r2, [r3, #20]
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695a      	ldr	r2, [r3, #20]
 8002e96:	2380      	movs	r3, #128	; 0x80
 8002e98:	01db      	lsls	r3, r3, #7
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d106      	bne.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002e9e:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ea0:	68da      	ldr	r2, [r3, #12]
 8002ea2:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ea4:	2180      	movs	r1, #128	; 0x80
 8002ea6:	0249      	lsls	r1, r1, #9
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002eac:	2312      	movs	r3, #18
 8002eae:	18fb      	adds	r3, r7, r3
 8002eb0:	781b      	ldrb	r3, [r3, #0]
}
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	b006      	add	sp, #24
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	40007000 	.word	0x40007000
 8002ec4:	fffffcff 	.word	0xfffffcff
 8002ec8:	fffeffff 	.word	0xfffeffff
 8002ecc:	00001388 	.word	0x00001388
 8002ed0:	efffffff 	.word	0xefffffff
 8002ed4:	fffff3ff 	.word	0xfffff3ff
 8002ed8:	fff3ffff 	.word	0xfff3ffff
 8002edc:	ffcfffff 	.word	0xffcfffff
 8002ee0:	ffffcfff 	.word	0xffffcfff
 8002ee4:	ffbfffff 	.word	0xffbfffff
 8002ee8:	feffffff 	.word	0xfeffffff
 8002eec:	ffff3fff 	.word	0xffff3fff

08002ef0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e04a      	b.n	8002f98 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	223d      	movs	r2, #61	; 0x3d
 8002f06:	5c9b      	ldrb	r3, [r3, r2]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d107      	bne.n	8002f1e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	223c      	movs	r2, #60	; 0x3c
 8002f12:	2100      	movs	r1, #0
 8002f14:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7fd fefd 	bl	8000d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	223d      	movs	r2, #61	; 0x3d
 8002f22:	2102      	movs	r1, #2
 8002f24:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	0019      	movs	r1, r3
 8002f30:	0010      	movs	r0, r2
 8002f32:	f000 fb0b 	bl	800354c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2248      	movs	r2, #72	; 0x48
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	223e      	movs	r2, #62	; 0x3e
 8002f42:	2101      	movs	r1, #1
 8002f44:	5499      	strb	r1, [r3, r2]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	223f      	movs	r2, #63	; 0x3f
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	5499      	strb	r1, [r3, r2]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2240      	movs	r2, #64	; 0x40
 8002f52:	2101      	movs	r1, #1
 8002f54:	5499      	strb	r1, [r3, r2]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2241      	movs	r2, #65	; 0x41
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	5499      	strb	r1, [r3, r2]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2242      	movs	r2, #66	; 0x42
 8002f62:	2101      	movs	r1, #1
 8002f64:	5499      	strb	r1, [r3, r2]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2243      	movs	r2, #67	; 0x43
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2244      	movs	r2, #68	; 0x44
 8002f72:	2101      	movs	r1, #1
 8002f74:	5499      	strb	r1, [r3, r2]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2245      	movs	r2, #69	; 0x45
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	5499      	strb	r1, [r3, r2]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2246      	movs	r2, #70	; 0x46
 8002f82:	2101      	movs	r1, #1
 8002f84:	5499      	strb	r1, [r3, r2]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2247      	movs	r2, #71	; 0x47
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	223d      	movs	r2, #61	; 0x3d
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	0018      	movs	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b002      	add	sp, #8
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e04a      	b.n	8003048 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	223d      	movs	r2, #61	; 0x3d
 8002fb6:	5c9b      	ldrb	r3, [r3, r2]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d107      	bne.n	8002fce <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	223c      	movs	r2, #60	; 0x3c
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f000 f841 	bl	8003050 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	223d      	movs	r2, #61	; 0x3d
 8002fd2:	2102      	movs	r1, #2
 8002fd4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	3304      	adds	r3, #4
 8002fde:	0019      	movs	r1, r3
 8002fe0:	0010      	movs	r0, r2
 8002fe2:	f000 fab3 	bl	800354c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2248      	movs	r2, #72	; 0x48
 8002fea:	2101      	movs	r1, #1
 8002fec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	223e      	movs	r2, #62	; 0x3e
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	5499      	strb	r1, [r3, r2]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	223f      	movs	r2, #63	; 0x3f
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	5499      	strb	r1, [r3, r2]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2240      	movs	r2, #64	; 0x40
 8003002:	2101      	movs	r1, #1
 8003004:	5499      	strb	r1, [r3, r2]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2241      	movs	r2, #65	; 0x41
 800300a:	2101      	movs	r1, #1
 800300c:	5499      	strb	r1, [r3, r2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2242      	movs	r2, #66	; 0x42
 8003012:	2101      	movs	r1, #1
 8003014:	5499      	strb	r1, [r3, r2]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2243      	movs	r2, #67	; 0x43
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2244      	movs	r2, #68	; 0x44
 8003022:	2101      	movs	r1, #1
 8003024:	5499      	strb	r1, [r3, r2]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2245      	movs	r2, #69	; 0x45
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2246      	movs	r2, #70	; 0x46
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2247      	movs	r2, #71	; 0x47
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	223d      	movs	r2, #61	; 0x3d
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	0018      	movs	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	b002      	add	sp, #8
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d108      	bne.n	8003082 <HAL_TIM_PWM_Start+0x22>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	223e      	movs	r2, #62	; 0x3e
 8003074:	5c9b      	ldrb	r3, [r3, r2]
 8003076:	b2db      	uxtb	r3, r3
 8003078:	3b01      	subs	r3, #1
 800307a:	1e5a      	subs	r2, r3, #1
 800307c:	4193      	sbcs	r3, r2
 800307e:	b2db      	uxtb	r3, r3
 8003080:	e037      	b.n	80030f2 <HAL_TIM_PWM_Start+0x92>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b04      	cmp	r3, #4
 8003086:	d108      	bne.n	800309a <HAL_TIM_PWM_Start+0x3a>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	223f      	movs	r2, #63	; 0x3f
 800308c:	5c9b      	ldrb	r3, [r3, r2]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	3b01      	subs	r3, #1
 8003092:	1e5a      	subs	r2, r3, #1
 8003094:	4193      	sbcs	r3, r2
 8003096:	b2db      	uxtb	r3, r3
 8003098:	e02b      	b.n	80030f2 <HAL_TIM_PWM_Start+0x92>
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	2b08      	cmp	r3, #8
 800309e:	d108      	bne.n	80030b2 <HAL_TIM_PWM_Start+0x52>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2240      	movs	r2, #64	; 0x40
 80030a4:	5c9b      	ldrb	r3, [r3, r2]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	1e5a      	subs	r2, r3, #1
 80030ac:	4193      	sbcs	r3, r2
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	e01f      	b.n	80030f2 <HAL_TIM_PWM_Start+0x92>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	d108      	bne.n	80030ca <HAL_TIM_PWM_Start+0x6a>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2241      	movs	r2, #65	; 0x41
 80030bc:	5c9b      	ldrb	r3, [r3, r2]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	1e5a      	subs	r2, r3, #1
 80030c4:	4193      	sbcs	r3, r2
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	e013      	b.n	80030f2 <HAL_TIM_PWM_Start+0x92>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	2b10      	cmp	r3, #16
 80030ce:	d108      	bne.n	80030e2 <HAL_TIM_PWM_Start+0x82>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2242      	movs	r2, #66	; 0x42
 80030d4:	5c9b      	ldrb	r3, [r3, r2]
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	3b01      	subs	r3, #1
 80030da:	1e5a      	subs	r2, r3, #1
 80030dc:	4193      	sbcs	r3, r2
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	e007      	b.n	80030f2 <HAL_TIM_PWM_Start+0x92>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2243      	movs	r2, #67	; 0x43
 80030e6:	5c9b      	ldrb	r3, [r3, r2]
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	1e5a      	subs	r2, r3, #1
 80030ee:	4193      	sbcs	r3, r2
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e08b      	b.n	8003212 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d104      	bne.n	800310a <HAL_TIM_PWM_Start+0xaa>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	223e      	movs	r2, #62	; 0x3e
 8003104:	2102      	movs	r1, #2
 8003106:	5499      	strb	r1, [r3, r2]
 8003108:	e023      	b.n	8003152 <HAL_TIM_PWM_Start+0xf2>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b04      	cmp	r3, #4
 800310e:	d104      	bne.n	800311a <HAL_TIM_PWM_Start+0xba>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	223f      	movs	r2, #63	; 0x3f
 8003114:	2102      	movs	r1, #2
 8003116:	5499      	strb	r1, [r3, r2]
 8003118:	e01b      	b.n	8003152 <HAL_TIM_PWM_Start+0xf2>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b08      	cmp	r3, #8
 800311e:	d104      	bne.n	800312a <HAL_TIM_PWM_Start+0xca>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2240      	movs	r2, #64	; 0x40
 8003124:	2102      	movs	r1, #2
 8003126:	5499      	strb	r1, [r3, r2]
 8003128:	e013      	b.n	8003152 <HAL_TIM_PWM_Start+0xf2>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b0c      	cmp	r3, #12
 800312e:	d104      	bne.n	800313a <HAL_TIM_PWM_Start+0xda>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2241      	movs	r2, #65	; 0x41
 8003134:	2102      	movs	r1, #2
 8003136:	5499      	strb	r1, [r3, r2]
 8003138:	e00b      	b.n	8003152 <HAL_TIM_PWM_Start+0xf2>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b10      	cmp	r3, #16
 800313e:	d104      	bne.n	800314a <HAL_TIM_PWM_Start+0xea>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2242      	movs	r2, #66	; 0x42
 8003144:	2102      	movs	r1, #2
 8003146:	5499      	strb	r1, [r3, r2]
 8003148:	e003      	b.n	8003152 <HAL_TIM_PWM_Start+0xf2>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2243      	movs	r2, #67	; 0x43
 800314e:	2102      	movs	r1, #2
 8003150:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6839      	ldr	r1, [r7, #0]
 8003158:	2201      	movs	r2, #1
 800315a:	0018      	movs	r0, r3
 800315c:	f000 fd3a 	bl	8003bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a2d      	ldr	r2, [pc, #180]	; (800321c <HAL_TIM_PWM_Start+0x1bc>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d00e      	beq.n	8003188 <HAL_TIM_PWM_Start+0x128>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a2c      	ldr	r2, [pc, #176]	; (8003220 <HAL_TIM_PWM_Start+0x1c0>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d009      	beq.n	8003188 <HAL_TIM_PWM_Start+0x128>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a2a      	ldr	r2, [pc, #168]	; (8003224 <HAL_TIM_PWM_Start+0x1c4>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_TIM_PWM_Start+0x128>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a29      	ldr	r2, [pc, #164]	; (8003228 <HAL_TIM_PWM_Start+0x1c8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d101      	bne.n	800318c <HAL_TIM_PWM_Start+0x12c>
 8003188:	2301      	movs	r3, #1
 800318a:	e000      	b.n	800318e <HAL_TIM_PWM_Start+0x12e>
 800318c:	2300      	movs	r3, #0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d008      	beq.n	80031a4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2180      	movs	r1, #128	; 0x80
 800319e:	0209      	lsls	r1, r1, #8
 80031a0:	430a      	orrs	r2, r1
 80031a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1c      	ldr	r2, [pc, #112]	; (800321c <HAL_TIM_PWM_Start+0x1bc>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00f      	beq.n	80031ce <HAL_TIM_PWM_Start+0x16e>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	05db      	lsls	r3, r3, #23
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d009      	beq.n	80031ce <HAL_TIM_PWM_Start+0x16e>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a1b      	ldr	r2, [pc, #108]	; (800322c <HAL_TIM_PWM_Start+0x1cc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d004      	beq.n	80031ce <HAL_TIM_PWM_Start+0x16e>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a15      	ldr	r2, [pc, #84]	; (8003220 <HAL_TIM_PWM_Start+0x1c0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d116      	bne.n	80031fc <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4a16      	ldr	r2, [pc, #88]	; (8003230 <HAL_TIM_PWM_Start+0x1d0>)
 80031d6:	4013      	ands	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2b06      	cmp	r3, #6
 80031de:	d016      	beq.n	800320e <HAL_TIM_PWM_Start+0x1ae>
 80031e0:	68fa      	ldr	r2, [r7, #12]
 80031e2:	2380      	movs	r3, #128	; 0x80
 80031e4:	025b      	lsls	r3, r3, #9
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d011      	beq.n	800320e <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2101      	movs	r1, #1
 80031f6:	430a      	orrs	r2, r1
 80031f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031fa:	e008      	b.n	800320e <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2101      	movs	r1, #1
 8003208:	430a      	orrs	r2, r1
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	e000      	b.n	8003210 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800320e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	0018      	movs	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	b004      	add	sp, #16
 8003218:	bd80      	pop	{r7, pc}
 800321a:	46c0      	nop			; (mov r8, r8)
 800321c:	40012c00 	.word	0x40012c00
 8003220:	40014000 	.word	0x40014000
 8003224:	40014400 	.word	0x40014400
 8003228:	40014800 	.word	0x40014800
 800322c:	40000400 	.word	0x40000400
 8003230:	00010007 	.word	0x00010007

08003234 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6839      	ldr	r1, [r7, #0]
 8003244:	2200      	movs	r2, #0
 8003246:	0018      	movs	r0, r3
 8003248:	f000 fcc4 	bl	8003bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a37      	ldr	r2, [pc, #220]	; (8003330 <HAL_TIM_PWM_Stop+0xfc>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00e      	beq.n	8003274 <HAL_TIM_PWM_Stop+0x40>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a36      	ldr	r2, [pc, #216]	; (8003334 <HAL_TIM_PWM_Stop+0x100>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d009      	beq.n	8003274 <HAL_TIM_PWM_Stop+0x40>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a34      	ldr	r2, [pc, #208]	; (8003338 <HAL_TIM_PWM_Stop+0x104>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d004      	beq.n	8003274 <HAL_TIM_PWM_Stop+0x40>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a33      	ldr	r2, [pc, #204]	; (800333c <HAL_TIM_PWM_Stop+0x108>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d101      	bne.n	8003278 <HAL_TIM_PWM_Stop+0x44>
 8003274:	2301      	movs	r3, #1
 8003276:	e000      	b.n	800327a <HAL_TIM_PWM_Stop+0x46>
 8003278:	2300      	movs	r3, #0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d013      	beq.n	80032a6 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	4a2e      	ldr	r2, [pc, #184]	; (8003340 <HAL_TIM_PWM_Stop+0x10c>)
 8003286:	4013      	ands	r3, r2
 8003288:	d10d      	bne.n	80032a6 <HAL_TIM_PWM_Stop+0x72>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	4a2c      	ldr	r2, [pc, #176]	; (8003344 <HAL_TIM_PWM_Stop+0x110>)
 8003292:	4013      	ands	r3, r2
 8003294:	d107      	bne.n	80032a6 <HAL_TIM_PWM_Stop+0x72>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4929      	ldr	r1, [pc, #164]	; (8003348 <HAL_TIM_PWM_Stop+0x114>)
 80032a2:	400a      	ands	r2, r1
 80032a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4a24      	ldr	r2, [pc, #144]	; (8003340 <HAL_TIM_PWM_Stop+0x10c>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	d10d      	bne.n	80032ce <HAL_TIM_PWM_Stop+0x9a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	4a22      	ldr	r2, [pc, #136]	; (8003344 <HAL_TIM_PWM_Stop+0x110>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	d107      	bne.n	80032ce <HAL_TIM_PWM_Stop+0x9a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2101      	movs	r1, #1
 80032ca:	438a      	bics	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d104      	bne.n	80032de <HAL_TIM_PWM_Stop+0xaa>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	223e      	movs	r2, #62	; 0x3e
 80032d8:	2101      	movs	r1, #1
 80032da:	5499      	strb	r1, [r3, r2]
 80032dc:	e023      	b.n	8003326 <HAL_TIM_PWM_Stop+0xf2>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	d104      	bne.n	80032ee <HAL_TIM_PWM_Stop+0xba>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	223f      	movs	r2, #63	; 0x3f
 80032e8:	2101      	movs	r1, #1
 80032ea:	5499      	strb	r1, [r3, r2]
 80032ec:	e01b      	b.n	8003326 <HAL_TIM_PWM_Stop+0xf2>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d104      	bne.n	80032fe <HAL_TIM_PWM_Stop+0xca>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2240      	movs	r2, #64	; 0x40
 80032f8:	2101      	movs	r1, #1
 80032fa:	5499      	strb	r1, [r3, r2]
 80032fc:	e013      	b.n	8003326 <HAL_TIM_PWM_Stop+0xf2>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b0c      	cmp	r3, #12
 8003302:	d104      	bne.n	800330e <HAL_TIM_PWM_Stop+0xda>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2241      	movs	r2, #65	; 0x41
 8003308:	2101      	movs	r1, #1
 800330a:	5499      	strb	r1, [r3, r2]
 800330c:	e00b      	b.n	8003326 <HAL_TIM_PWM_Stop+0xf2>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b10      	cmp	r3, #16
 8003312:	d104      	bne.n	800331e <HAL_TIM_PWM_Stop+0xea>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2242      	movs	r2, #66	; 0x42
 8003318:	2101      	movs	r1, #1
 800331a:	5499      	strb	r1, [r3, r2]
 800331c:	e003      	b.n	8003326 <HAL_TIM_PWM_Stop+0xf2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2243      	movs	r2, #67	; 0x43
 8003322:	2101      	movs	r1, #1
 8003324:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	0018      	movs	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	b002      	add	sp, #8
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40012c00 	.word	0x40012c00
 8003334:	40014000 	.word	0x40014000
 8003338:	40014400 	.word	0x40014400
 800333c:	40014800 	.word	0x40014800
 8003340:	00001111 	.word	0x00001111
 8003344:	00000444 	.word	0x00000444
 8003348:	ffff7fff 	.word	0xffff7fff

0800334c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003358:	2317      	movs	r3, #23
 800335a:	18fb      	adds	r3, r7, r3
 800335c:	2200      	movs	r2, #0
 800335e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	223c      	movs	r2, #60	; 0x3c
 8003364:	5c9b      	ldrb	r3, [r3, r2]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d101      	bne.n	800336e <HAL_TIM_PWM_ConfigChannel+0x22>
 800336a:	2302      	movs	r3, #2
 800336c:	e0e5      	b.n	800353a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	223c      	movs	r2, #60	; 0x3c
 8003372:	2101      	movs	r1, #1
 8003374:	5499      	strb	r1, [r3, r2]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b14      	cmp	r3, #20
 800337a:	d900      	bls.n	800337e <HAL_TIM_PWM_ConfigChannel+0x32>
 800337c:	e0d1      	b.n	8003522 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	009a      	lsls	r2, r3, #2
 8003382:	4b70      	ldr	r3, [pc, #448]	; (8003544 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003384:	18d3      	adds	r3, r2, r3
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	0011      	movs	r1, r2
 8003392:	0018      	movs	r0, r3
 8003394:	f000 f95a 	bl	800364c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699a      	ldr	r2, [r3, #24]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2108      	movs	r1, #8
 80033a4:	430a      	orrs	r2, r1
 80033a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2104      	movs	r1, #4
 80033b4:	438a      	bics	r2, r1
 80033b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6999      	ldr	r1, [r3, #24]
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	691a      	ldr	r2, [r3, #16]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	619a      	str	r2, [r3, #24]
      break;
 80033ca:	e0af      	b.n	800352c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	0011      	movs	r1, r2
 80033d4:	0018      	movs	r0, r3
 80033d6:	f000 f9c3 	bl	8003760 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	699a      	ldr	r2, [r3, #24]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2180      	movs	r1, #128	; 0x80
 80033e6:	0109      	lsls	r1, r1, #4
 80033e8:	430a      	orrs	r2, r1
 80033ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699a      	ldr	r2, [r3, #24]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4954      	ldr	r1, [pc, #336]	; (8003548 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80033f8:	400a      	ands	r2, r1
 80033fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6999      	ldr	r1, [r3, #24]
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	021a      	lsls	r2, r3, #8
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	619a      	str	r2, [r3, #24]
      break;
 8003410:	e08c      	b.n	800352c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	0011      	movs	r1, r2
 800341a:	0018      	movs	r0, r3
 800341c:	f000 fa24 	bl	8003868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	69da      	ldr	r2, [r3, #28]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2108      	movs	r1, #8
 800342c:	430a      	orrs	r2, r1
 800342e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	69da      	ldr	r2, [r3, #28]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2104      	movs	r1, #4
 800343c:	438a      	bics	r2, r1
 800343e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	69d9      	ldr	r1, [r3, #28]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	691a      	ldr	r2, [r3, #16]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	61da      	str	r2, [r3, #28]
      break;
 8003452:	e06b      	b.n	800352c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	0011      	movs	r1, r2
 800345c:	0018      	movs	r0, r3
 800345e:	f000 fa8b 	bl	8003978 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	69da      	ldr	r2, [r3, #28]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2180      	movs	r1, #128	; 0x80
 800346e:	0109      	lsls	r1, r1, #4
 8003470:	430a      	orrs	r2, r1
 8003472:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	69da      	ldr	r2, [r3, #28]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4932      	ldr	r1, [pc, #200]	; (8003548 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003480:	400a      	ands	r2, r1
 8003482:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	69d9      	ldr	r1, [r3, #28]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	021a      	lsls	r2, r3, #8
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	430a      	orrs	r2, r1
 8003496:	61da      	str	r2, [r3, #28]
      break;
 8003498:	e048      	b.n	800352c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	0011      	movs	r1, r2
 80034a2:	0018      	movs	r0, r3
 80034a4:	f000 fad2 	bl	8003a4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2108      	movs	r1, #8
 80034b4:	430a      	orrs	r2, r1
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2104      	movs	r1, #4
 80034c4:	438a      	bics	r2, r1
 80034c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034da:	e027      	b.n	800352c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	0011      	movs	r1, r2
 80034e4:	0018      	movs	r0, r3
 80034e6:	f000 fb11 	bl	8003b0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2180      	movs	r1, #128	; 0x80
 80034f6:	0109      	lsls	r1, r1, #4
 80034f8:	430a      	orrs	r2, r1
 80034fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4910      	ldr	r1, [pc, #64]	; (8003548 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003508:	400a      	ands	r2, r1
 800350a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003520:	e004      	b.n	800352c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003522:	2317      	movs	r3, #23
 8003524:	18fb      	adds	r3, r7, r3
 8003526:	2201      	movs	r2, #1
 8003528:	701a      	strb	r2, [r3, #0]
      break;
 800352a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	223c      	movs	r2, #60	; 0x3c
 8003530:	2100      	movs	r1, #0
 8003532:	5499      	strb	r1, [r3, r2]

  return status;
 8003534:	2317      	movs	r3, #23
 8003536:	18fb      	adds	r3, r7, r3
 8003538:	781b      	ldrb	r3, [r3, #0]
}
 800353a:	0018      	movs	r0, r3
 800353c:	46bd      	mov	sp, r7
 800353e:	b006      	add	sp, #24
 8003540:	bd80      	pop	{r7, pc}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	08005550 	.word	0x08005550
 8003548:	fffffbff 	.word	0xfffffbff

0800354c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a34      	ldr	r2, [pc, #208]	; (8003630 <TIM_Base_SetConfig+0xe4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d008      	beq.n	8003576 <TIM_Base_SetConfig+0x2a>
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	2380      	movs	r3, #128	; 0x80
 8003568:	05db      	lsls	r3, r3, #23
 800356a:	429a      	cmp	r2, r3
 800356c:	d003      	beq.n	8003576 <TIM_Base_SetConfig+0x2a>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a30      	ldr	r2, [pc, #192]	; (8003634 <TIM_Base_SetConfig+0xe8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d108      	bne.n	8003588 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2270      	movs	r2, #112	; 0x70
 800357a:	4393      	bics	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a29      	ldr	r2, [pc, #164]	; (8003630 <TIM_Base_SetConfig+0xe4>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d018      	beq.n	80035c2 <TIM_Base_SetConfig+0x76>
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	2380      	movs	r3, #128	; 0x80
 8003594:	05db      	lsls	r3, r3, #23
 8003596:	429a      	cmp	r2, r3
 8003598:	d013      	beq.n	80035c2 <TIM_Base_SetConfig+0x76>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a25      	ldr	r2, [pc, #148]	; (8003634 <TIM_Base_SetConfig+0xe8>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d00f      	beq.n	80035c2 <TIM_Base_SetConfig+0x76>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a24      	ldr	r2, [pc, #144]	; (8003638 <TIM_Base_SetConfig+0xec>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00b      	beq.n	80035c2 <TIM_Base_SetConfig+0x76>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a23      	ldr	r2, [pc, #140]	; (800363c <TIM_Base_SetConfig+0xf0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d007      	beq.n	80035c2 <TIM_Base_SetConfig+0x76>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a22      	ldr	r2, [pc, #136]	; (8003640 <TIM_Base_SetConfig+0xf4>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d003      	beq.n	80035c2 <TIM_Base_SetConfig+0x76>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a21      	ldr	r2, [pc, #132]	; (8003644 <TIM_Base_SetConfig+0xf8>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d108      	bne.n	80035d4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	4a20      	ldr	r2, [pc, #128]	; (8003648 <TIM_Base_SetConfig+0xfc>)
 80035c6:	4013      	ands	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2280      	movs	r2, #128	; 0x80
 80035d8:	4393      	bics	r3, r2
 80035da:	001a      	movs	r2, r3
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a0c      	ldr	r2, [pc, #48]	; (8003630 <TIM_Base_SetConfig+0xe4>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d00b      	beq.n	800361a <TIM_Base_SetConfig+0xce>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a0d      	ldr	r2, [pc, #52]	; (800363c <TIM_Base_SetConfig+0xf0>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d007      	beq.n	800361a <TIM_Base_SetConfig+0xce>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <TIM_Base_SetConfig+0xf4>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d003      	beq.n	800361a <TIM_Base_SetConfig+0xce>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a0b      	ldr	r2, [pc, #44]	; (8003644 <TIM_Base_SetConfig+0xf8>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d103      	bne.n	8003622 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	615a      	str	r2, [r3, #20]
}
 8003628:	46c0      	nop			; (mov r8, r8)
 800362a:	46bd      	mov	sp, r7
 800362c:	b004      	add	sp, #16
 800362e:	bd80      	pop	{r7, pc}
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40000400 	.word	0x40000400
 8003638:	40002000 	.word	0x40002000
 800363c:	40014000 	.word	0x40014000
 8003640:	40014400 	.word	0x40014400
 8003644:	40014800 	.word	0x40014800
 8003648:	fffffcff 	.word	0xfffffcff

0800364c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	2201      	movs	r2, #1
 800365c:	4393      	bics	r3, r2
 800365e:	001a      	movs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4a32      	ldr	r2, [pc, #200]	; (8003744 <TIM_OC1_SetConfig+0xf8>)
 800367a:	4013      	ands	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2203      	movs	r2, #3
 8003682:	4393      	bics	r3, r2
 8003684:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	4313      	orrs	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2202      	movs	r2, #2
 8003694:	4393      	bics	r3, r2
 8003696:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a28      	ldr	r2, [pc, #160]	; (8003748 <TIM_OC1_SetConfig+0xfc>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d00b      	beq.n	80036c2 <TIM_OC1_SetConfig+0x76>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a27      	ldr	r2, [pc, #156]	; (800374c <TIM_OC1_SetConfig+0x100>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <TIM_OC1_SetConfig+0x76>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a26      	ldr	r2, [pc, #152]	; (8003750 <TIM_OC1_SetConfig+0x104>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <TIM_OC1_SetConfig+0x76>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a25      	ldr	r2, [pc, #148]	; (8003754 <TIM_OC1_SetConfig+0x108>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d10c      	bne.n	80036dc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	2208      	movs	r2, #8
 80036c6:	4393      	bics	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2204      	movs	r2, #4
 80036d8:	4393      	bics	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a1a      	ldr	r2, [pc, #104]	; (8003748 <TIM_OC1_SetConfig+0xfc>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d00b      	beq.n	80036fc <TIM_OC1_SetConfig+0xb0>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a19      	ldr	r2, [pc, #100]	; (800374c <TIM_OC1_SetConfig+0x100>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d007      	beq.n	80036fc <TIM_OC1_SetConfig+0xb0>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a18      	ldr	r2, [pc, #96]	; (8003750 <TIM_OC1_SetConfig+0x104>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d003      	beq.n	80036fc <TIM_OC1_SetConfig+0xb0>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a17      	ldr	r2, [pc, #92]	; (8003754 <TIM_OC1_SetConfig+0x108>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d111      	bne.n	8003720 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4a16      	ldr	r2, [pc, #88]	; (8003758 <TIM_OC1_SetConfig+0x10c>)
 8003700:	4013      	ands	r3, r2
 8003702:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4a15      	ldr	r2, [pc, #84]	; (800375c <TIM_OC1_SetConfig+0x110>)
 8003708:	4013      	ands	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4313      	orrs	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	693a      	ldr	r2, [r7, #16]
 800371c:	4313      	orrs	r3, r2
 800371e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	621a      	str	r2, [r3, #32]
}
 800373a:	46c0      	nop			; (mov r8, r8)
 800373c:	46bd      	mov	sp, r7
 800373e:	b006      	add	sp, #24
 8003740:	bd80      	pop	{r7, pc}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	fffeff8f 	.word	0xfffeff8f
 8003748:	40012c00 	.word	0x40012c00
 800374c:	40014000 	.word	0x40014000
 8003750:	40014400 	.word	0x40014400
 8003754:	40014800 	.word	0x40014800
 8003758:	fffffeff 	.word	0xfffffeff
 800375c:	fffffdff 	.word	0xfffffdff

08003760 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a1b      	ldr	r3, [r3, #32]
 800376e:	2210      	movs	r2, #16
 8003770:	4393      	bics	r3, r2
 8003772:	001a      	movs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	4a2e      	ldr	r2, [pc, #184]	; (8003848 <TIM_OC2_SetConfig+0xe8>)
 800378e:	4013      	ands	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	4a2d      	ldr	r2, [pc, #180]	; (800384c <TIM_OC2_SetConfig+0xec>)
 8003796:	4013      	ands	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	021b      	lsls	r3, r3, #8
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	2220      	movs	r2, #32
 80037aa:	4393      	bics	r3, r2
 80037ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	011b      	lsls	r3, r3, #4
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a24      	ldr	r2, [pc, #144]	; (8003850 <TIM_OC2_SetConfig+0xf0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d10d      	bne.n	80037de <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2280      	movs	r2, #128	; 0x80
 80037c6:	4393      	bics	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	2240      	movs	r2, #64	; 0x40
 80037da:	4393      	bics	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a1b      	ldr	r2, [pc, #108]	; (8003850 <TIM_OC2_SetConfig+0xf0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d00b      	beq.n	80037fe <TIM_OC2_SetConfig+0x9e>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a1a      	ldr	r2, [pc, #104]	; (8003854 <TIM_OC2_SetConfig+0xf4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d007      	beq.n	80037fe <TIM_OC2_SetConfig+0x9e>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a19      	ldr	r2, [pc, #100]	; (8003858 <TIM_OC2_SetConfig+0xf8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d003      	beq.n	80037fe <TIM_OC2_SetConfig+0x9e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a18      	ldr	r2, [pc, #96]	; (800385c <TIM_OC2_SetConfig+0xfc>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d113      	bne.n	8003826 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	4a17      	ldr	r2, [pc, #92]	; (8003860 <TIM_OC2_SetConfig+0x100>)
 8003802:	4013      	ands	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	4a16      	ldr	r2, [pc, #88]	; (8003864 <TIM_OC2_SetConfig+0x104>)
 800380a:	4013      	ands	r3, r2
 800380c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	4313      	orrs	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	621a      	str	r2, [r3, #32]
}
 8003840:	46c0      	nop			; (mov r8, r8)
 8003842:	46bd      	mov	sp, r7
 8003844:	b006      	add	sp, #24
 8003846:	bd80      	pop	{r7, pc}
 8003848:	feff8fff 	.word	0xfeff8fff
 800384c:	fffffcff 	.word	0xfffffcff
 8003850:	40012c00 	.word	0x40012c00
 8003854:	40014000 	.word	0x40014000
 8003858:	40014400 	.word	0x40014400
 800385c:	40014800 	.word	0x40014800
 8003860:	fffffbff 	.word	0xfffffbff
 8003864:	fffff7ff 	.word	0xfffff7ff

08003868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	4a35      	ldr	r2, [pc, #212]	; (800394c <TIM_OC3_SetConfig+0xe4>)
 8003878:	401a      	ands	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4a2f      	ldr	r2, [pc, #188]	; (8003950 <TIM_OC3_SetConfig+0xe8>)
 8003894:	4013      	ands	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2203      	movs	r2, #3
 800389c:	4393      	bics	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	4a29      	ldr	r2, [pc, #164]	; (8003954 <TIM_OC3_SetConfig+0xec>)
 80038ae:	4013      	ands	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a25      	ldr	r2, [pc, #148]	; (8003958 <TIM_OC3_SetConfig+0xf0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d10d      	bne.n	80038e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	4a24      	ldr	r2, [pc, #144]	; (800395c <TIM_OC3_SetConfig+0xf4>)
 80038ca:	4013      	ands	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	021b      	lsls	r3, r3, #8
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	4a20      	ldr	r2, [pc, #128]	; (8003960 <TIM_OC3_SetConfig+0xf8>)
 80038de:	4013      	ands	r3, r2
 80038e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a1c      	ldr	r2, [pc, #112]	; (8003958 <TIM_OC3_SetConfig+0xf0>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00b      	beq.n	8003902 <TIM_OC3_SetConfig+0x9a>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a1d      	ldr	r2, [pc, #116]	; (8003964 <TIM_OC3_SetConfig+0xfc>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <TIM_OC3_SetConfig+0x9a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a1c      	ldr	r2, [pc, #112]	; (8003968 <TIM_OC3_SetConfig+0x100>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d003      	beq.n	8003902 <TIM_OC3_SetConfig+0x9a>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a1b      	ldr	r2, [pc, #108]	; (800396c <TIM_OC3_SetConfig+0x104>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d113      	bne.n	800392a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	4a1a      	ldr	r2, [pc, #104]	; (8003970 <TIM_OC3_SetConfig+0x108>)
 8003906:	4013      	ands	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	4a19      	ldr	r2, [pc, #100]	; (8003974 <TIM_OC3_SetConfig+0x10c>)
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	011b      	lsls	r3, r3, #4
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	621a      	str	r2, [r3, #32]
}
 8003944:	46c0      	nop			; (mov r8, r8)
 8003946:	46bd      	mov	sp, r7
 8003948:	b006      	add	sp, #24
 800394a:	bd80      	pop	{r7, pc}
 800394c:	fffffeff 	.word	0xfffffeff
 8003950:	fffeff8f 	.word	0xfffeff8f
 8003954:	fffffdff 	.word	0xfffffdff
 8003958:	40012c00 	.word	0x40012c00
 800395c:	fffff7ff 	.word	0xfffff7ff
 8003960:	fffffbff 	.word	0xfffffbff
 8003964:	40014000 	.word	0x40014000
 8003968:	40014400 	.word	0x40014400
 800396c:	40014800 	.word	0x40014800
 8003970:	ffffefff 	.word	0xffffefff
 8003974:	ffffdfff 	.word	0xffffdfff

08003978 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b086      	sub	sp, #24
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	4a28      	ldr	r2, [pc, #160]	; (8003a28 <TIM_OC4_SetConfig+0xb0>)
 8003988:	401a      	ands	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4a22      	ldr	r2, [pc, #136]	; (8003a2c <TIM_OC4_SetConfig+0xb4>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4a21      	ldr	r2, [pc, #132]	; (8003a30 <TIM_OC4_SetConfig+0xb8>)
 80039ac:	4013      	ands	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	021b      	lsls	r3, r3, #8
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	4a1d      	ldr	r2, [pc, #116]	; (8003a34 <TIM_OC4_SetConfig+0xbc>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	031b      	lsls	r3, r3, #12
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a19      	ldr	r2, [pc, #100]	; (8003a38 <TIM_OC4_SetConfig+0xc0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d00b      	beq.n	80039f0 <TIM_OC4_SetConfig+0x78>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a18      	ldr	r2, [pc, #96]	; (8003a3c <TIM_OC4_SetConfig+0xc4>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d007      	beq.n	80039f0 <TIM_OC4_SetConfig+0x78>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a17      	ldr	r2, [pc, #92]	; (8003a40 <TIM_OC4_SetConfig+0xc8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d003      	beq.n	80039f0 <TIM_OC4_SetConfig+0x78>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a16      	ldr	r2, [pc, #88]	; (8003a44 <TIM_OC4_SetConfig+0xcc>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d109      	bne.n	8003a04 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	4a15      	ldr	r2, [pc, #84]	; (8003a48 <TIM_OC4_SetConfig+0xd0>)
 80039f4:	4013      	ands	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	695b      	ldr	r3, [r3, #20]
 80039fc:	019b      	lsls	r3, r3, #6
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	621a      	str	r2, [r3, #32]
}
 8003a1e:	46c0      	nop			; (mov r8, r8)
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b006      	add	sp, #24
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	ffffefff 	.word	0xffffefff
 8003a2c:	feff8fff 	.word	0xfeff8fff
 8003a30:	fffffcff 	.word	0xfffffcff
 8003a34:	ffffdfff 	.word	0xffffdfff
 8003a38:	40012c00 	.word	0x40012c00
 8003a3c:	40014000 	.word	0x40014000
 8003a40:	40014400 	.word	0x40014400
 8003a44:	40014800 	.word	0x40014800
 8003a48:	ffffbfff 	.word	0xffffbfff

08003a4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	4a25      	ldr	r2, [pc, #148]	; (8003af0 <TIM_OC5_SetConfig+0xa4>)
 8003a5c:	401a      	ands	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	4a1f      	ldr	r2, [pc, #124]	; (8003af4 <TIM_OC5_SetConfig+0xa8>)
 8003a78:	4013      	ands	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	4a1b      	ldr	r2, [pc, #108]	; (8003af8 <TIM_OC5_SetConfig+0xac>)
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	041b      	lsls	r3, r3, #16
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a17      	ldr	r2, [pc, #92]	; (8003afc <TIM_OC5_SetConfig+0xb0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00b      	beq.n	8003aba <TIM_OC5_SetConfig+0x6e>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a16      	ldr	r2, [pc, #88]	; (8003b00 <TIM_OC5_SetConfig+0xb4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d007      	beq.n	8003aba <TIM_OC5_SetConfig+0x6e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a15      	ldr	r2, [pc, #84]	; (8003b04 <TIM_OC5_SetConfig+0xb8>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d003      	beq.n	8003aba <TIM_OC5_SetConfig+0x6e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a14      	ldr	r2, [pc, #80]	; (8003b08 <TIM_OC5_SetConfig+0xbc>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d109      	bne.n	8003ace <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	4a0c      	ldr	r2, [pc, #48]	; (8003af0 <TIM_OC5_SetConfig+0xa4>)
 8003abe:	4013      	ands	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	021b      	lsls	r3, r3, #8
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685a      	ldr	r2, [r3, #4]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	621a      	str	r2, [r3, #32]
}
 8003ae8:	46c0      	nop			; (mov r8, r8)
 8003aea:	46bd      	mov	sp, r7
 8003aec:	b006      	add	sp, #24
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	fffeffff 	.word	0xfffeffff
 8003af4:	fffeff8f 	.word	0xfffeff8f
 8003af8:	fffdffff 	.word	0xfffdffff
 8003afc:	40012c00 	.word	0x40012c00
 8003b00:	40014000 	.word	0x40014000
 8003b04:	40014400 	.word	0x40014400
 8003b08:	40014800 	.word	0x40014800

08003b0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	4a26      	ldr	r2, [pc, #152]	; (8003bb4 <TIM_OC6_SetConfig+0xa8>)
 8003b1c:	401a      	ands	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4a20      	ldr	r2, [pc, #128]	; (8003bb8 <TIM_OC6_SetConfig+0xac>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	4a1c      	ldr	r2, [pc, #112]	; (8003bbc <TIM_OC6_SetConfig+0xb0>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	051b      	lsls	r3, r3, #20
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a18      	ldr	r2, [pc, #96]	; (8003bc0 <TIM_OC6_SetConfig+0xb4>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d00b      	beq.n	8003b7c <TIM_OC6_SetConfig+0x70>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a17      	ldr	r2, [pc, #92]	; (8003bc4 <TIM_OC6_SetConfig+0xb8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d007      	beq.n	8003b7c <TIM_OC6_SetConfig+0x70>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a16      	ldr	r2, [pc, #88]	; (8003bc8 <TIM_OC6_SetConfig+0xbc>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d003      	beq.n	8003b7c <TIM_OC6_SetConfig+0x70>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a15      	ldr	r2, [pc, #84]	; (8003bcc <TIM_OC6_SetConfig+0xc0>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d109      	bne.n	8003b90 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	4a14      	ldr	r2, [pc, #80]	; (8003bd0 <TIM_OC6_SetConfig+0xc4>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	029b      	lsls	r3, r3, #10
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	621a      	str	r2, [r3, #32]
}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b006      	add	sp, #24
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	ffefffff 	.word	0xffefffff
 8003bb8:	feff8fff 	.word	0xfeff8fff
 8003bbc:	ffdfffff 	.word	0xffdfffff
 8003bc0:	40012c00 	.word	0x40012c00
 8003bc4:	40014000 	.word	0x40014000
 8003bc8:	40014400 	.word	0x40014400
 8003bcc:	40014800 	.word	0x40014800
 8003bd0:	fffbffff 	.word	0xfffbffff

08003bd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	221f      	movs	r2, #31
 8003be4:	4013      	ands	r3, r2
 8003be6:	2201      	movs	r2, #1
 8003be8:	409a      	lsls	r2, r3
 8003bea:	0013      	movs	r3, r2
 8003bec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	43d2      	mvns	r2, r2
 8003bf6:	401a      	ands	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a1a      	ldr	r2, [r3, #32]
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	211f      	movs	r1, #31
 8003c04:	400b      	ands	r3, r1
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	4099      	lsls	r1, r3
 8003c0a:	000b      	movs	r3, r1
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	621a      	str	r2, [r3, #32]
}
 8003c12:	46c0      	nop			; (mov r8, r8)
 8003c14:	46bd      	mov	sp, r7
 8003c16:	b006      	add	sp, #24
 8003c18:	bd80      	pop	{r7, pc}
	...

08003c1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e046      	b.n	8003cbc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2284      	movs	r2, #132	; 0x84
 8003c32:	589b      	ldr	r3, [r3, r2]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d107      	bne.n	8003c48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2280      	movs	r2, #128	; 0x80
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	0018      	movs	r0, r3
 8003c44:	f7fd f8c6 	bl	8000dd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2284      	movs	r2, #132	; 0x84
 8003c4c:	2124      	movs	r1, #36	; 0x24
 8003c4e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	438a      	bics	r2, r1
 8003c5e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	0018      	movs	r0, r3
 8003c64:	f000 f9ce 	bl	8004004 <UART_SetConfig>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e024      	b.n	8003cbc <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f000 fc9d 	bl	80045bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	490d      	ldr	r1, [pc, #52]	; (8003cc4 <HAL_UART_Init+0xa8>)
 8003c8e:	400a      	ands	r2, r1
 8003c90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	212a      	movs	r1, #42	; 0x2a
 8003c9e:	438a      	bics	r2, r1
 8003ca0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2101      	movs	r1, #1
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f000 fd35 	bl	8004724 <UART_CheckIdleState>
 8003cba:	0003      	movs	r3, r0
}
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	b002      	add	sp, #8
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	ffffb7ff 	.word	0xffffb7ff

08003cc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08a      	sub	sp, #40	; 0x28
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	1dbb      	adds	r3, r7, #6
 8003cd6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2284      	movs	r2, #132	; 0x84
 8003cdc:	589b      	ldr	r3, [r3, r2]
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	d000      	beq.n	8003ce4 <HAL_UART_Transmit+0x1c>
 8003ce2:	e097      	b.n	8003e14 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <HAL_UART_Transmit+0x2a>
 8003cea:	1dbb      	adds	r3, r7, #6
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e08f      	b.n	8003e16 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	689a      	ldr	r2, [r3, #8]
 8003cfa:	2380      	movs	r3, #128	; 0x80
 8003cfc:	015b      	lsls	r3, r3, #5
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d109      	bne.n	8003d16 <HAL_UART_Transmit+0x4e>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d105      	bne.n	8003d16 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d001      	beq.n	8003d16 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e07f      	b.n	8003e16 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2280      	movs	r2, #128	; 0x80
 8003d1a:	5c9b      	ldrb	r3, [r3, r2]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d101      	bne.n	8003d24 <HAL_UART_Transmit+0x5c>
 8003d20:	2302      	movs	r3, #2
 8003d22:	e078      	b.n	8003e16 <HAL_UART_Transmit+0x14e>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2280      	movs	r2, #128	; 0x80
 8003d28:	2101      	movs	r1, #1
 8003d2a:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	228c      	movs	r2, #140	; 0x8c
 8003d30:	2100      	movs	r1, #0
 8003d32:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2284      	movs	r2, #132	; 0x84
 8003d38:	2121      	movs	r1, #33	; 0x21
 8003d3a:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d3c:	f7fd f990 	bl	8001060 <HAL_GetTick>
 8003d40:	0003      	movs	r3, r0
 8003d42:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	1dba      	adds	r2, r7, #6
 8003d48:	2154      	movs	r1, #84	; 0x54
 8003d4a:	8812      	ldrh	r2, [r2, #0]
 8003d4c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	1dba      	adds	r2, r7, #6
 8003d52:	2156      	movs	r1, #86	; 0x56
 8003d54:	8812      	ldrh	r2, [r2, #0]
 8003d56:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	015b      	lsls	r3, r3, #5
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d108      	bne.n	8003d76 <HAL_UART_Transmit+0xae>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d104      	bne.n	8003d76 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	61bb      	str	r3, [r7, #24]
 8003d74:	e003      	b.n	8003d7e <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2280      	movs	r2, #128	; 0x80
 8003d82:	2100      	movs	r1, #0
 8003d84:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003d86:	e02c      	b.n	8003de2 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	0013      	movs	r3, r2
 8003d92:	2200      	movs	r2, #0
 8003d94:	2180      	movs	r1, #128	; 0x80
 8003d96:	f000 fd0f 	bl	80047b8 <UART_WaitOnFlagUntilTimeout>
 8003d9a:	1e03      	subs	r3, r0, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e039      	b.n	8003e16 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10b      	bne.n	8003dc0 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	881b      	ldrh	r3, [r3, #0]
 8003dac:	001a      	movs	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	05d2      	lsls	r2, r2, #23
 8003db4:	0dd2      	lsrs	r2, r2, #23
 8003db6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	3302      	adds	r3, #2
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	e007      	b.n	8003dd0 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2256      	movs	r2, #86	; 0x56
 8003dd4:	5a9b      	ldrh	r3, [r3, r2]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b299      	uxth	r1, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2256      	movs	r2, #86	; 0x56
 8003de0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2256      	movs	r2, #86	; 0x56
 8003de6:	5a9b      	ldrh	r3, [r3, r2]
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1cc      	bne.n	8003d88 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	0013      	movs	r3, r2
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2140      	movs	r1, #64	; 0x40
 8003dfc:	f000 fcdc 	bl	80047b8 <UART_WaitOnFlagUntilTimeout>
 8003e00:	1e03      	subs	r3, r0, #0
 8003e02:	d001      	beq.n	8003e08 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e006      	b.n	8003e16 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2284      	movs	r2, #132	; 0x84
 8003e0c:	2120      	movs	r1, #32
 8003e0e:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	e000      	b.n	8003e16 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8003e14:	2302      	movs	r3, #2
  }
}
 8003e16:	0018      	movs	r0, r3
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	b008      	add	sp, #32
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08a      	sub	sp, #40	; 0x28
 8003e24:	af02      	add	r7, sp, #8
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	1dbb      	adds	r3, r7, #6
 8003e2e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2288      	movs	r2, #136	; 0x88
 8003e34:	589b      	ldr	r3, [r3, r2]
 8003e36:	2b20      	cmp	r3, #32
 8003e38:	d000      	beq.n	8003e3c <HAL_UART_Receive+0x1c>
 8003e3a:	e0db      	b.n	8003ff4 <HAL_UART_Receive+0x1d4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_UART_Receive+0x2a>
 8003e42:	1dbb      	adds	r3, r7, #6
 8003e44:	881b      	ldrh	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e0d3      	b.n	8003ff6 <HAL_UART_Receive+0x1d6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	2380      	movs	r3, #128	; 0x80
 8003e54:	015b      	lsls	r3, r3, #5
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d109      	bne.n	8003e6e <HAL_UART_Receive+0x4e>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d105      	bne.n	8003e6e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2201      	movs	r2, #1
 8003e66:	4013      	ands	r3, r2
 8003e68:	d001      	beq.n	8003e6e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e0c3      	b.n	8003ff6 <HAL_UART_Receive+0x1d6>
      }
    }

    __HAL_LOCK(huart);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2280      	movs	r2, #128	; 0x80
 8003e72:	5c9b      	ldrb	r3, [r3, r2]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d101      	bne.n	8003e7c <HAL_UART_Receive+0x5c>
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e0bc      	b.n	8003ff6 <HAL_UART_Receive+0x1d6>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2280      	movs	r2, #128	; 0x80
 8003e80:	2101      	movs	r1, #1
 8003e82:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	228c      	movs	r2, #140	; 0x8c
 8003e88:	2100      	movs	r1, #0
 8003e8a:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2288      	movs	r2, #136	; 0x88
 8003e90:	2122      	movs	r1, #34	; 0x22
 8003e92:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e9a:	f7fd f8e1 	bl	8001060 <HAL_GetTick>
 8003e9e:	0003      	movs	r3, r0
 8003ea0:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	1dba      	adds	r2, r7, #6
 8003ea6:	215c      	movs	r1, #92	; 0x5c
 8003ea8:	8812      	ldrh	r2, [r2, #0]
 8003eaa:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	1dba      	adds	r2, r7, #6
 8003eb0:	215e      	movs	r1, #94	; 0x5e
 8003eb2:	8812      	ldrh	r2, [r2, #0]
 8003eb4:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	2380      	movs	r3, #128	; 0x80
 8003ebc:	015b      	lsls	r3, r3, #5
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d10d      	bne.n	8003ede <HAL_UART_Receive+0xbe>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d104      	bne.n	8003ed4 <HAL_UART_Receive+0xb4>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2260      	movs	r2, #96	; 0x60
 8003ece:	494c      	ldr	r1, [pc, #304]	; (8004000 <HAL_UART_Receive+0x1e0>)
 8003ed0:	5299      	strh	r1, [r3, r2]
 8003ed2:	e02e      	b.n	8003f32 <HAL_UART_Receive+0x112>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2260      	movs	r2, #96	; 0x60
 8003ed8:	21ff      	movs	r1, #255	; 0xff
 8003eda:	5299      	strh	r1, [r3, r2]
 8003edc:	e029      	b.n	8003f32 <HAL_UART_Receive+0x112>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10d      	bne.n	8003f02 <HAL_UART_Receive+0xe2>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d104      	bne.n	8003ef8 <HAL_UART_Receive+0xd8>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2260      	movs	r2, #96	; 0x60
 8003ef2:	21ff      	movs	r1, #255	; 0xff
 8003ef4:	5299      	strh	r1, [r3, r2]
 8003ef6:	e01c      	b.n	8003f32 <HAL_UART_Receive+0x112>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2260      	movs	r2, #96	; 0x60
 8003efc:	217f      	movs	r1, #127	; 0x7f
 8003efe:	5299      	strh	r1, [r3, r2]
 8003f00:	e017      	b.n	8003f32 <HAL_UART_Receive+0x112>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	2380      	movs	r3, #128	; 0x80
 8003f08:	055b      	lsls	r3, r3, #21
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d10d      	bne.n	8003f2a <HAL_UART_Receive+0x10a>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d104      	bne.n	8003f20 <HAL_UART_Receive+0x100>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2260      	movs	r2, #96	; 0x60
 8003f1a:	217f      	movs	r1, #127	; 0x7f
 8003f1c:	5299      	strh	r1, [r3, r2]
 8003f1e:	e008      	b.n	8003f32 <HAL_UART_Receive+0x112>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2260      	movs	r2, #96	; 0x60
 8003f24:	213f      	movs	r1, #63	; 0x3f
 8003f26:	5299      	strh	r1, [r3, r2]
 8003f28:	e003      	b.n	8003f32 <HAL_UART_Receive+0x112>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2260      	movs	r2, #96	; 0x60
 8003f2e:	2100      	movs	r1, #0
 8003f30:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003f32:	2312      	movs	r3, #18
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	2160      	movs	r1, #96	; 0x60
 8003f3a:	5a52      	ldrh	r2, [r2, r1]
 8003f3c:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	2380      	movs	r3, #128	; 0x80
 8003f44:	015b      	lsls	r3, r3, #5
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d108      	bne.n	8003f5c <HAL_UART_Receive+0x13c>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d104      	bne.n	8003f5c <HAL_UART_Receive+0x13c>
    {
      pdata8bits  = NULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	61bb      	str	r3, [r7, #24]
 8003f5a:	e003      	b.n	8003f64 <HAL_UART_Receive+0x144>
    }
    else
    {
      pdata8bits  = pData;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f60:	2300      	movs	r3, #0
 8003f62:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2280      	movs	r2, #128	; 0x80
 8003f68:	2100      	movs	r1, #0
 8003f6a:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003f6c:	e036      	b.n	8003fdc <HAL_UART_Receive+0x1bc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	0013      	movs	r3, r2
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2120      	movs	r1, #32
 8003f7c:	f000 fc1c 	bl	80047b8 <UART_WaitOnFlagUntilTimeout>
 8003f80:	1e03      	subs	r3, r0, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_UART_Receive+0x168>
      {
        return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e036      	b.n	8003ff6 <HAL_UART_Receive+0x1d6>
      }
      if (pdata8bits == NULL)
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10e      	bne.n	8003fac <HAL_UART_Receive+0x18c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2212      	movs	r2, #18
 8003f98:	18ba      	adds	r2, r7, r2
 8003f9a:	8812      	ldrh	r2, [r2, #0]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	61bb      	str	r3, [r7, #24]
 8003faa:	e00e      	b.n	8003fca <HAL_UART_Receive+0x1aa>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2212      	movs	r2, #18
 8003fb6:	18ba      	adds	r2, r7, r2
 8003fb8:	8812      	ldrh	r2, [r2, #0]
 8003fba:	b2d2      	uxtb	r2, r2
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	225e      	movs	r2, #94	; 0x5e
 8003fce:	5a9b      	ldrh	r3, [r3, r2]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b299      	uxth	r1, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	225e      	movs	r2, #94	; 0x5e
 8003fda:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	225e      	movs	r2, #94	; 0x5e
 8003fe0:	5a9b      	ldrh	r3, [r3, r2]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1c2      	bne.n	8003f6e <HAL_UART_Receive+0x14e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2288      	movs	r2, #136	; 0x88
 8003fec:	2120      	movs	r1, #32
 8003fee:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	e000      	b.n	8003ff6 <HAL_UART_Receive+0x1d6>
  }
  else
  {
    return HAL_BUSY;
 8003ff4:	2302      	movs	r3, #2
  }
}
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b008      	add	sp, #32
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	000001ff 	.word	0x000001ff

08004004 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004004:	b5b0      	push	{r4, r5, r7, lr}
 8004006:	b090      	sub	sp, #64	; 0x40
 8004008:	af00      	add	r7, sp, #0
 800400a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800400c:	231a      	movs	r3, #26
 800400e:	2220      	movs	r2, #32
 8004010:	4694      	mov	ip, r2
 8004012:	44bc      	add	ip, r7
 8004014:	4463      	add	r3, ip
 8004016:	2200      	movs	r2, #0
 8004018:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401c:	689a      	ldr	r2, [r3, #8]
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	431a      	orrs	r2, r3
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	431a      	orrs	r2, r3
 800402a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	4313      	orrs	r3, r2
 8004030:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4ab9      	ldr	r2, [pc, #740]	; (8004320 <UART_SetConfig+0x31c>)
 800403a:	4013      	ands	r3, r2
 800403c:	0019      	movs	r1, r3
 800403e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004044:	430b      	orrs	r3, r1
 8004046:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	4ab5      	ldr	r2, [pc, #724]	; (8004324 <UART_SetConfig+0x320>)
 8004050:	4013      	ands	r3, r2
 8004052:	0018      	movs	r0, r3
 8004054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004056:	68d9      	ldr	r1, [r3, #12]
 8004058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	0003      	movs	r3, r0
 800405e:	430b      	orrs	r3, r1
 8004060:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4aae      	ldr	r2, [pc, #696]	; (8004328 <UART_SetConfig+0x324>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d004      	beq.n	800407c <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004078:	4313      	orrs	r3, r2
 800407a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	4aaa      	ldr	r2, [pc, #680]	; (800432c <UART_SetConfig+0x328>)
 8004084:	4013      	ands	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800408e:	430b      	orrs	r3, r1
 8004090:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	220f      	movs	r2, #15
 800409a:	4393      	bics	r3, r2
 800409c:	0018      	movs	r0, r3
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80040a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	0003      	movs	r3, r0
 80040a8:	430b      	orrs	r3, r1
 80040aa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a9f      	ldr	r2, [pc, #636]	; (8004330 <UART_SetConfig+0x32c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d136      	bne.n	8004124 <UART_SetConfig+0x120>
 80040b6:	4b9f      	ldr	r3, [pc, #636]	; (8004334 <UART_SetConfig+0x330>)
 80040b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ba:	2203      	movs	r2, #3
 80040bc:	4013      	ands	r3, r2
 80040be:	2b03      	cmp	r3, #3
 80040c0:	d020      	beq.n	8004104 <UART_SetConfig+0x100>
 80040c2:	d827      	bhi.n	8004114 <UART_SetConfig+0x110>
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d00d      	beq.n	80040e4 <UART_SetConfig+0xe0>
 80040c8:	d824      	bhi.n	8004114 <UART_SetConfig+0x110>
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <UART_SetConfig+0xd0>
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d010      	beq.n	80040f4 <UART_SetConfig+0xf0>
 80040d2:	e01f      	b.n	8004114 <UART_SetConfig+0x110>
 80040d4:	231b      	movs	r3, #27
 80040d6:	2220      	movs	r2, #32
 80040d8:	4694      	mov	ip, r2
 80040da:	44bc      	add	ip, r7
 80040dc:	4463      	add	r3, ip
 80040de:	2200      	movs	r2, #0
 80040e0:	701a      	strb	r2, [r3, #0]
 80040e2:	e0c5      	b.n	8004270 <UART_SetConfig+0x26c>
 80040e4:	231b      	movs	r3, #27
 80040e6:	2220      	movs	r2, #32
 80040e8:	4694      	mov	ip, r2
 80040ea:	44bc      	add	ip, r7
 80040ec:	4463      	add	r3, ip
 80040ee:	2202      	movs	r2, #2
 80040f0:	701a      	strb	r2, [r3, #0]
 80040f2:	e0bd      	b.n	8004270 <UART_SetConfig+0x26c>
 80040f4:	231b      	movs	r3, #27
 80040f6:	2220      	movs	r2, #32
 80040f8:	4694      	mov	ip, r2
 80040fa:	44bc      	add	ip, r7
 80040fc:	4463      	add	r3, ip
 80040fe:	2204      	movs	r2, #4
 8004100:	701a      	strb	r2, [r3, #0]
 8004102:	e0b5      	b.n	8004270 <UART_SetConfig+0x26c>
 8004104:	231b      	movs	r3, #27
 8004106:	2220      	movs	r2, #32
 8004108:	4694      	mov	ip, r2
 800410a:	44bc      	add	ip, r7
 800410c:	4463      	add	r3, ip
 800410e:	2208      	movs	r2, #8
 8004110:	701a      	strb	r2, [r3, #0]
 8004112:	e0ad      	b.n	8004270 <UART_SetConfig+0x26c>
 8004114:	231b      	movs	r3, #27
 8004116:	2220      	movs	r2, #32
 8004118:	4694      	mov	ip, r2
 800411a:	44bc      	add	ip, r7
 800411c:	4463      	add	r3, ip
 800411e:	2210      	movs	r2, #16
 8004120:	701a      	strb	r2, [r3, #0]
 8004122:	e0a5      	b.n	8004270 <UART_SetConfig+0x26c>
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a83      	ldr	r2, [pc, #524]	; (8004338 <UART_SetConfig+0x334>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d136      	bne.n	800419c <UART_SetConfig+0x198>
 800412e:	4b81      	ldr	r3, [pc, #516]	; (8004334 <UART_SetConfig+0x330>)
 8004130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004132:	220c      	movs	r2, #12
 8004134:	4013      	ands	r3, r2
 8004136:	2b0c      	cmp	r3, #12
 8004138:	d020      	beq.n	800417c <UART_SetConfig+0x178>
 800413a:	d827      	bhi.n	800418c <UART_SetConfig+0x188>
 800413c:	2b08      	cmp	r3, #8
 800413e:	d00d      	beq.n	800415c <UART_SetConfig+0x158>
 8004140:	d824      	bhi.n	800418c <UART_SetConfig+0x188>
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <UART_SetConfig+0x148>
 8004146:	2b04      	cmp	r3, #4
 8004148:	d010      	beq.n	800416c <UART_SetConfig+0x168>
 800414a:	e01f      	b.n	800418c <UART_SetConfig+0x188>
 800414c:	231b      	movs	r3, #27
 800414e:	2220      	movs	r2, #32
 8004150:	4694      	mov	ip, r2
 8004152:	44bc      	add	ip, r7
 8004154:	4463      	add	r3, ip
 8004156:	2200      	movs	r2, #0
 8004158:	701a      	strb	r2, [r3, #0]
 800415a:	e089      	b.n	8004270 <UART_SetConfig+0x26c>
 800415c:	231b      	movs	r3, #27
 800415e:	2220      	movs	r2, #32
 8004160:	4694      	mov	ip, r2
 8004162:	44bc      	add	ip, r7
 8004164:	4463      	add	r3, ip
 8004166:	2202      	movs	r2, #2
 8004168:	701a      	strb	r2, [r3, #0]
 800416a:	e081      	b.n	8004270 <UART_SetConfig+0x26c>
 800416c:	231b      	movs	r3, #27
 800416e:	2220      	movs	r2, #32
 8004170:	4694      	mov	ip, r2
 8004172:	44bc      	add	ip, r7
 8004174:	4463      	add	r3, ip
 8004176:	2204      	movs	r2, #4
 8004178:	701a      	strb	r2, [r3, #0]
 800417a:	e079      	b.n	8004270 <UART_SetConfig+0x26c>
 800417c:	231b      	movs	r3, #27
 800417e:	2220      	movs	r2, #32
 8004180:	4694      	mov	ip, r2
 8004182:	44bc      	add	ip, r7
 8004184:	4463      	add	r3, ip
 8004186:	2208      	movs	r2, #8
 8004188:	701a      	strb	r2, [r3, #0]
 800418a:	e071      	b.n	8004270 <UART_SetConfig+0x26c>
 800418c:	231b      	movs	r3, #27
 800418e:	2220      	movs	r2, #32
 8004190:	4694      	mov	ip, r2
 8004192:	44bc      	add	ip, r7
 8004194:	4463      	add	r3, ip
 8004196:	2210      	movs	r2, #16
 8004198:	701a      	strb	r2, [r3, #0]
 800419a:	e069      	b.n	8004270 <UART_SetConfig+0x26c>
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a66      	ldr	r2, [pc, #408]	; (800433c <UART_SetConfig+0x338>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d107      	bne.n	80041b6 <UART_SetConfig+0x1b2>
 80041a6:	231b      	movs	r3, #27
 80041a8:	2220      	movs	r2, #32
 80041aa:	4694      	mov	ip, r2
 80041ac:	44bc      	add	ip, r7
 80041ae:	4463      	add	r3, ip
 80041b0:	2200      	movs	r2, #0
 80041b2:	701a      	strb	r2, [r3, #0]
 80041b4:	e05c      	b.n	8004270 <UART_SetConfig+0x26c>
 80041b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a61      	ldr	r2, [pc, #388]	; (8004340 <UART_SetConfig+0x33c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d107      	bne.n	80041d0 <UART_SetConfig+0x1cc>
 80041c0:	231b      	movs	r3, #27
 80041c2:	2220      	movs	r2, #32
 80041c4:	4694      	mov	ip, r2
 80041c6:	44bc      	add	ip, r7
 80041c8:	4463      	add	r3, ip
 80041ca:	2200      	movs	r2, #0
 80041cc:	701a      	strb	r2, [r3, #0]
 80041ce:	e04f      	b.n	8004270 <UART_SetConfig+0x26c>
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a54      	ldr	r2, [pc, #336]	; (8004328 <UART_SetConfig+0x324>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d143      	bne.n	8004262 <UART_SetConfig+0x25e>
 80041da:	4b56      	ldr	r3, [pc, #344]	; (8004334 <UART_SetConfig+0x330>)
 80041dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80041de:	23c0      	movs	r3, #192	; 0xc0
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	4013      	ands	r3, r2
 80041e4:	22c0      	movs	r2, #192	; 0xc0
 80041e6:	0112      	lsls	r2, r2, #4
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d02a      	beq.n	8004242 <UART_SetConfig+0x23e>
 80041ec:	22c0      	movs	r2, #192	; 0xc0
 80041ee:	0112      	lsls	r2, r2, #4
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d82e      	bhi.n	8004252 <UART_SetConfig+0x24e>
 80041f4:	2280      	movs	r2, #128	; 0x80
 80041f6:	0112      	lsls	r2, r2, #4
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d012      	beq.n	8004222 <UART_SetConfig+0x21e>
 80041fc:	2280      	movs	r2, #128	; 0x80
 80041fe:	0112      	lsls	r2, r2, #4
 8004200:	4293      	cmp	r3, r2
 8004202:	d826      	bhi.n	8004252 <UART_SetConfig+0x24e>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d004      	beq.n	8004212 <UART_SetConfig+0x20e>
 8004208:	2280      	movs	r2, #128	; 0x80
 800420a:	00d2      	lsls	r2, r2, #3
 800420c:	4293      	cmp	r3, r2
 800420e:	d010      	beq.n	8004232 <UART_SetConfig+0x22e>
 8004210:	e01f      	b.n	8004252 <UART_SetConfig+0x24e>
 8004212:	231b      	movs	r3, #27
 8004214:	2220      	movs	r2, #32
 8004216:	4694      	mov	ip, r2
 8004218:	44bc      	add	ip, r7
 800421a:	4463      	add	r3, ip
 800421c:	2200      	movs	r2, #0
 800421e:	701a      	strb	r2, [r3, #0]
 8004220:	e026      	b.n	8004270 <UART_SetConfig+0x26c>
 8004222:	231b      	movs	r3, #27
 8004224:	2220      	movs	r2, #32
 8004226:	4694      	mov	ip, r2
 8004228:	44bc      	add	ip, r7
 800422a:	4463      	add	r3, ip
 800422c:	2202      	movs	r2, #2
 800422e:	701a      	strb	r2, [r3, #0]
 8004230:	e01e      	b.n	8004270 <UART_SetConfig+0x26c>
 8004232:	231b      	movs	r3, #27
 8004234:	2220      	movs	r2, #32
 8004236:	4694      	mov	ip, r2
 8004238:	44bc      	add	ip, r7
 800423a:	4463      	add	r3, ip
 800423c:	2204      	movs	r2, #4
 800423e:	701a      	strb	r2, [r3, #0]
 8004240:	e016      	b.n	8004270 <UART_SetConfig+0x26c>
 8004242:	231b      	movs	r3, #27
 8004244:	2220      	movs	r2, #32
 8004246:	4694      	mov	ip, r2
 8004248:	44bc      	add	ip, r7
 800424a:	4463      	add	r3, ip
 800424c:	2208      	movs	r2, #8
 800424e:	701a      	strb	r2, [r3, #0]
 8004250:	e00e      	b.n	8004270 <UART_SetConfig+0x26c>
 8004252:	231b      	movs	r3, #27
 8004254:	2220      	movs	r2, #32
 8004256:	4694      	mov	ip, r2
 8004258:	44bc      	add	ip, r7
 800425a:	4463      	add	r3, ip
 800425c:	2210      	movs	r2, #16
 800425e:	701a      	strb	r2, [r3, #0]
 8004260:	e006      	b.n	8004270 <UART_SetConfig+0x26c>
 8004262:	231b      	movs	r3, #27
 8004264:	2220      	movs	r2, #32
 8004266:	4694      	mov	ip, r2
 8004268:	44bc      	add	ip, r7
 800426a:	4463      	add	r3, ip
 800426c:	2210      	movs	r2, #16
 800426e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a2c      	ldr	r2, [pc, #176]	; (8004328 <UART_SetConfig+0x324>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d000      	beq.n	800427c <UART_SetConfig+0x278>
 800427a:	e0ad      	b.n	80043d8 <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800427c:	231b      	movs	r3, #27
 800427e:	2220      	movs	r2, #32
 8004280:	4694      	mov	ip, r2
 8004282:	44bc      	add	ip, r7
 8004284:	4463      	add	r3, ip
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	2b08      	cmp	r3, #8
 800428a:	d015      	beq.n	80042b8 <UART_SetConfig+0x2b4>
 800428c:	dc18      	bgt.n	80042c0 <UART_SetConfig+0x2bc>
 800428e:	2b04      	cmp	r3, #4
 8004290:	d00d      	beq.n	80042ae <UART_SetConfig+0x2aa>
 8004292:	dc15      	bgt.n	80042c0 <UART_SetConfig+0x2bc>
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <UART_SetConfig+0x29a>
 8004298:	2b02      	cmp	r3, #2
 800429a:	d005      	beq.n	80042a8 <UART_SetConfig+0x2a4>
 800429c:	e010      	b.n	80042c0 <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800429e:	f7fe fc59 	bl	8002b54 <HAL_RCC_GetPCLK1Freq>
 80042a2:	0003      	movs	r3, r0
 80042a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042a6:	e015      	b.n	80042d4 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a8:	4b26      	ldr	r3, [pc, #152]	; (8004344 <UART_SetConfig+0x340>)
 80042aa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042ac:	e012      	b.n	80042d4 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ae:	f7fe fbc5 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80042b2:	0003      	movs	r3, r0
 80042b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042b6:	e00d      	b.n	80042d4 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042b8:	2380      	movs	r3, #128	; 0x80
 80042ba:	021b      	lsls	r3, r3, #8
 80042bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042be:	e009      	b.n	80042d4 <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80042c4:	231a      	movs	r3, #26
 80042c6:	2220      	movs	r2, #32
 80042c8:	4694      	mov	ip, r2
 80042ca:	44bc      	add	ip, r7
 80042cc:	4463      	add	r3, ip
 80042ce:	2201      	movs	r2, #1
 80042d0:	701a      	strb	r2, [r3, #0]
        break;
 80042d2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d100      	bne.n	80042dc <UART_SetConfig+0x2d8>
 80042da:	e153      	b.n	8004584 <UART_SetConfig+0x580>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042e0:	4b19      	ldr	r3, [pc, #100]	; (8004348 <UART_SetConfig+0x344>)
 80042e2:	0052      	lsls	r2, r2, #1
 80042e4:	5ad3      	ldrh	r3, [r2, r3]
 80042e6:	0019      	movs	r1, r3
 80042e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80042ea:	f7fb ff1d 	bl	8000128 <__udivsi3>
 80042ee:	0003      	movs	r3, r0
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	0013      	movs	r3, r2
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	189b      	adds	r3, r3, r2
 80042fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042fe:	429a      	cmp	r2, r3
 8004300:	d305      	bcc.n	800430e <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004308:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800430a:	429a      	cmp	r2, r3
 800430c:	d91e      	bls.n	800434c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800430e:	231a      	movs	r3, #26
 8004310:	2220      	movs	r2, #32
 8004312:	4694      	mov	ip, r2
 8004314:	44bc      	add	ip, r7
 8004316:	4463      	add	r3, ip
 8004318:	2201      	movs	r2, #1
 800431a:	701a      	strb	r2, [r3, #0]
 800431c:	e132      	b.n	8004584 <UART_SetConfig+0x580>
 800431e:	46c0      	nop			; (mov r8, r8)
 8004320:	cfff69f3 	.word	0xcfff69f3
 8004324:	ffffcfff 	.word	0xffffcfff
 8004328:	40008000 	.word	0x40008000
 800432c:	11fff4ff 	.word	0x11fff4ff
 8004330:	40013800 	.word	0x40013800
 8004334:	40021000 	.word	0x40021000
 8004338:	40004400 	.word	0x40004400
 800433c:	40004800 	.word	0x40004800
 8004340:	40004c00 	.word	0x40004c00
 8004344:	00f42400 	.word	0x00f42400
 8004348:	080055a4 	.word	0x080055a4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800434c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800434e:	61bb      	str	r3, [r7, #24]
 8004350:	2300      	movs	r3, #0
 8004352:	61fb      	str	r3, [r7, #28]
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004358:	4b96      	ldr	r3, [pc, #600]	; (80045b4 <UART_SetConfig+0x5b0>)
 800435a:	0052      	lsls	r2, r2, #1
 800435c:	5ad3      	ldrh	r3, [r2, r3]
 800435e:	613b      	str	r3, [r7, #16]
 8004360:	2300      	movs	r3, #0
 8004362:	617b      	str	r3, [r7, #20]
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	69b8      	ldr	r0, [r7, #24]
 800436a:	69f9      	ldr	r1, [r7, #28]
 800436c:	f7fc f852 	bl	8000414 <__aeabi_uldivmod>
 8004370:	0002      	movs	r2, r0
 8004372:	000b      	movs	r3, r1
 8004374:	0e11      	lsrs	r1, r2, #24
 8004376:	021d      	lsls	r5, r3, #8
 8004378:	430d      	orrs	r5, r1
 800437a:	0214      	lsls	r4, r2, #8
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	085b      	lsrs	r3, r3, #1
 8004382:	60bb      	str	r3, [r7, #8]
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]
 8004388:	68b8      	ldr	r0, [r7, #8]
 800438a:	68f9      	ldr	r1, [r7, #12]
 800438c:	1900      	adds	r0, r0, r4
 800438e:	4169      	adcs	r1, r5
 8004390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	603b      	str	r3, [r7, #0]
 8004396:	2300      	movs	r3, #0
 8004398:	607b      	str	r3, [r7, #4]
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f7fc f839 	bl	8000414 <__aeabi_uldivmod>
 80043a2:	0002      	movs	r2, r0
 80043a4:	000b      	movs	r3, r1
 80043a6:	0013      	movs	r3, r2
 80043a8:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80043aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ac:	23c0      	movs	r3, #192	; 0xc0
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d309      	bcc.n	80043c8 <UART_SetConfig+0x3c4>
 80043b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043b6:	2380      	movs	r3, #128	; 0x80
 80043b8:	035b      	lsls	r3, r3, #13
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d204      	bcs.n	80043c8 <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043c4:	60da      	str	r2, [r3, #12]
 80043c6:	e0dd      	b.n	8004584 <UART_SetConfig+0x580>
        }
        else
        {
          ret = HAL_ERROR;
 80043c8:	231a      	movs	r3, #26
 80043ca:	2220      	movs	r2, #32
 80043cc:	4694      	mov	ip, r2
 80043ce:	44bc      	add	ip, r7
 80043d0:	4463      	add	r3, ip
 80043d2:	2201      	movs	r2, #1
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	e0d5      	b.n	8004584 <UART_SetConfig+0x580>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043da:	69da      	ldr	r2, [r3, #28]
 80043dc:	2380      	movs	r3, #128	; 0x80
 80043de:	021b      	lsls	r3, r3, #8
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d000      	beq.n	80043e6 <UART_SetConfig+0x3e2>
 80043e4:	e073      	b.n	80044ce <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80043e6:	231b      	movs	r3, #27
 80043e8:	2220      	movs	r2, #32
 80043ea:	4694      	mov	ip, r2
 80043ec:	44bc      	add	ip, r7
 80043ee:	4463      	add	r3, ip
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b08      	cmp	r3, #8
 80043f4:	d015      	beq.n	8004422 <UART_SetConfig+0x41e>
 80043f6:	dc18      	bgt.n	800442a <UART_SetConfig+0x426>
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d00d      	beq.n	8004418 <UART_SetConfig+0x414>
 80043fc:	dc15      	bgt.n	800442a <UART_SetConfig+0x426>
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <UART_SetConfig+0x404>
 8004402:	2b02      	cmp	r3, #2
 8004404:	d005      	beq.n	8004412 <UART_SetConfig+0x40e>
 8004406:	e010      	b.n	800442a <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004408:	f7fe fba4 	bl	8002b54 <HAL_RCC_GetPCLK1Freq>
 800440c:	0003      	movs	r3, r0
 800440e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004410:	e015      	b.n	800443e <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004412:	4b69      	ldr	r3, [pc, #420]	; (80045b8 <UART_SetConfig+0x5b4>)
 8004414:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004416:	e012      	b.n	800443e <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004418:	f7fe fb10 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 800441c:	0003      	movs	r3, r0
 800441e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004420:	e00d      	b.n	800443e <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004422:	2380      	movs	r3, #128	; 0x80
 8004424:	021b      	lsls	r3, r3, #8
 8004426:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004428:	e009      	b.n	800443e <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 800442a:	2300      	movs	r3, #0
 800442c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800442e:	231a      	movs	r3, #26
 8004430:	2220      	movs	r2, #32
 8004432:	4694      	mov	ip, r2
 8004434:	44bc      	add	ip, r7
 8004436:	4463      	add	r3, ip
 8004438:	2201      	movs	r2, #1
 800443a:	701a      	strb	r2, [r3, #0]
        break;
 800443c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800443e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004440:	2b00      	cmp	r3, #0
 8004442:	d100      	bne.n	8004446 <UART_SetConfig+0x442>
 8004444:	e09e      	b.n	8004584 <UART_SetConfig+0x580>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800444a:	4b5a      	ldr	r3, [pc, #360]	; (80045b4 <UART_SetConfig+0x5b0>)
 800444c:	0052      	lsls	r2, r2, #1
 800444e:	5ad3      	ldrh	r3, [r2, r3]
 8004450:	0019      	movs	r1, r3
 8004452:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004454:	f7fb fe68 	bl	8000128 <__udivsi3>
 8004458:	0003      	movs	r3, r0
 800445a:	005a      	lsls	r2, r3, #1
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	085b      	lsrs	r3, r3, #1
 8004462:	18d2      	adds	r2, r2, r3
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	0019      	movs	r1, r3
 800446a:	0010      	movs	r0, r2
 800446c:	f7fb fe5c 	bl	8000128 <__udivsi3>
 8004470:	0003      	movs	r3, r0
 8004472:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004476:	2b0f      	cmp	r3, #15
 8004478:	d921      	bls.n	80044be <UART_SetConfig+0x4ba>
 800447a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800447c:	2380      	movs	r3, #128	; 0x80
 800447e:	025b      	lsls	r3, r3, #9
 8004480:	429a      	cmp	r2, r3
 8004482:	d21c      	bcs.n	80044be <UART_SetConfig+0x4ba>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004486:	b29a      	uxth	r2, r3
 8004488:	200e      	movs	r0, #14
 800448a:	2420      	movs	r4, #32
 800448c:	193b      	adds	r3, r7, r4
 800448e:	181b      	adds	r3, r3, r0
 8004490:	210f      	movs	r1, #15
 8004492:	438a      	bics	r2, r1
 8004494:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	b29b      	uxth	r3, r3
 800449c:	2207      	movs	r2, #7
 800449e:	4013      	ands	r3, r2
 80044a0:	b299      	uxth	r1, r3
 80044a2:	193b      	adds	r3, r7, r4
 80044a4:	181b      	adds	r3, r3, r0
 80044a6:	193a      	adds	r2, r7, r4
 80044a8:	1812      	adds	r2, r2, r0
 80044aa:	8812      	ldrh	r2, [r2, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	193a      	adds	r2, r7, r4
 80044b6:	1812      	adds	r2, r2, r0
 80044b8:	8812      	ldrh	r2, [r2, #0]
 80044ba:	60da      	str	r2, [r3, #12]
 80044bc:	e062      	b.n	8004584 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 80044be:	231a      	movs	r3, #26
 80044c0:	2220      	movs	r2, #32
 80044c2:	4694      	mov	ip, r2
 80044c4:	44bc      	add	ip, r7
 80044c6:	4463      	add	r3, ip
 80044c8:	2201      	movs	r2, #1
 80044ca:	701a      	strb	r2, [r3, #0]
 80044cc:	e05a      	b.n	8004584 <UART_SetConfig+0x580>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044ce:	231b      	movs	r3, #27
 80044d0:	2220      	movs	r2, #32
 80044d2:	4694      	mov	ip, r2
 80044d4:	44bc      	add	ip, r7
 80044d6:	4463      	add	r3, ip
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	2b08      	cmp	r3, #8
 80044dc:	d015      	beq.n	800450a <UART_SetConfig+0x506>
 80044de:	dc18      	bgt.n	8004512 <UART_SetConfig+0x50e>
 80044e0:	2b04      	cmp	r3, #4
 80044e2:	d00d      	beq.n	8004500 <UART_SetConfig+0x4fc>
 80044e4:	dc15      	bgt.n	8004512 <UART_SetConfig+0x50e>
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d002      	beq.n	80044f0 <UART_SetConfig+0x4ec>
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d005      	beq.n	80044fa <UART_SetConfig+0x4f6>
 80044ee:	e010      	b.n	8004512 <UART_SetConfig+0x50e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044f0:	f7fe fb30 	bl	8002b54 <HAL_RCC_GetPCLK1Freq>
 80044f4:	0003      	movs	r3, r0
 80044f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80044f8:	e015      	b.n	8004526 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044fa:	4b2f      	ldr	r3, [pc, #188]	; (80045b8 <UART_SetConfig+0x5b4>)
 80044fc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80044fe:	e012      	b.n	8004526 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004500:	f7fe fa9c 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 8004504:	0003      	movs	r3, r0
 8004506:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004508:	e00d      	b.n	8004526 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800450a:	2380      	movs	r3, #128	; 0x80
 800450c:	021b      	lsls	r3, r3, #8
 800450e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004510:	e009      	b.n	8004526 <UART_SetConfig+0x522>
      default:
        pclk = 0U;
 8004512:	2300      	movs	r3, #0
 8004514:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004516:	231a      	movs	r3, #26
 8004518:	2220      	movs	r2, #32
 800451a:	4694      	mov	ip, r2
 800451c:	44bc      	add	ip, r7
 800451e:	4463      	add	r3, ip
 8004520:	2201      	movs	r2, #1
 8004522:	701a      	strb	r2, [r3, #0]
        break;
 8004524:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004528:	2b00      	cmp	r3, #0
 800452a:	d02b      	beq.n	8004584 <UART_SetConfig+0x580>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004530:	4b20      	ldr	r3, [pc, #128]	; (80045b4 <UART_SetConfig+0x5b0>)
 8004532:	0052      	lsls	r2, r2, #1
 8004534:	5ad3      	ldrh	r3, [r2, r3]
 8004536:	0019      	movs	r1, r3
 8004538:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800453a:	f7fb fdf5 	bl	8000128 <__udivsi3>
 800453e:	0003      	movs	r3, r0
 8004540:	001a      	movs	r2, r3
 8004542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	085b      	lsrs	r3, r3, #1
 8004548:	18d2      	adds	r2, r2, r3
 800454a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	0019      	movs	r1, r3
 8004550:	0010      	movs	r0, r2
 8004552:	f7fb fde9 	bl	8000128 <__udivsi3>
 8004556:	0003      	movs	r3, r0
 8004558:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800455a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455c:	2b0f      	cmp	r3, #15
 800455e:	d90a      	bls.n	8004576 <UART_SetConfig+0x572>
 8004560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004562:	2380      	movs	r3, #128	; 0x80
 8004564:	025b      	lsls	r3, r3, #9
 8004566:	429a      	cmp	r2, r3
 8004568:	d205      	bcs.n	8004576 <UART_SetConfig+0x572>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800456a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800456c:	b29a      	uxth	r2, r3
 800456e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	60da      	str	r2, [r3, #12]
 8004574:	e006      	b.n	8004584 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 8004576:	231a      	movs	r3, #26
 8004578:	2220      	movs	r2, #32
 800457a:	4694      	mov	ip, r2
 800457c:	44bc      	add	ip, r7
 800457e:	4463      	add	r3, ip
 8004580:	2201      	movs	r2, #1
 8004582:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	226a      	movs	r2, #106	; 0x6a
 8004588:	2101      	movs	r1, #1
 800458a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	2268      	movs	r2, #104	; 0x68
 8004590:	2101      	movs	r1, #1
 8004592:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	2200      	movs	r2, #0
 8004598:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459c:	2200      	movs	r2, #0
 800459e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80045a0:	231a      	movs	r3, #26
 80045a2:	2220      	movs	r2, #32
 80045a4:	4694      	mov	ip, r2
 80045a6:	44bc      	add	ip, r7
 80045a8:	4463      	add	r3, ip
 80045aa:	781b      	ldrb	r3, [r3, #0]
}
 80045ac:	0018      	movs	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b010      	add	sp, #64	; 0x40
 80045b2:	bdb0      	pop	{r4, r5, r7, pc}
 80045b4:	080055a4 	.word	0x080055a4
 80045b8:	00f42400 	.word	0x00f42400

080045bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c8:	2201      	movs	r2, #1
 80045ca:	4013      	ands	r3, r2
 80045cc:	d00b      	beq.n	80045e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	4a4a      	ldr	r2, [pc, #296]	; (8004700 <UART_AdvFeatureConfig+0x144>)
 80045d6:	4013      	ands	r3, r2
 80045d8:	0019      	movs	r1, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	2202      	movs	r2, #2
 80045ec:	4013      	ands	r3, r2
 80045ee:	d00b      	beq.n	8004608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	4a43      	ldr	r2, [pc, #268]	; (8004704 <UART_AdvFeatureConfig+0x148>)
 80045f8:	4013      	ands	r3, r2
 80045fa:	0019      	movs	r1, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460c:	2204      	movs	r2, #4
 800460e:	4013      	ands	r3, r2
 8004610:	d00b      	beq.n	800462a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	4a3b      	ldr	r2, [pc, #236]	; (8004708 <UART_AdvFeatureConfig+0x14c>)
 800461a:	4013      	ands	r3, r2
 800461c:	0019      	movs	r1, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462e:	2208      	movs	r2, #8
 8004630:	4013      	ands	r3, r2
 8004632:	d00b      	beq.n	800464c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	4a34      	ldr	r2, [pc, #208]	; (800470c <UART_AdvFeatureConfig+0x150>)
 800463c:	4013      	ands	r3, r2
 800463e:	0019      	movs	r1, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004650:	2210      	movs	r2, #16
 8004652:	4013      	ands	r3, r2
 8004654:	d00b      	beq.n	800466e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4a2c      	ldr	r2, [pc, #176]	; (8004710 <UART_AdvFeatureConfig+0x154>)
 800465e:	4013      	ands	r3, r2
 8004660:	0019      	movs	r1, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	430a      	orrs	r2, r1
 800466c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004672:	2220      	movs	r2, #32
 8004674:	4013      	ands	r3, r2
 8004676:	d00b      	beq.n	8004690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	4a25      	ldr	r2, [pc, #148]	; (8004714 <UART_AdvFeatureConfig+0x158>)
 8004680:	4013      	ands	r3, r2
 8004682:	0019      	movs	r1, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	430a      	orrs	r2, r1
 800468e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004694:	2240      	movs	r2, #64	; 0x40
 8004696:	4013      	ands	r3, r2
 8004698:	d01d      	beq.n	80046d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	4a1d      	ldr	r2, [pc, #116]	; (8004718 <UART_AdvFeatureConfig+0x15c>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	0019      	movs	r1, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b6:	2380      	movs	r3, #128	; 0x80
 80046b8:	035b      	lsls	r3, r3, #13
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d10b      	bne.n	80046d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	4a15      	ldr	r2, [pc, #84]	; (800471c <UART_AdvFeatureConfig+0x160>)
 80046c6:	4013      	ands	r3, r2
 80046c8:	0019      	movs	r1, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046da:	2280      	movs	r2, #128	; 0x80
 80046dc:	4013      	ands	r3, r2
 80046de:	d00b      	beq.n	80046f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	4a0e      	ldr	r2, [pc, #56]	; (8004720 <UART_AdvFeatureConfig+0x164>)
 80046e8:	4013      	ands	r3, r2
 80046ea:	0019      	movs	r1, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	430a      	orrs	r2, r1
 80046f6:	605a      	str	r2, [r3, #4]
  }
}
 80046f8:	46c0      	nop			; (mov r8, r8)
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b002      	add	sp, #8
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	fffdffff 	.word	0xfffdffff
 8004704:	fffeffff 	.word	0xfffeffff
 8004708:	fffbffff 	.word	0xfffbffff
 800470c:	ffff7fff 	.word	0xffff7fff
 8004710:	ffffefff 	.word	0xffffefff
 8004714:	ffffdfff 	.word	0xffffdfff
 8004718:	ffefffff 	.word	0xffefffff
 800471c:	ff9fffff 	.word	0xff9fffff
 8004720:	fff7ffff 	.word	0xfff7ffff

08004724 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af02      	add	r7, sp, #8
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	228c      	movs	r2, #140	; 0x8c
 8004730:	2100      	movs	r1, #0
 8004732:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004734:	f7fc fc94 	bl	8001060 <HAL_GetTick>
 8004738:	0003      	movs	r3, r0
 800473a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2208      	movs	r2, #8
 8004744:	4013      	ands	r3, r2
 8004746:	2b08      	cmp	r3, #8
 8004748:	d10c      	bne.n	8004764 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2280      	movs	r2, #128	; 0x80
 800474e:	0391      	lsls	r1, r2, #14
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	4a18      	ldr	r2, [pc, #96]	; (80047b4 <UART_CheckIdleState+0x90>)
 8004754:	9200      	str	r2, [sp, #0]
 8004756:	2200      	movs	r2, #0
 8004758:	f000 f82e 	bl	80047b8 <UART_WaitOnFlagUntilTimeout>
 800475c:	1e03      	subs	r3, r0, #0
 800475e:	d001      	beq.n	8004764 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e023      	b.n	80047ac <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2204      	movs	r2, #4
 800476c:	4013      	ands	r3, r2
 800476e:	2b04      	cmp	r3, #4
 8004770:	d10c      	bne.n	800478c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2280      	movs	r2, #128	; 0x80
 8004776:	03d1      	lsls	r1, r2, #15
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	4a0e      	ldr	r2, [pc, #56]	; (80047b4 <UART_CheckIdleState+0x90>)
 800477c:	9200      	str	r2, [sp, #0]
 800477e:	2200      	movs	r2, #0
 8004780:	f000 f81a 	bl	80047b8 <UART_WaitOnFlagUntilTimeout>
 8004784:	1e03      	subs	r3, r0, #0
 8004786:	d001      	beq.n	800478c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e00f      	b.n	80047ac <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2284      	movs	r2, #132	; 0x84
 8004790:	2120      	movs	r1, #32
 8004792:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2288      	movs	r2, #136	; 0x88
 8004798:	2120      	movs	r1, #32
 800479a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2280      	movs	r2, #128	; 0x80
 80047a6:	2100      	movs	r1, #0
 80047a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	0018      	movs	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b004      	add	sp, #16
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	01ffffff 	.word	0x01ffffff

080047b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b094      	sub	sp, #80	; 0x50
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	603b      	str	r3, [r7, #0]
 80047c4:	1dfb      	adds	r3, r7, #7
 80047c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c8:	e0a7      	b.n	800491a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047cc:	3301      	adds	r3, #1
 80047ce:	d100      	bne.n	80047d2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80047d0:	e0a3      	b.n	800491a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d2:	f7fc fc45 	bl	8001060 <HAL_GetTick>
 80047d6:	0002      	movs	r2, r0
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047de:	429a      	cmp	r2, r3
 80047e0:	d302      	bcc.n	80047e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80047e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d13f      	bne.n	8004868 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047e8:	f3ef 8310 	mrs	r3, PRIMASK
 80047ec:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80047ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80047f0:	647b      	str	r3, [r7, #68]	; 0x44
 80047f2:	2301      	movs	r3, #1
 80047f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f8:	f383 8810 	msr	PRIMASK, r3
}
 80047fc:	46c0      	nop			; (mov r8, r8)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	494e      	ldr	r1, [pc, #312]	; (8004944 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800480a:	400a      	ands	r2, r1
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004810:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004814:	f383 8810 	msr	PRIMASK, r3
}
 8004818:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800481a:	f3ef 8310 	mrs	r3, PRIMASK
 800481e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004822:	643b      	str	r3, [r7, #64]	; 0x40
 8004824:	2301      	movs	r3, #1
 8004826:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482a:	f383 8810 	msr	PRIMASK, r3
}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2101      	movs	r1, #1
 800483c:	438a      	bics	r2, r1
 800483e:	609a      	str	r2, [r3, #8]
 8004840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004842:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004846:	f383 8810 	msr	PRIMASK, r3
}
 800484a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2284      	movs	r2, #132	; 0x84
 8004850:	2120      	movs	r1, #32
 8004852:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2288      	movs	r2, #136	; 0x88
 8004858:	2120      	movs	r1, #32
 800485a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2280      	movs	r2, #128	; 0x80
 8004860:	2100      	movs	r1, #0
 8004862:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e069      	b.n	800493c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2204      	movs	r2, #4
 8004870:	4013      	ands	r3, r2
 8004872:	d052      	beq.n	800491a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	69da      	ldr	r2, [r3, #28]
 800487a:	2380      	movs	r3, #128	; 0x80
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	401a      	ands	r2, r3
 8004880:	2380      	movs	r3, #128	; 0x80
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	429a      	cmp	r2, r3
 8004886:	d148      	bne.n	800491a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2280      	movs	r2, #128	; 0x80
 800488e:	0112      	lsls	r2, r2, #4
 8004890:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004892:	f3ef 8310 	mrs	r3, PRIMASK
 8004896:	613b      	str	r3, [r7, #16]
  return(result);
 8004898:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800489a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800489c:	2301      	movs	r3, #1
 800489e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f383 8810 	msr	PRIMASK, r3
}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4924      	ldr	r1, [pc, #144]	; (8004944 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80048b4:	400a      	ands	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048ba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	f383 8810 	msr	PRIMASK, r3
}
 80048c2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048c4:	f3ef 8310 	mrs	r3, PRIMASK
 80048c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80048ca:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ce:	2301      	movs	r3, #1
 80048d0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	f383 8810 	msr	PRIMASK, r3
}
 80048d8:	46c0      	nop			; (mov r8, r8)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2101      	movs	r1, #1
 80048e6:	438a      	bics	r2, r1
 80048e8:	609a      	str	r2, [r3, #8]
 80048ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048ec:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	f383 8810 	msr	PRIMASK, r3
}
 80048f4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2284      	movs	r2, #132	; 0x84
 80048fa:	2120      	movs	r1, #32
 80048fc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2288      	movs	r2, #136	; 0x88
 8004902:	2120      	movs	r1, #32
 8004904:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	228c      	movs	r2, #140	; 0x8c
 800490a:	2120      	movs	r1, #32
 800490c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2280      	movs	r2, #128	; 0x80
 8004912:	2100      	movs	r1, #0
 8004914:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e010      	b.n	800493c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	69db      	ldr	r3, [r3, #28]
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	4013      	ands	r3, r2
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	425a      	negs	r2, r3
 800492a:	4153      	adcs	r3, r2
 800492c:	b2db      	uxtb	r3, r3
 800492e:	001a      	movs	r2, r3
 8004930:	1dfb      	adds	r3, r7, #7
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d100      	bne.n	800493a <UART_WaitOnFlagUntilTimeout+0x182>
 8004938:	e747      	b.n	80047ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	0018      	movs	r0, r3
 800493e:	46bd      	mov	sp, r7
 8004940:	b014      	add	sp, #80	; 0x50
 8004942:	bd80      	pop	{r7, pc}
 8004944:	fffffe5f 	.word	0xfffffe5f

08004948 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2280      	movs	r2, #128	; 0x80
 8004954:	5c9b      	ldrb	r3, [r3, r2]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_UARTEx_DisableFifoMode+0x16>
 800495a:	2302      	movs	r3, #2
 800495c:	e027      	b.n	80049ae <HAL_UARTEx_DisableFifoMode+0x66>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2280      	movs	r2, #128	; 0x80
 8004962:	2101      	movs	r1, #1
 8004964:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2284      	movs	r2, #132	; 0x84
 800496a:	2124      	movs	r1, #36	; 0x24
 800496c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2101      	movs	r1, #1
 8004982:	438a      	bics	r2, r1
 8004984:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	4a0b      	ldr	r2, [pc, #44]	; (80049b8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800498a:	4013      	ands	r3, r2
 800498c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2284      	movs	r2, #132	; 0x84
 80049a0:	2120      	movs	r1, #32
 80049a2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2280      	movs	r2, #128	; 0x80
 80049a8:	2100      	movs	r1, #0
 80049aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	0018      	movs	r0, r3
 80049b0:	46bd      	mov	sp, r7
 80049b2:	b004      	add	sp, #16
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	dfffffff 	.word	0xdfffffff

080049bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2280      	movs	r2, #128	; 0x80
 80049ca:	5c9b      	ldrb	r3, [r3, r2]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d101      	bne.n	80049d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80049d0:	2302      	movs	r3, #2
 80049d2:	e02e      	b.n	8004a32 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2280      	movs	r2, #128	; 0x80
 80049d8:	2101      	movs	r1, #1
 80049da:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2284      	movs	r2, #132	; 0x84
 80049e0:	2124      	movs	r1, #36	; 0x24
 80049e2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2101      	movs	r1, #1
 80049f8:	438a      	bics	r2, r1
 80049fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	08d9      	lsrs	r1, r3, #3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	0018      	movs	r0, r3
 8004a14:	f000 f854 	bl	8004ac0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2284      	movs	r2, #132	; 0x84
 8004a24:	2120      	movs	r1, #32
 8004a26:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2280      	movs	r2, #128	; 0x80
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	0018      	movs	r0, r3
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b004      	add	sp, #16
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2280      	movs	r2, #128	; 0x80
 8004a4a:	5c9b      	ldrb	r3, [r3, r2]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d101      	bne.n	8004a54 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a50:	2302      	movs	r3, #2
 8004a52:	e02f      	b.n	8004ab4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2280      	movs	r2, #128	; 0x80
 8004a58:	2101      	movs	r1, #1
 8004a5a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2284      	movs	r2, #132	; 0x84
 8004a60:	2124      	movs	r1, #36	; 0x24
 8004a62:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2101      	movs	r1, #1
 8004a78:	438a      	bics	r2, r1
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	4a0e      	ldr	r2, [pc, #56]	; (8004abc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004a84:	4013      	ands	r3, r2
 8004a86:	0019      	movs	r1, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	0018      	movs	r0, r3
 8004a96:	f000 f813 	bl	8004ac0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2284      	movs	r2, #132	; 0x84
 8004aa6:	2120      	movs	r1, #32
 8004aa8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2280      	movs	r2, #128	; 0x80
 8004aae:	2100      	movs	r1, #0
 8004ab0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	b004      	add	sp, #16
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	f1ffffff 	.word	0xf1ffffff

08004ac0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d108      	bne.n	8004ae2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	226a      	movs	r2, #106	; 0x6a
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2268      	movs	r2, #104	; 0x68
 8004adc:	2101      	movs	r1, #1
 8004ade:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004ae0:	e043      	b.n	8004b6a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004ae2:	260f      	movs	r6, #15
 8004ae4:	19bb      	adds	r3, r7, r6
 8004ae6:	2208      	movs	r2, #8
 8004ae8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004aea:	200e      	movs	r0, #14
 8004aec:	183b      	adds	r3, r7, r0
 8004aee:	2208      	movs	r2, #8
 8004af0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	0e5b      	lsrs	r3, r3, #25
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	240d      	movs	r4, #13
 8004afe:	193b      	adds	r3, r7, r4
 8004b00:	2107      	movs	r1, #7
 8004b02:	400a      	ands	r2, r1
 8004b04:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	0f5b      	lsrs	r3, r3, #29
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	250c      	movs	r5, #12
 8004b12:	197b      	adds	r3, r7, r5
 8004b14:	2107      	movs	r1, #7
 8004b16:	400a      	ands	r2, r1
 8004b18:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b1a:	183b      	adds	r3, r7, r0
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	197a      	adds	r2, r7, r5
 8004b20:	7812      	ldrb	r2, [r2, #0]
 8004b22:	4914      	ldr	r1, [pc, #80]	; (8004b74 <UARTEx_SetNbDataToProcess+0xb4>)
 8004b24:	5c8a      	ldrb	r2, [r1, r2]
 8004b26:	435a      	muls	r2, r3
 8004b28:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004b2a:	197b      	adds	r3, r7, r5
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	4a12      	ldr	r2, [pc, #72]	; (8004b78 <UARTEx_SetNbDataToProcess+0xb8>)
 8004b30:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b32:	0019      	movs	r1, r3
 8004b34:	f7fb fb82 	bl	800023c <__divsi3>
 8004b38:	0003      	movs	r3, r0
 8004b3a:	b299      	uxth	r1, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	226a      	movs	r2, #106	; 0x6a
 8004b40:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b42:	19bb      	adds	r3, r7, r6
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	193a      	adds	r2, r7, r4
 8004b48:	7812      	ldrb	r2, [r2, #0]
 8004b4a:	490a      	ldr	r1, [pc, #40]	; (8004b74 <UARTEx_SetNbDataToProcess+0xb4>)
 8004b4c:	5c8a      	ldrb	r2, [r1, r2]
 8004b4e:	435a      	muls	r2, r3
 8004b50:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b52:	193b      	adds	r3, r7, r4
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	4a08      	ldr	r2, [pc, #32]	; (8004b78 <UARTEx_SetNbDataToProcess+0xb8>)
 8004b58:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	f7fb fb6e 	bl	800023c <__divsi3>
 8004b60:	0003      	movs	r3, r0
 8004b62:	b299      	uxth	r1, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2268      	movs	r2, #104	; 0x68
 8004b68:	5299      	strh	r1, [r3, r2]
}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	b005      	add	sp, #20
 8004b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b72:	46c0      	nop			; (mov r8, r8)
 8004b74:	080055bc 	.word	0x080055bc
 8004b78:	080055c4 	.word	0x080055c4

08004b7c <__errno>:
 8004b7c:	4b01      	ldr	r3, [pc, #4]	; (8004b84 <__errno+0x8>)
 8004b7e:	6818      	ldr	r0, [r3, #0]
 8004b80:	4770      	bx	lr
 8004b82:	46c0      	nop			; (mov r8, r8)
 8004b84:	2000000c 	.word	0x2000000c

08004b88 <__libc_init_array>:
 8004b88:	b570      	push	{r4, r5, r6, lr}
 8004b8a:	2600      	movs	r6, #0
 8004b8c:	4d0c      	ldr	r5, [pc, #48]	; (8004bc0 <__libc_init_array+0x38>)
 8004b8e:	4c0d      	ldr	r4, [pc, #52]	; (8004bc4 <__libc_init_array+0x3c>)
 8004b90:	1b64      	subs	r4, r4, r5
 8004b92:	10a4      	asrs	r4, r4, #2
 8004b94:	42a6      	cmp	r6, r4
 8004b96:	d109      	bne.n	8004bac <__libc_init_array+0x24>
 8004b98:	2600      	movs	r6, #0
 8004b9a:	f000 fc47 	bl	800542c <_init>
 8004b9e:	4d0a      	ldr	r5, [pc, #40]	; (8004bc8 <__libc_init_array+0x40>)
 8004ba0:	4c0a      	ldr	r4, [pc, #40]	; (8004bcc <__libc_init_array+0x44>)
 8004ba2:	1b64      	subs	r4, r4, r5
 8004ba4:	10a4      	asrs	r4, r4, #2
 8004ba6:	42a6      	cmp	r6, r4
 8004ba8:	d105      	bne.n	8004bb6 <__libc_init_array+0x2e>
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	00b3      	lsls	r3, r6, #2
 8004bae:	58eb      	ldr	r3, [r5, r3]
 8004bb0:	4798      	blx	r3
 8004bb2:	3601      	adds	r6, #1
 8004bb4:	e7ee      	b.n	8004b94 <__libc_init_array+0xc>
 8004bb6:	00b3      	lsls	r3, r6, #2
 8004bb8:	58eb      	ldr	r3, [r5, r3]
 8004bba:	4798      	blx	r3
 8004bbc:	3601      	adds	r6, #1
 8004bbe:	e7f2      	b.n	8004ba6 <__libc_init_array+0x1e>
 8004bc0:	08005608 	.word	0x08005608
 8004bc4:	08005608 	.word	0x08005608
 8004bc8:	08005608 	.word	0x08005608
 8004bcc:	0800560c 	.word	0x0800560c

08004bd0 <memcpy>:
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	b510      	push	{r4, lr}
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d100      	bne.n	8004bda <memcpy+0xa>
 8004bd8:	bd10      	pop	{r4, pc}
 8004bda:	5ccc      	ldrb	r4, [r1, r3]
 8004bdc:	54c4      	strb	r4, [r0, r3]
 8004bde:	3301      	adds	r3, #1
 8004be0:	e7f8      	b.n	8004bd4 <memcpy+0x4>

08004be2 <memset>:
 8004be2:	0003      	movs	r3, r0
 8004be4:	1882      	adds	r2, r0, r2
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d100      	bne.n	8004bec <memset+0xa>
 8004bea:	4770      	bx	lr
 8004bec:	7019      	strb	r1, [r3, #0]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	e7f9      	b.n	8004be6 <memset+0x4>
	...

08004bf4 <siprintf>:
 8004bf4:	b40e      	push	{r1, r2, r3}
 8004bf6:	b500      	push	{lr}
 8004bf8:	490b      	ldr	r1, [pc, #44]	; (8004c28 <siprintf+0x34>)
 8004bfa:	b09c      	sub	sp, #112	; 0x70
 8004bfc:	ab1d      	add	r3, sp, #116	; 0x74
 8004bfe:	9002      	str	r0, [sp, #8]
 8004c00:	9006      	str	r0, [sp, #24]
 8004c02:	9107      	str	r1, [sp, #28]
 8004c04:	9104      	str	r1, [sp, #16]
 8004c06:	4809      	ldr	r0, [pc, #36]	; (8004c2c <siprintf+0x38>)
 8004c08:	4909      	ldr	r1, [pc, #36]	; (8004c30 <siprintf+0x3c>)
 8004c0a:	cb04      	ldmia	r3!, {r2}
 8004c0c:	9105      	str	r1, [sp, #20]
 8004c0e:	6800      	ldr	r0, [r0, #0]
 8004c10:	a902      	add	r1, sp, #8
 8004c12:	9301      	str	r3, [sp, #4]
 8004c14:	f000 f870 	bl	8004cf8 <_svfiprintf_r>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	9a02      	ldr	r2, [sp, #8]
 8004c1c:	7013      	strb	r3, [r2, #0]
 8004c1e:	b01c      	add	sp, #112	; 0x70
 8004c20:	bc08      	pop	{r3}
 8004c22:	b003      	add	sp, #12
 8004c24:	4718      	bx	r3
 8004c26:	46c0      	nop			; (mov r8, r8)
 8004c28:	7fffffff 	.word	0x7fffffff
 8004c2c:	2000000c 	.word	0x2000000c
 8004c30:	ffff0208 	.word	0xffff0208

08004c34 <__ssputs_r>:
 8004c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c36:	688e      	ldr	r6, [r1, #8]
 8004c38:	b085      	sub	sp, #20
 8004c3a:	0007      	movs	r7, r0
 8004c3c:	000c      	movs	r4, r1
 8004c3e:	9203      	str	r2, [sp, #12]
 8004c40:	9301      	str	r3, [sp, #4]
 8004c42:	429e      	cmp	r6, r3
 8004c44:	d83c      	bhi.n	8004cc0 <__ssputs_r+0x8c>
 8004c46:	2390      	movs	r3, #144	; 0x90
 8004c48:	898a      	ldrh	r2, [r1, #12]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	421a      	tst	r2, r3
 8004c4e:	d034      	beq.n	8004cba <__ssputs_r+0x86>
 8004c50:	2503      	movs	r5, #3
 8004c52:	6909      	ldr	r1, [r1, #16]
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	1a5b      	subs	r3, r3, r1
 8004c58:	9302      	str	r3, [sp, #8]
 8004c5a:	6963      	ldr	r3, [r4, #20]
 8004c5c:	9802      	ldr	r0, [sp, #8]
 8004c5e:	435d      	muls	r5, r3
 8004c60:	0feb      	lsrs	r3, r5, #31
 8004c62:	195d      	adds	r5, r3, r5
 8004c64:	9b01      	ldr	r3, [sp, #4]
 8004c66:	106d      	asrs	r5, r5, #1
 8004c68:	3301      	adds	r3, #1
 8004c6a:	181b      	adds	r3, r3, r0
 8004c6c:	42ab      	cmp	r3, r5
 8004c6e:	d900      	bls.n	8004c72 <__ssputs_r+0x3e>
 8004c70:	001d      	movs	r5, r3
 8004c72:	0553      	lsls	r3, r2, #21
 8004c74:	d532      	bpl.n	8004cdc <__ssputs_r+0xa8>
 8004c76:	0029      	movs	r1, r5
 8004c78:	0038      	movs	r0, r7
 8004c7a:	f000 fb27 	bl	80052cc <_malloc_r>
 8004c7e:	1e06      	subs	r6, r0, #0
 8004c80:	d109      	bne.n	8004c96 <__ssputs_r+0x62>
 8004c82:	230c      	movs	r3, #12
 8004c84:	603b      	str	r3, [r7, #0]
 8004c86:	2340      	movs	r3, #64	; 0x40
 8004c88:	2001      	movs	r0, #1
 8004c8a:	89a2      	ldrh	r2, [r4, #12]
 8004c8c:	4240      	negs	r0, r0
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	81a3      	strh	r3, [r4, #12]
 8004c92:	b005      	add	sp, #20
 8004c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c96:	9a02      	ldr	r2, [sp, #8]
 8004c98:	6921      	ldr	r1, [r4, #16]
 8004c9a:	f7ff ff99 	bl	8004bd0 <memcpy>
 8004c9e:	89a3      	ldrh	r3, [r4, #12]
 8004ca0:	4a14      	ldr	r2, [pc, #80]	; (8004cf4 <__ssputs_r+0xc0>)
 8004ca2:	401a      	ands	r2, r3
 8004ca4:	2380      	movs	r3, #128	; 0x80
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	81a3      	strh	r3, [r4, #12]
 8004caa:	9b02      	ldr	r3, [sp, #8]
 8004cac:	6126      	str	r6, [r4, #16]
 8004cae:	18f6      	adds	r6, r6, r3
 8004cb0:	6026      	str	r6, [r4, #0]
 8004cb2:	6165      	str	r5, [r4, #20]
 8004cb4:	9e01      	ldr	r6, [sp, #4]
 8004cb6:	1aed      	subs	r5, r5, r3
 8004cb8:	60a5      	str	r5, [r4, #8]
 8004cba:	9b01      	ldr	r3, [sp, #4]
 8004cbc:	429e      	cmp	r6, r3
 8004cbe:	d900      	bls.n	8004cc2 <__ssputs_r+0x8e>
 8004cc0:	9e01      	ldr	r6, [sp, #4]
 8004cc2:	0032      	movs	r2, r6
 8004cc4:	9903      	ldr	r1, [sp, #12]
 8004cc6:	6820      	ldr	r0, [r4, #0]
 8004cc8:	f000 faa3 	bl	8005212 <memmove>
 8004ccc:	68a3      	ldr	r3, [r4, #8]
 8004cce:	2000      	movs	r0, #0
 8004cd0:	1b9b      	subs	r3, r3, r6
 8004cd2:	60a3      	str	r3, [r4, #8]
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	199e      	adds	r6, r3, r6
 8004cd8:	6026      	str	r6, [r4, #0]
 8004cda:	e7da      	b.n	8004c92 <__ssputs_r+0x5e>
 8004cdc:	002a      	movs	r2, r5
 8004cde:	0038      	movs	r0, r7
 8004ce0:	f000 fb52 	bl	8005388 <_realloc_r>
 8004ce4:	1e06      	subs	r6, r0, #0
 8004ce6:	d1e0      	bne.n	8004caa <__ssputs_r+0x76>
 8004ce8:	0038      	movs	r0, r7
 8004cea:	6921      	ldr	r1, [r4, #16]
 8004cec:	f000 faa4 	bl	8005238 <_free_r>
 8004cf0:	e7c7      	b.n	8004c82 <__ssputs_r+0x4e>
 8004cf2:	46c0      	nop			; (mov r8, r8)
 8004cf4:	fffffb7f 	.word	0xfffffb7f

08004cf8 <_svfiprintf_r>:
 8004cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cfa:	b0a1      	sub	sp, #132	; 0x84
 8004cfc:	9003      	str	r0, [sp, #12]
 8004cfe:	001d      	movs	r5, r3
 8004d00:	898b      	ldrh	r3, [r1, #12]
 8004d02:	000f      	movs	r7, r1
 8004d04:	0016      	movs	r6, r2
 8004d06:	061b      	lsls	r3, r3, #24
 8004d08:	d511      	bpl.n	8004d2e <_svfiprintf_r+0x36>
 8004d0a:	690b      	ldr	r3, [r1, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10e      	bne.n	8004d2e <_svfiprintf_r+0x36>
 8004d10:	2140      	movs	r1, #64	; 0x40
 8004d12:	f000 fadb 	bl	80052cc <_malloc_r>
 8004d16:	6038      	str	r0, [r7, #0]
 8004d18:	6138      	str	r0, [r7, #16]
 8004d1a:	2800      	cmp	r0, #0
 8004d1c:	d105      	bne.n	8004d2a <_svfiprintf_r+0x32>
 8004d1e:	230c      	movs	r3, #12
 8004d20:	9a03      	ldr	r2, [sp, #12]
 8004d22:	3801      	subs	r0, #1
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	b021      	add	sp, #132	; 0x84
 8004d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d2a:	2340      	movs	r3, #64	; 0x40
 8004d2c:	617b      	str	r3, [r7, #20]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	ac08      	add	r4, sp, #32
 8004d32:	6163      	str	r3, [r4, #20]
 8004d34:	3320      	adds	r3, #32
 8004d36:	7663      	strb	r3, [r4, #25]
 8004d38:	3310      	adds	r3, #16
 8004d3a:	76a3      	strb	r3, [r4, #26]
 8004d3c:	9507      	str	r5, [sp, #28]
 8004d3e:	0035      	movs	r5, r6
 8004d40:	782b      	ldrb	r3, [r5, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <_svfiprintf_r+0x52>
 8004d46:	2b25      	cmp	r3, #37	; 0x25
 8004d48:	d147      	bne.n	8004dda <_svfiprintf_r+0xe2>
 8004d4a:	1bab      	subs	r3, r5, r6
 8004d4c:	9305      	str	r3, [sp, #20]
 8004d4e:	42b5      	cmp	r5, r6
 8004d50:	d00c      	beq.n	8004d6c <_svfiprintf_r+0x74>
 8004d52:	0032      	movs	r2, r6
 8004d54:	0039      	movs	r1, r7
 8004d56:	9803      	ldr	r0, [sp, #12]
 8004d58:	f7ff ff6c 	bl	8004c34 <__ssputs_r>
 8004d5c:	1c43      	adds	r3, r0, #1
 8004d5e:	d100      	bne.n	8004d62 <_svfiprintf_r+0x6a>
 8004d60:	e0ae      	b.n	8004ec0 <_svfiprintf_r+0x1c8>
 8004d62:	6962      	ldr	r2, [r4, #20]
 8004d64:	9b05      	ldr	r3, [sp, #20]
 8004d66:	4694      	mov	ip, r2
 8004d68:	4463      	add	r3, ip
 8004d6a:	6163      	str	r3, [r4, #20]
 8004d6c:	782b      	ldrb	r3, [r5, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d100      	bne.n	8004d74 <_svfiprintf_r+0x7c>
 8004d72:	e0a5      	b.n	8004ec0 <_svfiprintf_r+0x1c8>
 8004d74:	2201      	movs	r2, #1
 8004d76:	2300      	movs	r3, #0
 8004d78:	4252      	negs	r2, r2
 8004d7a:	6062      	str	r2, [r4, #4]
 8004d7c:	a904      	add	r1, sp, #16
 8004d7e:	3254      	adds	r2, #84	; 0x54
 8004d80:	1852      	adds	r2, r2, r1
 8004d82:	1c6e      	adds	r6, r5, #1
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	60e3      	str	r3, [r4, #12]
 8004d88:	60a3      	str	r3, [r4, #8]
 8004d8a:	7013      	strb	r3, [r2, #0]
 8004d8c:	65a3      	str	r3, [r4, #88]	; 0x58
 8004d8e:	2205      	movs	r2, #5
 8004d90:	7831      	ldrb	r1, [r6, #0]
 8004d92:	4854      	ldr	r0, [pc, #336]	; (8004ee4 <_svfiprintf_r+0x1ec>)
 8004d94:	f000 fa32 	bl	80051fc <memchr>
 8004d98:	1c75      	adds	r5, r6, #1
 8004d9a:	2800      	cmp	r0, #0
 8004d9c:	d11f      	bne.n	8004dde <_svfiprintf_r+0xe6>
 8004d9e:	6822      	ldr	r2, [r4, #0]
 8004da0:	06d3      	lsls	r3, r2, #27
 8004da2:	d504      	bpl.n	8004dae <_svfiprintf_r+0xb6>
 8004da4:	2353      	movs	r3, #83	; 0x53
 8004da6:	a904      	add	r1, sp, #16
 8004da8:	185b      	adds	r3, r3, r1
 8004daa:	2120      	movs	r1, #32
 8004dac:	7019      	strb	r1, [r3, #0]
 8004dae:	0713      	lsls	r3, r2, #28
 8004db0:	d504      	bpl.n	8004dbc <_svfiprintf_r+0xc4>
 8004db2:	2353      	movs	r3, #83	; 0x53
 8004db4:	a904      	add	r1, sp, #16
 8004db6:	185b      	adds	r3, r3, r1
 8004db8:	212b      	movs	r1, #43	; 0x2b
 8004dba:	7019      	strb	r1, [r3, #0]
 8004dbc:	7833      	ldrb	r3, [r6, #0]
 8004dbe:	2b2a      	cmp	r3, #42	; 0x2a
 8004dc0:	d016      	beq.n	8004df0 <_svfiprintf_r+0xf8>
 8004dc2:	0035      	movs	r5, r6
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	200a      	movs	r0, #10
 8004dc8:	68e3      	ldr	r3, [r4, #12]
 8004dca:	782a      	ldrb	r2, [r5, #0]
 8004dcc:	1c6e      	adds	r6, r5, #1
 8004dce:	3a30      	subs	r2, #48	; 0x30
 8004dd0:	2a09      	cmp	r2, #9
 8004dd2:	d94e      	bls.n	8004e72 <_svfiprintf_r+0x17a>
 8004dd4:	2900      	cmp	r1, #0
 8004dd6:	d111      	bne.n	8004dfc <_svfiprintf_r+0x104>
 8004dd8:	e017      	b.n	8004e0a <_svfiprintf_r+0x112>
 8004dda:	3501      	adds	r5, #1
 8004ddc:	e7b0      	b.n	8004d40 <_svfiprintf_r+0x48>
 8004dde:	4b41      	ldr	r3, [pc, #260]	; (8004ee4 <_svfiprintf_r+0x1ec>)
 8004de0:	6822      	ldr	r2, [r4, #0]
 8004de2:	1ac0      	subs	r0, r0, r3
 8004de4:	2301      	movs	r3, #1
 8004de6:	4083      	lsls	r3, r0
 8004de8:	4313      	orrs	r3, r2
 8004dea:	002e      	movs	r6, r5
 8004dec:	6023      	str	r3, [r4, #0]
 8004dee:	e7ce      	b.n	8004d8e <_svfiprintf_r+0x96>
 8004df0:	9b07      	ldr	r3, [sp, #28]
 8004df2:	1d19      	adds	r1, r3, #4
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	9107      	str	r1, [sp, #28]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	db01      	blt.n	8004e00 <_svfiprintf_r+0x108>
 8004dfc:	930b      	str	r3, [sp, #44]	; 0x2c
 8004dfe:	e004      	b.n	8004e0a <_svfiprintf_r+0x112>
 8004e00:	425b      	negs	r3, r3
 8004e02:	60e3      	str	r3, [r4, #12]
 8004e04:	2302      	movs	r3, #2
 8004e06:	4313      	orrs	r3, r2
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	782b      	ldrb	r3, [r5, #0]
 8004e0c:	2b2e      	cmp	r3, #46	; 0x2e
 8004e0e:	d10a      	bne.n	8004e26 <_svfiprintf_r+0x12e>
 8004e10:	786b      	ldrb	r3, [r5, #1]
 8004e12:	2b2a      	cmp	r3, #42	; 0x2a
 8004e14:	d135      	bne.n	8004e82 <_svfiprintf_r+0x18a>
 8004e16:	9b07      	ldr	r3, [sp, #28]
 8004e18:	3502      	adds	r5, #2
 8004e1a:	1d1a      	adds	r2, r3, #4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	9207      	str	r2, [sp, #28]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	db2b      	blt.n	8004e7c <_svfiprintf_r+0x184>
 8004e24:	9309      	str	r3, [sp, #36]	; 0x24
 8004e26:	4e30      	ldr	r6, [pc, #192]	; (8004ee8 <_svfiprintf_r+0x1f0>)
 8004e28:	2203      	movs	r2, #3
 8004e2a:	0030      	movs	r0, r6
 8004e2c:	7829      	ldrb	r1, [r5, #0]
 8004e2e:	f000 f9e5 	bl	80051fc <memchr>
 8004e32:	2800      	cmp	r0, #0
 8004e34:	d006      	beq.n	8004e44 <_svfiprintf_r+0x14c>
 8004e36:	2340      	movs	r3, #64	; 0x40
 8004e38:	1b80      	subs	r0, r0, r6
 8004e3a:	4083      	lsls	r3, r0
 8004e3c:	6822      	ldr	r2, [r4, #0]
 8004e3e:	3501      	adds	r5, #1
 8004e40:	4313      	orrs	r3, r2
 8004e42:	6023      	str	r3, [r4, #0]
 8004e44:	7829      	ldrb	r1, [r5, #0]
 8004e46:	2206      	movs	r2, #6
 8004e48:	4828      	ldr	r0, [pc, #160]	; (8004eec <_svfiprintf_r+0x1f4>)
 8004e4a:	1c6e      	adds	r6, r5, #1
 8004e4c:	7621      	strb	r1, [r4, #24]
 8004e4e:	f000 f9d5 	bl	80051fc <memchr>
 8004e52:	2800      	cmp	r0, #0
 8004e54:	d03c      	beq.n	8004ed0 <_svfiprintf_r+0x1d8>
 8004e56:	4b26      	ldr	r3, [pc, #152]	; (8004ef0 <_svfiprintf_r+0x1f8>)
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d125      	bne.n	8004ea8 <_svfiprintf_r+0x1b0>
 8004e5c:	2207      	movs	r2, #7
 8004e5e:	9b07      	ldr	r3, [sp, #28]
 8004e60:	3307      	adds	r3, #7
 8004e62:	4393      	bics	r3, r2
 8004e64:	3308      	adds	r3, #8
 8004e66:	9307      	str	r3, [sp, #28]
 8004e68:	6963      	ldr	r3, [r4, #20]
 8004e6a:	9a04      	ldr	r2, [sp, #16]
 8004e6c:	189b      	adds	r3, r3, r2
 8004e6e:	6163      	str	r3, [r4, #20]
 8004e70:	e765      	b.n	8004d3e <_svfiprintf_r+0x46>
 8004e72:	4343      	muls	r3, r0
 8004e74:	0035      	movs	r5, r6
 8004e76:	2101      	movs	r1, #1
 8004e78:	189b      	adds	r3, r3, r2
 8004e7a:	e7a6      	b.n	8004dca <_svfiprintf_r+0xd2>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	425b      	negs	r3, r3
 8004e80:	e7d0      	b.n	8004e24 <_svfiprintf_r+0x12c>
 8004e82:	2300      	movs	r3, #0
 8004e84:	200a      	movs	r0, #10
 8004e86:	001a      	movs	r2, r3
 8004e88:	3501      	adds	r5, #1
 8004e8a:	6063      	str	r3, [r4, #4]
 8004e8c:	7829      	ldrb	r1, [r5, #0]
 8004e8e:	1c6e      	adds	r6, r5, #1
 8004e90:	3930      	subs	r1, #48	; 0x30
 8004e92:	2909      	cmp	r1, #9
 8004e94:	d903      	bls.n	8004e9e <_svfiprintf_r+0x1a6>
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0c5      	beq.n	8004e26 <_svfiprintf_r+0x12e>
 8004e9a:	9209      	str	r2, [sp, #36]	; 0x24
 8004e9c:	e7c3      	b.n	8004e26 <_svfiprintf_r+0x12e>
 8004e9e:	4342      	muls	r2, r0
 8004ea0:	0035      	movs	r5, r6
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	1852      	adds	r2, r2, r1
 8004ea6:	e7f1      	b.n	8004e8c <_svfiprintf_r+0x194>
 8004ea8:	ab07      	add	r3, sp, #28
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	003a      	movs	r2, r7
 8004eae:	0021      	movs	r1, r4
 8004eb0:	4b10      	ldr	r3, [pc, #64]	; (8004ef4 <_svfiprintf_r+0x1fc>)
 8004eb2:	9803      	ldr	r0, [sp, #12]
 8004eb4:	e000      	b.n	8004eb8 <_svfiprintf_r+0x1c0>
 8004eb6:	bf00      	nop
 8004eb8:	9004      	str	r0, [sp, #16]
 8004eba:	9b04      	ldr	r3, [sp, #16]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	d1d3      	bne.n	8004e68 <_svfiprintf_r+0x170>
 8004ec0:	89bb      	ldrh	r3, [r7, #12]
 8004ec2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004ec4:	065b      	lsls	r3, r3, #25
 8004ec6:	d400      	bmi.n	8004eca <_svfiprintf_r+0x1d2>
 8004ec8:	e72d      	b.n	8004d26 <_svfiprintf_r+0x2e>
 8004eca:	2001      	movs	r0, #1
 8004ecc:	4240      	negs	r0, r0
 8004ece:	e72a      	b.n	8004d26 <_svfiprintf_r+0x2e>
 8004ed0:	ab07      	add	r3, sp, #28
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	003a      	movs	r2, r7
 8004ed6:	0021      	movs	r1, r4
 8004ed8:	4b06      	ldr	r3, [pc, #24]	; (8004ef4 <_svfiprintf_r+0x1fc>)
 8004eda:	9803      	ldr	r0, [sp, #12]
 8004edc:	f000 f87c 	bl	8004fd8 <_printf_i>
 8004ee0:	e7ea      	b.n	8004eb8 <_svfiprintf_r+0x1c0>
 8004ee2:	46c0      	nop			; (mov r8, r8)
 8004ee4:	080055cc 	.word	0x080055cc
 8004ee8:	080055d2 	.word	0x080055d2
 8004eec:	080055d6 	.word	0x080055d6
 8004ef0:	00000000 	.word	0x00000000
 8004ef4:	08004c35 	.word	0x08004c35

08004ef8 <_printf_common>:
 8004ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004efa:	0015      	movs	r5, r2
 8004efc:	9301      	str	r3, [sp, #4]
 8004efe:	688a      	ldr	r2, [r1, #8]
 8004f00:	690b      	ldr	r3, [r1, #16]
 8004f02:	000c      	movs	r4, r1
 8004f04:	9000      	str	r0, [sp, #0]
 8004f06:	4293      	cmp	r3, r2
 8004f08:	da00      	bge.n	8004f0c <_printf_common+0x14>
 8004f0a:	0013      	movs	r3, r2
 8004f0c:	0022      	movs	r2, r4
 8004f0e:	602b      	str	r3, [r5, #0]
 8004f10:	3243      	adds	r2, #67	; 0x43
 8004f12:	7812      	ldrb	r2, [r2, #0]
 8004f14:	2a00      	cmp	r2, #0
 8004f16:	d001      	beq.n	8004f1c <_printf_common+0x24>
 8004f18:	3301      	adds	r3, #1
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	069b      	lsls	r3, r3, #26
 8004f20:	d502      	bpl.n	8004f28 <_printf_common+0x30>
 8004f22:	682b      	ldr	r3, [r5, #0]
 8004f24:	3302      	adds	r3, #2
 8004f26:	602b      	str	r3, [r5, #0]
 8004f28:	6822      	ldr	r2, [r4, #0]
 8004f2a:	2306      	movs	r3, #6
 8004f2c:	0017      	movs	r7, r2
 8004f2e:	401f      	ands	r7, r3
 8004f30:	421a      	tst	r2, r3
 8004f32:	d027      	beq.n	8004f84 <_printf_common+0x8c>
 8004f34:	0023      	movs	r3, r4
 8004f36:	3343      	adds	r3, #67	; 0x43
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	1e5a      	subs	r2, r3, #1
 8004f3c:	4193      	sbcs	r3, r2
 8004f3e:	6822      	ldr	r2, [r4, #0]
 8004f40:	0692      	lsls	r2, r2, #26
 8004f42:	d430      	bmi.n	8004fa6 <_printf_common+0xae>
 8004f44:	0022      	movs	r2, r4
 8004f46:	9901      	ldr	r1, [sp, #4]
 8004f48:	9800      	ldr	r0, [sp, #0]
 8004f4a:	9e08      	ldr	r6, [sp, #32]
 8004f4c:	3243      	adds	r2, #67	; 0x43
 8004f4e:	47b0      	blx	r6
 8004f50:	1c43      	adds	r3, r0, #1
 8004f52:	d025      	beq.n	8004fa0 <_printf_common+0xa8>
 8004f54:	2306      	movs	r3, #6
 8004f56:	6820      	ldr	r0, [r4, #0]
 8004f58:	682a      	ldr	r2, [r5, #0]
 8004f5a:	68e1      	ldr	r1, [r4, #12]
 8004f5c:	2500      	movs	r5, #0
 8004f5e:	4003      	ands	r3, r0
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d103      	bne.n	8004f6c <_printf_common+0x74>
 8004f64:	1a8d      	subs	r5, r1, r2
 8004f66:	43eb      	mvns	r3, r5
 8004f68:	17db      	asrs	r3, r3, #31
 8004f6a:	401d      	ands	r5, r3
 8004f6c:	68a3      	ldr	r3, [r4, #8]
 8004f6e:	6922      	ldr	r2, [r4, #16]
 8004f70:	4293      	cmp	r3, r2
 8004f72:	dd01      	ble.n	8004f78 <_printf_common+0x80>
 8004f74:	1a9b      	subs	r3, r3, r2
 8004f76:	18ed      	adds	r5, r5, r3
 8004f78:	2700      	movs	r7, #0
 8004f7a:	42bd      	cmp	r5, r7
 8004f7c:	d120      	bne.n	8004fc0 <_printf_common+0xc8>
 8004f7e:	2000      	movs	r0, #0
 8004f80:	e010      	b.n	8004fa4 <_printf_common+0xac>
 8004f82:	3701      	adds	r7, #1
 8004f84:	68e3      	ldr	r3, [r4, #12]
 8004f86:	682a      	ldr	r2, [r5, #0]
 8004f88:	1a9b      	subs	r3, r3, r2
 8004f8a:	42bb      	cmp	r3, r7
 8004f8c:	ddd2      	ble.n	8004f34 <_printf_common+0x3c>
 8004f8e:	0022      	movs	r2, r4
 8004f90:	2301      	movs	r3, #1
 8004f92:	9901      	ldr	r1, [sp, #4]
 8004f94:	9800      	ldr	r0, [sp, #0]
 8004f96:	9e08      	ldr	r6, [sp, #32]
 8004f98:	3219      	adds	r2, #25
 8004f9a:	47b0      	blx	r6
 8004f9c:	1c43      	adds	r3, r0, #1
 8004f9e:	d1f0      	bne.n	8004f82 <_printf_common+0x8a>
 8004fa0:	2001      	movs	r0, #1
 8004fa2:	4240      	negs	r0, r0
 8004fa4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004fa6:	2030      	movs	r0, #48	; 0x30
 8004fa8:	18e1      	adds	r1, r4, r3
 8004faa:	3143      	adds	r1, #67	; 0x43
 8004fac:	7008      	strb	r0, [r1, #0]
 8004fae:	0021      	movs	r1, r4
 8004fb0:	1c5a      	adds	r2, r3, #1
 8004fb2:	3145      	adds	r1, #69	; 0x45
 8004fb4:	7809      	ldrb	r1, [r1, #0]
 8004fb6:	18a2      	adds	r2, r4, r2
 8004fb8:	3243      	adds	r2, #67	; 0x43
 8004fba:	3302      	adds	r3, #2
 8004fbc:	7011      	strb	r1, [r2, #0]
 8004fbe:	e7c1      	b.n	8004f44 <_printf_common+0x4c>
 8004fc0:	0022      	movs	r2, r4
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	9901      	ldr	r1, [sp, #4]
 8004fc6:	9800      	ldr	r0, [sp, #0]
 8004fc8:	9e08      	ldr	r6, [sp, #32]
 8004fca:	321a      	adds	r2, #26
 8004fcc:	47b0      	blx	r6
 8004fce:	1c43      	adds	r3, r0, #1
 8004fd0:	d0e6      	beq.n	8004fa0 <_printf_common+0xa8>
 8004fd2:	3701      	adds	r7, #1
 8004fd4:	e7d1      	b.n	8004f7a <_printf_common+0x82>
	...

08004fd8 <_printf_i>:
 8004fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fda:	b08b      	sub	sp, #44	; 0x2c
 8004fdc:	9206      	str	r2, [sp, #24]
 8004fde:	000a      	movs	r2, r1
 8004fe0:	3243      	adds	r2, #67	; 0x43
 8004fe2:	9307      	str	r3, [sp, #28]
 8004fe4:	9005      	str	r0, [sp, #20]
 8004fe6:	9204      	str	r2, [sp, #16]
 8004fe8:	7e0a      	ldrb	r2, [r1, #24]
 8004fea:	000c      	movs	r4, r1
 8004fec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004fee:	2a78      	cmp	r2, #120	; 0x78
 8004ff0:	d806      	bhi.n	8005000 <_printf_i+0x28>
 8004ff2:	2a62      	cmp	r2, #98	; 0x62
 8004ff4:	d808      	bhi.n	8005008 <_printf_i+0x30>
 8004ff6:	2a00      	cmp	r2, #0
 8004ff8:	d100      	bne.n	8004ffc <_printf_i+0x24>
 8004ffa:	e0c0      	b.n	800517e <_printf_i+0x1a6>
 8004ffc:	2a58      	cmp	r2, #88	; 0x58
 8004ffe:	d052      	beq.n	80050a6 <_printf_i+0xce>
 8005000:	0026      	movs	r6, r4
 8005002:	3642      	adds	r6, #66	; 0x42
 8005004:	7032      	strb	r2, [r6, #0]
 8005006:	e022      	b.n	800504e <_printf_i+0x76>
 8005008:	0010      	movs	r0, r2
 800500a:	3863      	subs	r0, #99	; 0x63
 800500c:	2815      	cmp	r0, #21
 800500e:	d8f7      	bhi.n	8005000 <_printf_i+0x28>
 8005010:	f7fb f880 	bl	8000114 <__gnu_thumb1_case_shi>
 8005014:	001f0016 	.word	0x001f0016
 8005018:	fff6fff6 	.word	0xfff6fff6
 800501c:	fff6fff6 	.word	0xfff6fff6
 8005020:	fff6001f 	.word	0xfff6001f
 8005024:	fff6fff6 	.word	0xfff6fff6
 8005028:	00a8fff6 	.word	0x00a8fff6
 800502c:	009a0036 	.word	0x009a0036
 8005030:	fff6fff6 	.word	0xfff6fff6
 8005034:	fff600b9 	.word	0xfff600b9
 8005038:	fff60036 	.word	0xfff60036
 800503c:	009efff6 	.word	0x009efff6
 8005040:	0026      	movs	r6, r4
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	3642      	adds	r6, #66	; 0x42
 8005046:	1d11      	adds	r1, r2, #4
 8005048:	6019      	str	r1, [r3, #0]
 800504a:	6813      	ldr	r3, [r2, #0]
 800504c:	7033      	strb	r3, [r6, #0]
 800504e:	2301      	movs	r3, #1
 8005050:	e0a7      	b.n	80051a2 <_printf_i+0x1ca>
 8005052:	6808      	ldr	r0, [r1, #0]
 8005054:	6819      	ldr	r1, [r3, #0]
 8005056:	1d0a      	adds	r2, r1, #4
 8005058:	0605      	lsls	r5, r0, #24
 800505a:	d50b      	bpl.n	8005074 <_printf_i+0x9c>
 800505c:	680d      	ldr	r5, [r1, #0]
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	2d00      	cmp	r5, #0
 8005062:	da03      	bge.n	800506c <_printf_i+0x94>
 8005064:	232d      	movs	r3, #45	; 0x2d
 8005066:	9a04      	ldr	r2, [sp, #16]
 8005068:	426d      	negs	r5, r5
 800506a:	7013      	strb	r3, [r2, #0]
 800506c:	4b61      	ldr	r3, [pc, #388]	; (80051f4 <_printf_i+0x21c>)
 800506e:	270a      	movs	r7, #10
 8005070:	9303      	str	r3, [sp, #12]
 8005072:	e032      	b.n	80050da <_printf_i+0x102>
 8005074:	680d      	ldr	r5, [r1, #0]
 8005076:	601a      	str	r2, [r3, #0]
 8005078:	0641      	lsls	r1, r0, #25
 800507a:	d5f1      	bpl.n	8005060 <_printf_i+0x88>
 800507c:	b22d      	sxth	r5, r5
 800507e:	e7ef      	b.n	8005060 <_printf_i+0x88>
 8005080:	680d      	ldr	r5, [r1, #0]
 8005082:	6819      	ldr	r1, [r3, #0]
 8005084:	1d08      	adds	r0, r1, #4
 8005086:	6018      	str	r0, [r3, #0]
 8005088:	062e      	lsls	r6, r5, #24
 800508a:	d501      	bpl.n	8005090 <_printf_i+0xb8>
 800508c:	680d      	ldr	r5, [r1, #0]
 800508e:	e003      	b.n	8005098 <_printf_i+0xc0>
 8005090:	066d      	lsls	r5, r5, #25
 8005092:	d5fb      	bpl.n	800508c <_printf_i+0xb4>
 8005094:	680d      	ldr	r5, [r1, #0]
 8005096:	b2ad      	uxth	r5, r5
 8005098:	4b56      	ldr	r3, [pc, #344]	; (80051f4 <_printf_i+0x21c>)
 800509a:	270a      	movs	r7, #10
 800509c:	9303      	str	r3, [sp, #12]
 800509e:	2a6f      	cmp	r2, #111	; 0x6f
 80050a0:	d117      	bne.n	80050d2 <_printf_i+0xfa>
 80050a2:	2708      	movs	r7, #8
 80050a4:	e015      	b.n	80050d2 <_printf_i+0xfa>
 80050a6:	3145      	adds	r1, #69	; 0x45
 80050a8:	700a      	strb	r2, [r1, #0]
 80050aa:	4a52      	ldr	r2, [pc, #328]	; (80051f4 <_printf_i+0x21c>)
 80050ac:	9203      	str	r2, [sp, #12]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	6821      	ldr	r1, [r4, #0]
 80050b2:	ca20      	ldmia	r2!, {r5}
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	0608      	lsls	r0, r1, #24
 80050b8:	d550      	bpl.n	800515c <_printf_i+0x184>
 80050ba:	07cb      	lsls	r3, r1, #31
 80050bc:	d502      	bpl.n	80050c4 <_printf_i+0xec>
 80050be:	2320      	movs	r3, #32
 80050c0:	4319      	orrs	r1, r3
 80050c2:	6021      	str	r1, [r4, #0]
 80050c4:	2710      	movs	r7, #16
 80050c6:	2d00      	cmp	r5, #0
 80050c8:	d103      	bne.n	80050d2 <_printf_i+0xfa>
 80050ca:	2320      	movs	r3, #32
 80050cc:	6822      	ldr	r2, [r4, #0]
 80050ce:	439a      	bics	r2, r3
 80050d0:	6022      	str	r2, [r4, #0]
 80050d2:	0023      	movs	r3, r4
 80050d4:	2200      	movs	r2, #0
 80050d6:	3343      	adds	r3, #67	; 0x43
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	6863      	ldr	r3, [r4, #4]
 80050dc:	60a3      	str	r3, [r4, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	db03      	blt.n	80050ea <_printf_i+0x112>
 80050e2:	2204      	movs	r2, #4
 80050e4:	6821      	ldr	r1, [r4, #0]
 80050e6:	4391      	bics	r1, r2
 80050e8:	6021      	str	r1, [r4, #0]
 80050ea:	2d00      	cmp	r5, #0
 80050ec:	d102      	bne.n	80050f4 <_printf_i+0x11c>
 80050ee:	9e04      	ldr	r6, [sp, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d00c      	beq.n	800510e <_printf_i+0x136>
 80050f4:	9e04      	ldr	r6, [sp, #16]
 80050f6:	0028      	movs	r0, r5
 80050f8:	0039      	movs	r1, r7
 80050fa:	f7fb f89b 	bl	8000234 <__aeabi_uidivmod>
 80050fe:	9b03      	ldr	r3, [sp, #12]
 8005100:	3e01      	subs	r6, #1
 8005102:	5c5b      	ldrb	r3, [r3, r1]
 8005104:	7033      	strb	r3, [r6, #0]
 8005106:	002b      	movs	r3, r5
 8005108:	0005      	movs	r5, r0
 800510a:	429f      	cmp	r7, r3
 800510c:	d9f3      	bls.n	80050f6 <_printf_i+0x11e>
 800510e:	2f08      	cmp	r7, #8
 8005110:	d109      	bne.n	8005126 <_printf_i+0x14e>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	07db      	lsls	r3, r3, #31
 8005116:	d506      	bpl.n	8005126 <_printf_i+0x14e>
 8005118:	6863      	ldr	r3, [r4, #4]
 800511a:	6922      	ldr	r2, [r4, #16]
 800511c:	4293      	cmp	r3, r2
 800511e:	dc02      	bgt.n	8005126 <_printf_i+0x14e>
 8005120:	2330      	movs	r3, #48	; 0x30
 8005122:	3e01      	subs	r6, #1
 8005124:	7033      	strb	r3, [r6, #0]
 8005126:	9b04      	ldr	r3, [sp, #16]
 8005128:	1b9b      	subs	r3, r3, r6
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	9b07      	ldr	r3, [sp, #28]
 800512e:	0021      	movs	r1, r4
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	9805      	ldr	r0, [sp, #20]
 8005134:	9b06      	ldr	r3, [sp, #24]
 8005136:	aa09      	add	r2, sp, #36	; 0x24
 8005138:	f7ff fede 	bl	8004ef8 <_printf_common>
 800513c:	1c43      	adds	r3, r0, #1
 800513e:	d135      	bne.n	80051ac <_printf_i+0x1d4>
 8005140:	2001      	movs	r0, #1
 8005142:	4240      	negs	r0, r0
 8005144:	b00b      	add	sp, #44	; 0x2c
 8005146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005148:	2220      	movs	r2, #32
 800514a:	6809      	ldr	r1, [r1, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	6022      	str	r2, [r4, #0]
 8005150:	0022      	movs	r2, r4
 8005152:	2178      	movs	r1, #120	; 0x78
 8005154:	3245      	adds	r2, #69	; 0x45
 8005156:	7011      	strb	r1, [r2, #0]
 8005158:	4a27      	ldr	r2, [pc, #156]	; (80051f8 <_printf_i+0x220>)
 800515a:	e7a7      	b.n	80050ac <_printf_i+0xd4>
 800515c:	0648      	lsls	r0, r1, #25
 800515e:	d5ac      	bpl.n	80050ba <_printf_i+0xe2>
 8005160:	b2ad      	uxth	r5, r5
 8005162:	e7aa      	b.n	80050ba <_printf_i+0xe2>
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	680d      	ldr	r5, [r1, #0]
 8005168:	1d10      	adds	r0, r2, #4
 800516a:	6949      	ldr	r1, [r1, #20]
 800516c:	6018      	str	r0, [r3, #0]
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	062e      	lsls	r6, r5, #24
 8005172:	d501      	bpl.n	8005178 <_printf_i+0x1a0>
 8005174:	6019      	str	r1, [r3, #0]
 8005176:	e002      	b.n	800517e <_printf_i+0x1a6>
 8005178:	066d      	lsls	r5, r5, #25
 800517a:	d5fb      	bpl.n	8005174 <_printf_i+0x19c>
 800517c:	8019      	strh	r1, [r3, #0]
 800517e:	2300      	movs	r3, #0
 8005180:	9e04      	ldr	r6, [sp, #16]
 8005182:	6123      	str	r3, [r4, #16]
 8005184:	e7d2      	b.n	800512c <_printf_i+0x154>
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	1d11      	adds	r1, r2, #4
 800518a:	6019      	str	r1, [r3, #0]
 800518c:	6816      	ldr	r6, [r2, #0]
 800518e:	2100      	movs	r1, #0
 8005190:	0030      	movs	r0, r6
 8005192:	6862      	ldr	r2, [r4, #4]
 8005194:	f000 f832 	bl	80051fc <memchr>
 8005198:	2800      	cmp	r0, #0
 800519a:	d001      	beq.n	80051a0 <_printf_i+0x1c8>
 800519c:	1b80      	subs	r0, r0, r6
 800519e:	6060      	str	r0, [r4, #4]
 80051a0:	6863      	ldr	r3, [r4, #4]
 80051a2:	6123      	str	r3, [r4, #16]
 80051a4:	2300      	movs	r3, #0
 80051a6:	9a04      	ldr	r2, [sp, #16]
 80051a8:	7013      	strb	r3, [r2, #0]
 80051aa:	e7bf      	b.n	800512c <_printf_i+0x154>
 80051ac:	6923      	ldr	r3, [r4, #16]
 80051ae:	0032      	movs	r2, r6
 80051b0:	9906      	ldr	r1, [sp, #24]
 80051b2:	9805      	ldr	r0, [sp, #20]
 80051b4:	9d07      	ldr	r5, [sp, #28]
 80051b6:	47a8      	blx	r5
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d0c1      	beq.n	8005140 <_printf_i+0x168>
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	079b      	lsls	r3, r3, #30
 80051c0:	d415      	bmi.n	80051ee <_printf_i+0x216>
 80051c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051c4:	68e0      	ldr	r0, [r4, #12]
 80051c6:	4298      	cmp	r0, r3
 80051c8:	dabc      	bge.n	8005144 <_printf_i+0x16c>
 80051ca:	0018      	movs	r0, r3
 80051cc:	e7ba      	b.n	8005144 <_printf_i+0x16c>
 80051ce:	0022      	movs	r2, r4
 80051d0:	2301      	movs	r3, #1
 80051d2:	9906      	ldr	r1, [sp, #24]
 80051d4:	9805      	ldr	r0, [sp, #20]
 80051d6:	9e07      	ldr	r6, [sp, #28]
 80051d8:	3219      	adds	r2, #25
 80051da:	47b0      	blx	r6
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d0af      	beq.n	8005140 <_printf_i+0x168>
 80051e0:	3501      	adds	r5, #1
 80051e2:	68e3      	ldr	r3, [r4, #12]
 80051e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051e6:	1a9b      	subs	r3, r3, r2
 80051e8:	42ab      	cmp	r3, r5
 80051ea:	dcf0      	bgt.n	80051ce <_printf_i+0x1f6>
 80051ec:	e7e9      	b.n	80051c2 <_printf_i+0x1ea>
 80051ee:	2500      	movs	r5, #0
 80051f0:	e7f7      	b.n	80051e2 <_printf_i+0x20a>
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	080055dd 	.word	0x080055dd
 80051f8:	080055ee 	.word	0x080055ee

080051fc <memchr>:
 80051fc:	b2c9      	uxtb	r1, r1
 80051fe:	1882      	adds	r2, r0, r2
 8005200:	4290      	cmp	r0, r2
 8005202:	d101      	bne.n	8005208 <memchr+0xc>
 8005204:	2000      	movs	r0, #0
 8005206:	4770      	bx	lr
 8005208:	7803      	ldrb	r3, [r0, #0]
 800520a:	428b      	cmp	r3, r1
 800520c:	d0fb      	beq.n	8005206 <memchr+0xa>
 800520e:	3001      	adds	r0, #1
 8005210:	e7f6      	b.n	8005200 <memchr+0x4>

08005212 <memmove>:
 8005212:	b510      	push	{r4, lr}
 8005214:	4288      	cmp	r0, r1
 8005216:	d902      	bls.n	800521e <memmove+0xc>
 8005218:	188b      	adds	r3, r1, r2
 800521a:	4298      	cmp	r0, r3
 800521c:	d303      	bcc.n	8005226 <memmove+0x14>
 800521e:	2300      	movs	r3, #0
 8005220:	e007      	b.n	8005232 <memmove+0x20>
 8005222:	5c8b      	ldrb	r3, [r1, r2]
 8005224:	5483      	strb	r3, [r0, r2]
 8005226:	3a01      	subs	r2, #1
 8005228:	d2fb      	bcs.n	8005222 <memmove+0x10>
 800522a:	bd10      	pop	{r4, pc}
 800522c:	5ccc      	ldrb	r4, [r1, r3]
 800522e:	54c4      	strb	r4, [r0, r3]
 8005230:	3301      	adds	r3, #1
 8005232:	429a      	cmp	r2, r3
 8005234:	d1fa      	bne.n	800522c <memmove+0x1a>
 8005236:	e7f8      	b.n	800522a <memmove+0x18>

08005238 <_free_r>:
 8005238:	b570      	push	{r4, r5, r6, lr}
 800523a:	0005      	movs	r5, r0
 800523c:	2900      	cmp	r1, #0
 800523e:	d010      	beq.n	8005262 <_free_r+0x2a>
 8005240:	1f0c      	subs	r4, r1, #4
 8005242:	6823      	ldr	r3, [r4, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	da00      	bge.n	800524a <_free_r+0x12>
 8005248:	18e4      	adds	r4, r4, r3
 800524a:	0028      	movs	r0, r5
 800524c:	f000 f8d4 	bl	80053f8 <__malloc_lock>
 8005250:	4a1d      	ldr	r2, [pc, #116]	; (80052c8 <_free_r+0x90>)
 8005252:	6813      	ldr	r3, [r2, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d105      	bne.n	8005264 <_free_r+0x2c>
 8005258:	6063      	str	r3, [r4, #4]
 800525a:	6014      	str	r4, [r2, #0]
 800525c:	0028      	movs	r0, r5
 800525e:	f000 f8d3 	bl	8005408 <__malloc_unlock>
 8005262:	bd70      	pop	{r4, r5, r6, pc}
 8005264:	42a3      	cmp	r3, r4
 8005266:	d908      	bls.n	800527a <_free_r+0x42>
 8005268:	6821      	ldr	r1, [r4, #0]
 800526a:	1860      	adds	r0, r4, r1
 800526c:	4283      	cmp	r3, r0
 800526e:	d1f3      	bne.n	8005258 <_free_r+0x20>
 8005270:	6818      	ldr	r0, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	1841      	adds	r1, r0, r1
 8005276:	6021      	str	r1, [r4, #0]
 8005278:	e7ee      	b.n	8005258 <_free_r+0x20>
 800527a:	001a      	movs	r2, r3
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d001      	beq.n	8005286 <_free_r+0x4e>
 8005282:	42a3      	cmp	r3, r4
 8005284:	d9f9      	bls.n	800527a <_free_r+0x42>
 8005286:	6811      	ldr	r1, [r2, #0]
 8005288:	1850      	adds	r0, r2, r1
 800528a:	42a0      	cmp	r0, r4
 800528c:	d10b      	bne.n	80052a6 <_free_r+0x6e>
 800528e:	6820      	ldr	r0, [r4, #0]
 8005290:	1809      	adds	r1, r1, r0
 8005292:	1850      	adds	r0, r2, r1
 8005294:	6011      	str	r1, [r2, #0]
 8005296:	4283      	cmp	r3, r0
 8005298:	d1e0      	bne.n	800525c <_free_r+0x24>
 800529a:	6818      	ldr	r0, [r3, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	1841      	adds	r1, r0, r1
 80052a0:	6011      	str	r1, [r2, #0]
 80052a2:	6053      	str	r3, [r2, #4]
 80052a4:	e7da      	b.n	800525c <_free_r+0x24>
 80052a6:	42a0      	cmp	r0, r4
 80052a8:	d902      	bls.n	80052b0 <_free_r+0x78>
 80052aa:	230c      	movs	r3, #12
 80052ac:	602b      	str	r3, [r5, #0]
 80052ae:	e7d5      	b.n	800525c <_free_r+0x24>
 80052b0:	6821      	ldr	r1, [r4, #0]
 80052b2:	1860      	adds	r0, r4, r1
 80052b4:	4283      	cmp	r3, r0
 80052b6:	d103      	bne.n	80052c0 <_free_r+0x88>
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	1841      	adds	r1, r0, r1
 80052be:	6021      	str	r1, [r4, #0]
 80052c0:	6063      	str	r3, [r4, #4]
 80052c2:	6054      	str	r4, [r2, #4]
 80052c4:	e7ca      	b.n	800525c <_free_r+0x24>
 80052c6:	46c0      	nop			; (mov r8, r8)
 80052c8:	20000090 	.word	0x20000090

080052cc <_malloc_r>:
 80052cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ce:	2303      	movs	r3, #3
 80052d0:	1ccd      	adds	r5, r1, #3
 80052d2:	439d      	bics	r5, r3
 80052d4:	3508      	adds	r5, #8
 80052d6:	0006      	movs	r6, r0
 80052d8:	2d0c      	cmp	r5, #12
 80052da:	d21f      	bcs.n	800531c <_malloc_r+0x50>
 80052dc:	250c      	movs	r5, #12
 80052de:	42a9      	cmp	r1, r5
 80052e0:	d81e      	bhi.n	8005320 <_malloc_r+0x54>
 80052e2:	0030      	movs	r0, r6
 80052e4:	f000 f888 	bl	80053f8 <__malloc_lock>
 80052e8:	4925      	ldr	r1, [pc, #148]	; (8005380 <_malloc_r+0xb4>)
 80052ea:	680a      	ldr	r2, [r1, #0]
 80052ec:	0014      	movs	r4, r2
 80052ee:	2c00      	cmp	r4, #0
 80052f0:	d11a      	bne.n	8005328 <_malloc_r+0x5c>
 80052f2:	4f24      	ldr	r7, [pc, #144]	; (8005384 <_malloc_r+0xb8>)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d104      	bne.n	8005304 <_malloc_r+0x38>
 80052fa:	0021      	movs	r1, r4
 80052fc:	0030      	movs	r0, r6
 80052fe:	f000 f869 	bl	80053d4 <_sbrk_r>
 8005302:	6038      	str	r0, [r7, #0]
 8005304:	0029      	movs	r1, r5
 8005306:	0030      	movs	r0, r6
 8005308:	f000 f864 	bl	80053d4 <_sbrk_r>
 800530c:	1c43      	adds	r3, r0, #1
 800530e:	d12b      	bne.n	8005368 <_malloc_r+0x9c>
 8005310:	230c      	movs	r3, #12
 8005312:	0030      	movs	r0, r6
 8005314:	6033      	str	r3, [r6, #0]
 8005316:	f000 f877 	bl	8005408 <__malloc_unlock>
 800531a:	e003      	b.n	8005324 <_malloc_r+0x58>
 800531c:	2d00      	cmp	r5, #0
 800531e:	dade      	bge.n	80052de <_malloc_r+0x12>
 8005320:	230c      	movs	r3, #12
 8005322:	6033      	str	r3, [r6, #0]
 8005324:	2000      	movs	r0, #0
 8005326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005328:	6823      	ldr	r3, [r4, #0]
 800532a:	1b5b      	subs	r3, r3, r5
 800532c:	d419      	bmi.n	8005362 <_malloc_r+0x96>
 800532e:	2b0b      	cmp	r3, #11
 8005330:	d903      	bls.n	800533a <_malloc_r+0x6e>
 8005332:	6023      	str	r3, [r4, #0]
 8005334:	18e4      	adds	r4, r4, r3
 8005336:	6025      	str	r5, [r4, #0]
 8005338:	e003      	b.n	8005342 <_malloc_r+0x76>
 800533a:	6863      	ldr	r3, [r4, #4]
 800533c:	42a2      	cmp	r2, r4
 800533e:	d10e      	bne.n	800535e <_malloc_r+0x92>
 8005340:	600b      	str	r3, [r1, #0]
 8005342:	0030      	movs	r0, r6
 8005344:	f000 f860 	bl	8005408 <__malloc_unlock>
 8005348:	0020      	movs	r0, r4
 800534a:	2207      	movs	r2, #7
 800534c:	300b      	adds	r0, #11
 800534e:	1d23      	adds	r3, r4, #4
 8005350:	4390      	bics	r0, r2
 8005352:	1ac2      	subs	r2, r0, r3
 8005354:	4298      	cmp	r0, r3
 8005356:	d0e6      	beq.n	8005326 <_malloc_r+0x5a>
 8005358:	1a1b      	subs	r3, r3, r0
 800535a:	50a3      	str	r3, [r4, r2]
 800535c:	e7e3      	b.n	8005326 <_malloc_r+0x5a>
 800535e:	6053      	str	r3, [r2, #4]
 8005360:	e7ef      	b.n	8005342 <_malloc_r+0x76>
 8005362:	0022      	movs	r2, r4
 8005364:	6864      	ldr	r4, [r4, #4]
 8005366:	e7c2      	b.n	80052ee <_malloc_r+0x22>
 8005368:	2303      	movs	r3, #3
 800536a:	1cc4      	adds	r4, r0, #3
 800536c:	439c      	bics	r4, r3
 800536e:	42a0      	cmp	r0, r4
 8005370:	d0e1      	beq.n	8005336 <_malloc_r+0x6a>
 8005372:	1a21      	subs	r1, r4, r0
 8005374:	0030      	movs	r0, r6
 8005376:	f000 f82d 	bl	80053d4 <_sbrk_r>
 800537a:	1c43      	adds	r3, r0, #1
 800537c:	d1db      	bne.n	8005336 <_malloc_r+0x6a>
 800537e:	e7c7      	b.n	8005310 <_malloc_r+0x44>
 8005380:	20000090 	.word	0x20000090
 8005384:	20000094 	.word	0x20000094

08005388 <_realloc_r>:
 8005388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800538a:	0007      	movs	r7, r0
 800538c:	000d      	movs	r5, r1
 800538e:	0016      	movs	r6, r2
 8005390:	2900      	cmp	r1, #0
 8005392:	d105      	bne.n	80053a0 <_realloc_r+0x18>
 8005394:	0011      	movs	r1, r2
 8005396:	f7ff ff99 	bl	80052cc <_malloc_r>
 800539a:	0004      	movs	r4, r0
 800539c:	0020      	movs	r0, r4
 800539e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053a0:	2a00      	cmp	r2, #0
 80053a2:	d103      	bne.n	80053ac <_realloc_r+0x24>
 80053a4:	f7ff ff48 	bl	8005238 <_free_r>
 80053a8:	0034      	movs	r4, r6
 80053aa:	e7f7      	b.n	800539c <_realloc_r+0x14>
 80053ac:	f000 f834 	bl	8005418 <_malloc_usable_size_r>
 80053b0:	002c      	movs	r4, r5
 80053b2:	42b0      	cmp	r0, r6
 80053b4:	d2f2      	bcs.n	800539c <_realloc_r+0x14>
 80053b6:	0031      	movs	r1, r6
 80053b8:	0038      	movs	r0, r7
 80053ba:	f7ff ff87 	bl	80052cc <_malloc_r>
 80053be:	1e04      	subs	r4, r0, #0
 80053c0:	d0ec      	beq.n	800539c <_realloc_r+0x14>
 80053c2:	0029      	movs	r1, r5
 80053c4:	0032      	movs	r2, r6
 80053c6:	f7ff fc03 	bl	8004bd0 <memcpy>
 80053ca:	0029      	movs	r1, r5
 80053cc:	0038      	movs	r0, r7
 80053ce:	f7ff ff33 	bl	8005238 <_free_r>
 80053d2:	e7e3      	b.n	800539c <_realloc_r+0x14>

080053d4 <_sbrk_r>:
 80053d4:	2300      	movs	r3, #0
 80053d6:	b570      	push	{r4, r5, r6, lr}
 80053d8:	4d06      	ldr	r5, [pc, #24]	; (80053f4 <_sbrk_r+0x20>)
 80053da:	0004      	movs	r4, r0
 80053dc:	0008      	movs	r0, r1
 80053de:	602b      	str	r3, [r5, #0]
 80053e0:	f7fb fd5c 	bl	8000e9c <_sbrk>
 80053e4:	1c43      	adds	r3, r0, #1
 80053e6:	d103      	bne.n	80053f0 <_sbrk_r+0x1c>
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d000      	beq.n	80053f0 <_sbrk_r+0x1c>
 80053ee:	6023      	str	r3, [r4, #0]
 80053f0:	bd70      	pop	{r4, r5, r6, pc}
 80053f2:	46c0      	nop			; (mov r8, r8)
 80053f4:	200001dc 	.word	0x200001dc

080053f8 <__malloc_lock>:
 80053f8:	b510      	push	{r4, lr}
 80053fa:	4802      	ldr	r0, [pc, #8]	; (8005404 <__malloc_lock+0xc>)
 80053fc:	f000 f814 	bl	8005428 <__retarget_lock_acquire_recursive>
 8005400:	bd10      	pop	{r4, pc}
 8005402:	46c0      	nop			; (mov r8, r8)
 8005404:	200001e4 	.word	0x200001e4

08005408 <__malloc_unlock>:
 8005408:	b510      	push	{r4, lr}
 800540a:	4802      	ldr	r0, [pc, #8]	; (8005414 <__malloc_unlock+0xc>)
 800540c:	f000 f80d 	bl	800542a <__retarget_lock_release_recursive>
 8005410:	bd10      	pop	{r4, pc}
 8005412:	46c0      	nop			; (mov r8, r8)
 8005414:	200001e4 	.word	0x200001e4

08005418 <_malloc_usable_size_r>:
 8005418:	1f0b      	subs	r3, r1, #4
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	1f18      	subs	r0, r3, #4
 800541e:	2b00      	cmp	r3, #0
 8005420:	da01      	bge.n	8005426 <_malloc_usable_size_r+0xe>
 8005422:	580b      	ldr	r3, [r1, r0]
 8005424:	18c0      	adds	r0, r0, r3
 8005426:	4770      	bx	lr

08005428 <__retarget_lock_acquire_recursive>:
 8005428:	4770      	bx	lr

0800542a <__retarget_lock_release_recursive>:
 800542a:	4770      	bx	lr

0800542c <_init>:
 800542c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800542e:	46c0      	nop			; (mov r8, r8)
 8005430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005432:	bc08      	pop	{r3}
 8005434:	469e      	mov	lr, r3
 8005436:	4770      	bx	lr

08005438 <_fini>:
 8005438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800543e:	bc08      	pop	{r3}
 8005440:	469e      	mov	lr, r3
 8005442:	4770      	bx	lr
