--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ae_inst.twx ae_inst.ncd -o ae_inst.twr ae_inst.pcf

Design file:              ae_inst.ncd
Physical constraint file: ae_inst.pcf
Device,package,speed:     xc6slx45t,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PCIE_CLK = PERIOD TIMEGRP "PCIE_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCIE_CLK = PERIOD TIMEGRP "PCIE_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.875ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/CLK00
  Logical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/CLK00
  Location pin: GTPA1_DUAL_X0Y0.CLK00
  Clock network: xillybus_ins/pcie_ref_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GT_REFCLK_OUT = PERIOD TIMEGRP "GT_REFCLK_OUT" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GT_REFCLK_OUT = PERIOD TIMEGRP "GT_REFCLK_OUT" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.075ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: xillybus_ins/pcie/gt_refclk_bufio2/I
  Logical resource: xillybus_ins/pcie/gt_refclk_bufio2/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: xillybus_ins/pcie/gt_refclk_out<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xillybus_ins_pcie_gt_refclk_buf = PERIOD TIMEGRP         
"xillybus_ins_pcie_gt_refclk_buf" TS_GT_REFCLK_OUT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_pcie_gt_refclk_buf = PERIOD TIMEGRP
        "xillybus_ins_pcie_gt_refclk_buf" TS_GT_REFCLK_OUT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: xillybus_ins/pcie/pll_base_i/PLL_ADV/CLKOUT0
  Logical resource: xillybus_ins/pcie/pll_base_i/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: xillybus_ins/pcie/clk_250
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: xillybus_ins/pcie/pll_base_i/PLL_ADV/CLKIN1
  Logical resource: xillybus_ins/pcie/pll_base_i/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: xillybus_ins/pcie/gt_refclk_buf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: xillybus_ins/pcie/pll_base_i/PLL_ADV/CLKIN1
  Logical resource: xillybus_ins/pcie/pll_base_i/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: xillybus_ins/pcie/gt_refclk_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xillybus_ins_pcie_clk_125 = PERIOD TIMEGRP 
"xillybus_ins_pcie_clk_125"         TS_xillybus_ins_pcie_gt_refclk_buf / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.PIPERXDATAA3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i (HSIO)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          8.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.464 - 0.571)
  Source Clock:         xillybus_ins/pcie/mgt_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i to xillybus_ins/pcie/PCIE_A1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y0.RXDATA011 Tgtpcko_RXDATA        1.100   xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
                                                            xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
    PCIE_X0Y0.PIPERXDATAA3    net (fanout=1)        1.379   xillybus_ins/pcie/rx_data<11>
    PCIE_X0Y0.MGTCLK          Tpcicck_MGT           1.200   xillybus_ins/pcie/PCIE_A1
                                                            xillybus_ins/pcie/PCIE_A1
    ------------------------------------------------------  ---------------------------
    Total                                           3.679ns (2.300ns logic, 1.379ns route)
                                                            (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.PIPERXDATAA7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i (HSIO)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          8.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.464 - 0.571)
  Source Clock:         xillybus_ins/pcie/mgt_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i to xillybus_ins/pcie/PCIE_A1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y0.RXDATA015 Tgtpcko_RXDATA        1.100   xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
                                                            xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
    PCIE_X0Y0.PIPERXDATAA7    net (fanout=1)        1.365   xillybus_ins/pcie/rx_data<15>
    PCIE_X0Y0.MGTCLK          Tpcicck_MGT           1.200   xillybus_ins/pcie/PCIE_A1
                                                            xillybus_ins/pcie/PCIE_A1
    ------------------------------------------------------  ---------------------------
    Total                                           3.665ns (2.300ns logic, 1.365ns route)
                                                            (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.PIPERXDATAA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i (HSIO)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          8.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.464 - 0.571)
  Source Clock:         xillybus_ins/pcie/mgt_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i to xillybus_ins/pcie/PCIE_A1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y0.RXDATA02 Tgtpcko_RXDATA        1.100   xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
                                                           xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
    PCIE_X0Y0.PIPERXDATAA10  net (fanout=1)        1.334   xillybus_ins/pcie/rx_data<2>
    PCIE_X0Y0.MGTCLK         Tpcicck_MGT           1.200   xillybus_ins/pcie/PCIE_A1
                                                           xillybus_ins/pcie/PCIE_A1
    -----------------------------------------------------  ---------------------------
    Total                                          3.634ns (2.300ns logic, 1.334ns route)
                                                           (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xillybus_ins_pcie_clk_125 = PERIOD TIMEGRP "xillybus_ins_pcie_clk_125"
        TS_xillybus_ins_pcie_gt_refclk_buf / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.PIPERXDATAA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i (HSIO)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.201 - 0.274)
  Source Clock:         xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Destination Clock:    xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i to xillybus_ins/pcie/PCIE_A1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y0.RXDATA08 Tgtpcko_RXDATA        0.565   xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
                                                           xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
    PCIE_X0Y0.PIPERXDATAA0   net (fanout=1)        0.466   xillybus_ins/pcie/rx_data<8>
    PCIE_X0Y0.MGTCLK         Tpcickc_MGT (-Th)     0.850   xillybus_ins/pcie/PCIE_A1
                                                           xillybus_ins/pcie/PCIE_A1
    -----------------------------------------------------  ---------------------------
    Total                                          0.181ns (-0.285ns logic, 0.466ns route)
                                                           (-157.5% logic, 257.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.PIPERXDATAA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i (HSIO)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.201 - 0.274)
  Source Clock:         xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Destination Clock:    xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i to xillybus_ins/pcie/PCIE_A1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y0.RXDATA01 Tgtpcko_RXDATA        0.565   xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
                                                           xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
    PCIE_X0Y0.PIPERXDATAA9   net (fanout=1)        0.522   xillybus_ins/pcie/rx_data<1>
    PCIE_X0Y0.MGTCLK         Tpcickc_MGT (-Th)     0.850   xillybus_ins/pcie/PCIE_A1
                                                           xillybus_ins/pcie/PCIE_A1
    -----------------------------------------------------  ---------------------------
    Total                                          0.237ns (-0.285ns logic, 0.522ns route)
                                                           (-120.3% logic, 220.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.PIPEPHYSTATUSA), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i (HSIO)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.201 - 0.274)
  Source Clock:         xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Destination Clock:    xillybus_ins/pcie/mgt_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i to xillybus_ins/pcie/PCIE_A1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPA1_DUAL_X0Y0.PHYSTATUS0 Tgtpcko_PHYSTATUS     0.565   xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
                                                             xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i
    PCIE_X0Y0.PIPEPHYSTATUSA   net (fanout=1)        0.576   xillybus_ins/pcie/phystatus
    PCIE_X0Y0.MGTCLK           Tpcickc_MGT (-Th)     0.850   xillybus_ins/pcie/PCIE_A1
                                                             xillybus_ins/pcie/PCIE_A1
    -------------------------------------------------------  ---------------------------
    Total                                            0.291ns (-0.285ns logic, 0.576ns route)
                                                             (-97.9% logic, 197.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_pcie_clk_125 = PERIOD TIMEGRP "xillybus_ins_pcie_clk_125"
        TS_xillybus_ins_pcie_gt_refclk_buf / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_MGTCLK)
  Physical resource: xillybus_ins/pcie/PCIE_A1/MGTCLK
  Logical resource: xillybus_ins/pcie/PCIE_A1/MGTCLK
  Location pin: PCIE_X0Y0.MGTCLK
  Clock network: xillybus_ins/pcie/mgt_clk
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y0.RXUSRCLK20
  Clock network: xillybus_ins/pcie/mgt_clk
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y0.TXUSRCLK20
  Clock network: xillybus_ins/pcie/mgt_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xillybus_ins_pcie_clk_250 = PERIOD TIMEGRP 
"xillybus_ins_pcie_clk_250"         TS_xillybus_ins_pcie_gt_refclk_buf / 2.5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_pcie_clk_250 = PERIOD TIMEGRP "xillybus_ins_pcie_clk_250"
        TS_xillybus_ins_pcie_gt_refclk_buf / 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.875ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y0.RXUSRCLK0
  Clock network: xillybus_ins/pcie/mgt_clk_2x
--------------------------------------------------------------------------------
Slack: 0.875ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: xillybus_ins/pcie/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y0.TXUSRCLK0
  Clock network: xillybus_ins/pcie/mgt_clk_2x
--------------------------------------------------------------------------------
Slack: 2.270ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: xillybus_ins/pcie/mgt2x_bufg/I0
  Logical resource: xillybus_ins/pcie/mgt2x_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: xillybus_ins/pcie/clk_250
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xillybus_ins_pcie_clk_62_5 = PERIOD TIMEGRP 
"xillybus_ins_pcie_clk_62_5"         TS_xillybus_ins_pcie_gt_refclk_buf / 0.625 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140571 paths analyzed, 12248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/messages_ins/msg_counter_3 (SLICE_X45Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n (FF)
  Destination:          xillybus_ins/xillybus_core_ins/messages_ins/msg_counter_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      10.681ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.554 - 0.595)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 16.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n to xillybus_ins/xillybus_core_ins/messages_ins/msg_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y90.AQ      Tcko                  0.391   xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
                                                       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
    SLICE_X30Y110.A6     net (fanout=175)      2.660   xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
    SLICE_X30Y110.A      Tilo                  0.203   xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv
                                                       xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv561_INV_0
    SLICE_X45Y30.SR      net (fanout=165)      6.981   xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv
    SLICE_X45Y30.CLK     Tsrck                 0.446   xillybus_ins/xillybus_core_ins/messages_ins/msg_counter[3]
                                                       xillybus_ins/xillybus_core_ins/messages_ins/msg_counter_3
    -------------------------------------------------  ---------------------------
    Total                                     10.681ns (1.040ns logic, 9.641ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_2 (SLICE_X44Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n (FF)
  Destination:          xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      10.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.554 - 0.595)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 16.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n to xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y90.AQ      Tcko                  0.391   xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
                                                       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
    SLICE_X30Y110.A6     net (fanout=175)      2.660   xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
    SLICE_X30Y110.A      Tilo                  0.203   xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv
                                                       xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv561_INV_0
    SLICE_X44Y30.SR      net (fanout=165)      6.981   xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv
    SLICE_X44Y30.CLK     Tsrck                 0.442   xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx[4]
                                                       xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_2
    -------------------------------------------------  ---------------------------
    Total                                     10.677ns (1.036ns logic, 9.641ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_4 (SLICE_X44Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n (FF)
  Destination:          xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      10.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.554 - 0.595)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 16.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n to xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y90.AQ      Tcko                  0.391   xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
                                                       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
    SLICE_X30Y110.A6     net (fanout=175)      2.660   xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/bus_rst_n
    SLICE_X30Y110.A      Tilo                  0.203   xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv
                                                       xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv561_INV_0
    SLICE_X44Y30.SR      net (fanout=165)      6.981   xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv
    SLICE_X44Y30.CLK     Tsrck                 0.439   xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx[4]
                                                       xillybus_ins/xillybus_core_ins/messages_ins/msg_writeidx_4
    -------------------------------------------------  ---------------------------
    Total                                     10.674ns (1.033ns logic, 9.641ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xillybus_ins_pcie_clk_62_5 = PERIOD TIMEGRP "xillybus_ins_pcie_clk_62_5"
        TS_xillybus_ins_pcie_gt_refclk_buf / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.TRNTD31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_31 (FF)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.007ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.195 - 0.203)
  Source Clock:         bus_clk rising at 16.000ns
  Destination Clock:    bus_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_31 to xillybus_ins/pcie/PCIE_A1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.DQ      Tcko                  0.234   xillybus_ins/trn_td<31>
                                                       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_31
    PCIE_X0Y0.TRNTD31    net (fanout=1)        0.623   xillybus_ins/trn_td<31>
    PCIE_X0Y0.USERCLK    Tpcickd_TRNTD(-Th)     0.850   xillybus_ins/pcie/PCIE_A1
                                                       xillybus_ins/pcie/PCIE_A1
    -------------------------------------------------  ---------------------------
    Total                                      0.007ns (-0.616ns logic, 0.623ns route)
                                                       (-8800.0% logic, 8900.0% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.TRNTD25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_25 (FF)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.017ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.195 - 0.200)
  Source Clock:         bus_clk rising at 16.000ns
  Destination Clock:    bus_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_25 to xillybus_ins/pcie/PCIE_A1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.BQ      Tcko                  0.198   xillybus_ins/trn_td<26>
                                                       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_25
    PCIE_X0Y0.TRNTD25    net (fanout=1)        0.669   xillybus_ins/trn_td<25>
    PCIE_X0Y0.USERCLK    Tpcickd_TRNTD(-Th)     0.850   xillybus_ins/pcie/PCIE_A1
                                                       xillybus_ins/pcie/PCIE_A1
    -------------------------------------------------  ---------------------------
    Total                                      0.017ns (-0.652ns logic, 0.669ns route)
                                                       (-3835.3% logic, 3935.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/pcie/PCIE_A1 (PCIE_X0Y0.TRNTD24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_24 (FF)
  Destination:          xillybus_ins/pcie/PCIE_A1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.070ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         bus_clk rising at 16.000ns
  Destination Clock:    bus_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_24 to xillybus_ins/pcie/PCIE_A1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y89.DQ      Tcko                  0.200   xillybus_ins/trn_td<24>
                                                       xillybus_ins/xillybus_core_ins/pcie_s6_request_ins/tlp_compose/trn_td_24
    PCIE_X0Y0.TRNTD24    net (fanout=1)        0.720   xillybus_ins/trn_td<24>
    PCIE_X0Y0.USERCLK    Tpcickd_TRNTD(-Th)     0.850   xillybus_ins/pcie/PCIE_A1
                                                       xillybus_ins/pcie/PCIE_A1
    -------------------------------------------------  ---------------------------
    Total                                      0.070ns (-0.650ns logic, 0.720ns route)
                                                       (-928.6% logic, 1028.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_pcie_clk_62_5 = PERIOD TIMEGRP "xillybus_ins_pcie_clk_62_5"
        TS_xillybus_ins_pcie_gt_refclk_buf / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 16.000ns (62.500MHz) (Tpciper_USERCLK)
  Physical resource: xillybus_ins/pcie/PCIE_A1/USERCLK
  Logical resource: xillybus_ins/pcie/PCIE_A1/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/CLKAWRCLK
  Logical resource: xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X2Y14.CLKAWRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/CLKBRDCLK
  Logical resource: xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X2Y14.CLKBRDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_GT_REFCLK_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GT_REFCLK_OUT               |     10.000ns|      0.925ns|     10.000ns|            0|            0|            0|       140616|
| TS_xillybus_ins_pcie_gt_refclk|     10.000ns|      3.334ns|     10.000ns|            0|            0|            0|       140616|
| _buf                          |             |             |             |             |             |             |             |
|  TS_xillybus_ins_pcie_clk_125 |      8.000ns|      8.000ns|          N/A|            0|            0|           45|            0|
|  TS_xillybus_ins_pcie_clk_250 |      4.000ns|      3.125ns|          N/A|            0|            0|            0|            0|
|  TS_xillybus_ins_pcie_clk_62_5|     16.000ns|     16.000ns|          N/A|            0|            0|       140571|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 140616 paths, 0 nets, and 13294 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 25 09:25:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



