Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 31 11:21:00 2017
| Host         : FilipePc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex3_wrapper_control_sets_placed.rpt
| Design       : ex3_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|                Clock Signal               |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|  ex3_i/clock_divider_1hz_0/U0/divided_clk |                                            |                                       |                2 |              7 |
|  clk_IBUF_BUFG                            | ex3_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                                       |                3 |             16 |
|  clk_IBUF_BUFG                            | ex3_i/BinToBCD16_0/U0/get_outputs          | ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0 |                6 |             20 |
|  clk_IBUF_BUFG                            | ex3_i/BinToBCD16_0/U0/c_s[0]               | ex3_i/BinToBCD16_0/U0/c_s[1]          |                5 |             20 |
|  clk_IBUF_BUFG                            |                                            |                                       |               15 |             51 |
+-------------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


