<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jan  8 02:38:41 2025" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="riscvTop" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="busErr" SIGIS="undef" SIGNAME="ramTop_0_busErr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ramTop_0" PORT="busErr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="r1ToEdge" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_toEdge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegFile_0" PORT="toEdge"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="addrB" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_addrBOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ramTop_0" PORT="addrBOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Decode_0" PORT="clk"/>
        <CONNECTION INSTANCE="FetchLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="ModeFSM_0" PORT="clk"/>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="clk"/>
        <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="clk"/>
        <CONNECTION INSTANCE="ramTop_0" PORT="clk"/>
        <CONNECTION INSTANCE="ExecStage_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Decode_0" HWVERSION="1.0" INSTANCE="Decode_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decode" VLNV="xilinx.com:module_ref:Decode:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="R_TYPE" VALUE="&quot;0110011&quot;"/>
        <PARAMETER NAME="I_TYPE" VALUE="&quot;0010011&quot;"/>
        <PARAMETER NAME="LOAD" VALUE="&quot;0000011&quot;"/>
        <PARAMETER NAME="STORE" VALUE="&quot;0100011&quot;"/>
        <PARAMETER NAME="BRANCH" VALUE="&quot;1100011&quot;"/>
        <PARAMETER NAME="JAL" VALUE="&quot;1101111&quot;"/>
        <PARAMETER NAME="JALR" VALUE="&quot;1100111&quot;"/>
        <PARAMETER NAME="LUI" VALUE="&quot;0110111&quot;"/>
        <PARAMETER NAME="AUIPC" VALUE="&quot;0010111&quot;"/>
        <PARAMETER NAME="FENCE" VALUE="&quot;0001111&quot;"/>
        <PARAMETER NAME="SYSTEM" VALUE="&quot;1110011&quot;"/>
        <PARAMETER NAME="ADD_SUB" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="XOR_OP" VALUE="&quot;100&quot;"/>
        <PARAMETER NAME="OR_OP" VALUE="&quot;110&quot;"/>
        <PARAMETER NAME="AND_OP" VALUE="&quot;111&quot;"/>
        <PARAMETER NAME="SLL_OP" VALUE="&quot;001&quot;"/>
        <PARAMETER NAME="SR_OP" VALUE="&quot;101&quot;"/>
        <PARAMETER NAME="SLT_OP" VALUE="&quot;010&quot;"/>
        <PARAMETER NAME="SLTU_OP" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="ADD" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="SUB" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="XOR" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="SLL" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="SRL" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="SRA" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="SLT" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="SLTU" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="BEQ" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="BNE" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="BLT" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="BGE" VALUE="&quot;1101&quot;"/>
        <PARAMETER NAME="BLTU" VALUE="&quot;1110&quot;"/>
        <PARAMETER NAME="BGEU" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_Decode_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hold" SIGIS="undef" SIGNAME="orGate_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="FetchLatch_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FetchLatch_0" PORT="instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="FetchLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FetchLatch_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs1" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="ra1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs2" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="ra2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="wa"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="selA" SIGIS="undef" SIGNAME="Decode_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="Decode_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="memOpIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="memSizeIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="Decode_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jal" SIGIS="undef" SIGNAME="Decode_0_jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jalr" SIGIS="undef" SIGNAME="Decode_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="jalr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regWriteCollision" SIGIS="undef" SIGNAME="Decode_0_regWriteCollision">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="collision"/>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="regWriteCollision"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ExecStage_0" HWVERSION="1.0" INSTANCE="ExecStage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ExecStage" VLNV="xilinx.com:module_ref:ExecStage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_ExecStage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hold" SIGIS="undef" SIGNAME="ModeFSM_0_MASTER_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="MASTER_HOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs1Val" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="rd1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs2Val" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="rd2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selA" SIGIS="undef" SIGNAME="Decode_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch" SIGIS="undef" SIGNAME="Decode_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jal" SIGIS="undef" SIGNAME="Decode_0_jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalr" SIGIS="undef" SIGNAME="Decode_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="jalr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOpIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSizeIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aluToRegFile" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_aluToRegFile">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="aluVal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aluToMem" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_aluToMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcSel" SIGIS="undef" SIGNAME="ExecStage_0_pcSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="sel"/>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="branchJump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcVect" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_pcVect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="vect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memDin" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_memDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FetchLatch_0" HWVERSION="1.0" INSTANCE="FetchLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FetchLatch" VLNV="xilinx.com:module_ref:FetchLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_FetchLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hold" SIGIS="undef" SIGNAME="ModeFSM_0_MASTER_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="MASTER_HOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_addrAOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="addrAOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr_in" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="doutA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="ramTop_0_readValidA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="readValidA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="FetchLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="FetchLatch_0_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ModeFSM_0" HWVERSION="1.0" INSTANCE="ModeFSM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ModeFSM" VLNV="xilinx.com:module_ref:ModeFSM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_ModeFSM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branchJump" SIGIS="undef" SIGNAME="ExecStage_0_pcSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="pcSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ramReady" SIGIS="undef" SIGNAME="ramTop_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWriteCollision" SIGIS="undef" SIGNAME="Decode_0_regWriteCollision">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="regWriteCollision"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MASTER_HOLD" SIGIS="undef" SIGNAME="ModeFSM_0_MASTER_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="hold"/>
            <CONNECTION INSTANCE="orGate_0" PORT="a"/>
            <CONNECTION INSTANCE="FetchLatch_0" PORT="hold"/>
            <CONNECTION INSTANCE="ExecStage_0" PORT="hold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FLUSH_HOLD" SIGIS="undef" SIGNAME="ModeFSM_0_FLUSH_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="orGate_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:module_ref:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hold" SIGIS="undef" SIGNAME="ModeFSM_0_MASTER_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="MASTER_HOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="ExecStage_0_pcSel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="pcSel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="vect" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_pcVect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="pcVect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="instrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena" SIGIS="undef" SIGNAME="PC_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="enA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFileWriteArbiter_0" HWVERSION="1.0" INSTANCE="RegFileWriteArbiter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFileWriteArbiter" VLNV="xilinx.com:module_ref:RegFileWriteArbiter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_RegFileWriteArbiter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="collision" SIGIS="undef" SIGNAME="Decode_0_regWriteCollision">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="regWriteCollision"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluVal" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_aluToRegFile">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="aluToRegFile"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memVal" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="doutB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToReg" SIGIS="undef" SIGNAME="Decode_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memToReg" SIGIS="undef" SIGNAME="ramTop_0_readValidB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ramTop_0" PORT="readValidB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regFileWriteData" RIGHT="0" SIGIS="undef" SIGNAME="RegFileWriteArbiter_0_regFileWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="wd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regFileWriteEnable" SIGIS="undef" SIGNAME="RegFileWriteArbiter_0_regFileWriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFile_0" HWVERSION="1.0" INSTANCE="RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="RegFileWriteArbiter_0_regFileWriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="regFileWriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ra1" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rs1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ra2" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rs2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="wa" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wd" RIGHT="0" SIGIS="undef" SIGNAME="RegFileWriteArbiter_0_regFileWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="regFileWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="rs1Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_rd2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="rs2Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="toEdge" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_toEdge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="r1ToEdge"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/orGate_0" HWVERSION="1.0" INSTANCE="orGate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="orGate" VLNV="xilinx.com:module_ref:orGate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_orGate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ModeFSM_0_MASTER_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="MASTER_HOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="ModeFSM_0_FLUSH_HOLD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="FLUSH_HOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="orGate_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="hold"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ramTop_0" HWVERSION="1.0" INSTANCE="ramTop_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ramTop" VLNV="user.org:user:ramTop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscvTop_ramTop_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="addrAOut" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_addrAOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FetchLatch_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addrBOut" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_addrBOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="addrB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_aluToMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="aluToMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="busErr" SIGIS="undef" SIGNAME="ramTop_0_busErr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="busErr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_memDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="memDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutA" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FetchLatch_0" PORT="instr_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutB" RIGHT="0" SIGIS="undef" SIGNAME="ramTop_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="memVal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enA" SIGIS="undef" SIGNAME="PC_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instrAddr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="ExecStage_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ExecStage_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="readValidA" SIGIS="undef" SIGNAME="ramTop_0_readValidA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FetchLatch_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="readValidB" SIGIS="undef" SIGNAME="ramTop_0_readValidB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFileWriteArbiter_0" PORT="memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="ramTop_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ModeFSM_0" PORT="ramReady"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
