[verilog]
include_paths = ["rtl"]

[option]
linter = true
