{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549856617901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549856617909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 10 19:43:37 2019 " "Processing started: Sun Feb 10 19:43:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549856617909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856617909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856617909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1549856618530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 6 3 " "Found 6 design units, including 3 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder_subtractor-rtl " "Found design unit 1: unsigned_adder_subtractor-rtl" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856632409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eight_bit_button_latch-rtl2 " "Found design unit 2: eight_bit_button_latch-rtl2" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856632409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 part1-project_structure " "Found design unit 3: part1-project_structure" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856632409 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder_subtractor " "Found entity 1: unsigned_adder_subtractor" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856632409 ""} { "Info" "ISGN_ENTITY_NAME" "2 eight_bit_button_latch " "Found entity 2: eight_bit_button_latch" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856632409 ""} { "Info" "ISGN_ENTITY_NAME" "3 part1 " "Found entity 3: part1" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549856632409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856632409 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic part1.vhd(109) " "VHDL type mismatch error at part1.vhd(109): std_logic type does not match integer literal" {  } { { "part1.vhd" "" { Text "C:/Users/comsa/Documents/cpen321-lab2/part1.vhd" 109 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1549856632410 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549856632556 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 10 19:43:52 2019 " "Processing ended: Sun Feb 10 19:43:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549856632556 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549856632556 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549856632556 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856632556 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549856633234 ""}
