#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jun  2 11:03:59 2025
# Process ID: 418838
# Current directory: /home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1
# Command line: vivado -log tinyriscv_soc_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tinyriscv_soc_top.tcl -notrace
# Log file: /home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top.vdi
# Journal file: /home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/vivado.jou
# Running On        :sidharth-Alienware-Aurora-Ryzen-Edition
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor
# CPU Frequency     :3700.357 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :33570 MB
# Swap memory       :8589 MB
# Total Virtual     :42160 MB
# Available Virtual :34648 MB
#-----------------------------------------------------------
source tinyriscv_soc_top.tcl -notrace
Command: link_design -top tinyriscv_soc_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1748.277 ; gain = 0.000 ; free physical = 17997 ; free virtual = 32318
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'L13' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'M16' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'N16' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'M6' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: 'N6' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'P16' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'T15' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'N11' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: 'M5' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: 'N4' is not a valid site or package pin name. [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:77]
Finished Parsing XDC File [/home/sidharth/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.617 ; gain = 0.000 ; free physical = 17885 ; free virtual = 32206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1026 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances

8 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2109.211 ; gain = 112.594 ; free physical = 17843 ; free virtual = 32164

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fd6e8e22

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2539.992 ; gain = 430.781 ; free physical = 17436 ; free virtual = 31758

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Phase 1 Initialization | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Phase 2 Timer Update And Timing Data Collection | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fd6e8e22

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Retarget | Checksum: fd6e8e22
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 153221dfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Constant propagation | Checksum: 153221dfd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f9abfdca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Sweep | Checksum: f9abfdca
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f9abfdca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
BUFG optimization | Checksum: f9abfdca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f9abfdca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Shift Register Optimization | Checksum: f9abfdca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f9abfdca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Post Processing Netlist | Checksum: f9abfdca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 111d32ae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Phase 9.2 Verifying Netlist Connectivity | Checksum: 111d32ae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Phase 9 Finalization | Checksum: 111d32ae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 111d32ae9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 111d32ae9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 111d32ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
Ending Netlist Obfuscation Task | Checksum: 111d32ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.734 ; gain = 0.000 ; free physical = 17116 ; free virtual = 31437
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2857.734 ; gain = 861.117 ; free physical = 17116 ; free virtual = 31437
INFO: [Vivado 12-24828] Executing command : report_drc -file tinyriscv_soc_top_drc_opted.rpt -pb tinyriscv_soc_top_drc_opted.pb -rpx tinyriscv_soc_top_drc_opted.rpx
Command: report_drc -file tinyriscv_soc_top_drc_opted.rpt -pb tinyriscv_soc_top_drc_opted.pb -rpx tinyriscv_soc_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17110 ; free virtual = 31431
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17110 ; free virtual = 31431
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17107 ; free virtual = 31429
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17107 ; free virtual = 31429
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17106 ; free virtual = 31429
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17106 ; free virtual = 31428
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17106 ; free virtual = 31428
INFO: [Common 17-1381] The checkpoint '/home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17089 ; free virtual = 31413
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e76aa13b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17089 ; free virtual = 31413
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17089 ; free virtual = 31413

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18f565f2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2889.750 ; gain = 0.000 ; free physical = 17072 ; free virtual = 31396

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fd76a958

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2906.777 ; gain = 17.027 ; free physical = 17007 ; free virtual = 31331

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fd76a958

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2906.777 ; gain = 17.027 ; free physical = 17007 ; free virtual = 31331
Phase 1 Placer Initialization | Checksum: 1fd76a958

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2906.777 ; gain = 17.027 ; free physical = 17007 ; free virtual = 31331

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2867f1d67

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2929.496 ; gain = 39.746 ; free physical = 17050 ; free virtual = 31374

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b9b72fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.496 ; gain = 39.746 ; free physical = 17050 ; free virtual = 31374

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b9b72fac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.496 ; gain = 39.746 ; free physical = 17050 ; free virtual = 31374

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b287ab62

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2929.496 ; gain = 39.746 ; free physical = 17066 ; free virtual = 31390

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 588 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 238 nets or LUTs. Breaked 0 LUT, combined 238 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.496 ; gain = 0.000 ; free physical = 17066 ; free virtual = 31390

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            238  |                   238  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            238  |                   238  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 215a780b5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17066 ; free virtual = 31390
Phase 2.4 Global Placement Core | Checksum: 183ee1d65

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17066 ; free virtual = 31390
Phase 2 Global Placement | Checksum: 183ee1d65

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17066 ; free virtual = 31390

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cfb51dcd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17066 ; free virtual = 31390

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b6a9bd9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17064 ; free virtual = 31388

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2a5a7f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17064 ; free virtual = 31388

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ad4ed765

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17064 ; free virtual = 31388

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a8c5fdc2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17061 ; free virtual = 31384

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11e12ac01

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17057 ; free virtual = 31381

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d389ad86

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17057 ; free virtual = 31381

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22d077724

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.465 ; gain = 42.715 ; free physical = 17057 ; free virtual = 31381

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22dec3656

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2934.621 ; gain = 44.871 ; free physical = 17049 ; free virtual = 31373
Phase 3 Detail Placement | Checksum: 22dec3656

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2934.621 ; gain = 44.871 ; free physical = 17049 ; free virtual = 31373

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ec190e4e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.602 | TNS=-33.888 |
Phase 1 Physical Synthesis Initialization | Checksum: 1981cf757

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2974.418 ; gain = 0.000 ; free physical = 17031 ; free virtual = 31355
INFO: [Place 46-33] Processed net u_tinyriscv/u_csr_reg/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 273308364

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2974.418 ; gain = 0.000 ; free physical = 17031 ; free virtual = 31355
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ec190e4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.505. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 299dcf802

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355
Phase 4.1 Post Commit Optimization | Checksum: 299dcf802

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 299dcf802

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 299dcf802

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355
Phase 4.3 Placer Reporting | Checksum: 299dcf802

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17032 ; free virtual = 31355

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.418 ; gain = 0.000 ; free physical = 17032 ; free virtual = 31355

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17032 ; free virtual = 31355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 235fcb588

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355
Ending Placer Task | Checksum: 1a79e81d8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355
72 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2974.418 ; gain = 84.668 ; free physical = 17031 ; free virtual = 31355
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file tinyriscv_soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2974.418 ; gain = 0.000 ; free physical = 17016 ; free virtual = 31340
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file tinyriscv_soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2974.418 ; gain = 0.000 ; free physical = 17028 ; free virtual = 31352
INFO: [Vivado 12-24828] Executing command : report_utilization -file tinyriscv_soc_top_utilization_placed.rpt -pb tinyriscv_soc_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2981.402 ; gain = 6.984 ; free physical = 17017 ; free virtual = 31343
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2981.402 ; gain = 6.984 ; free physical = 16945 ; free virtual = 31290
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.402 ; gain = 0.000 ; free physical = 16945 ; free virtual = 31290
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.402 ; gain = 0.000 ; free physical = 16945 ; free virtual = 31291
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2981.402 ; gain = 0.000 ; free physical = 16945 ; free virtual = 31292
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.402 ; gain = 0.000 ; free physical = 16937 ; free virtual = 31284
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2981.402 ; gain = 6.984 ; free physical = 16937 ; free virtual = 31284
INFO: [Common 17-1381] The checkpoint '/home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16936 ; free virtual = 31265
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.505 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16928 ; free virtual = 31258
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16904 ; free virtual = 31254
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16904 ; free virtual = 31254
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16904 ; free virtual = 31254
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16904 ; free virtual = 31255
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16904 ; free virtual = 31256
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3005.414 ; gain = 0.000 ; free physical = 16904 ; free virtual = 31256
INFO: [Common 17-1381] The checkpoint '/home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a09a0eea ConstDB: 0 ShapeSum: 66831697 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 1fd1b592 | NumContArr: d7c84994 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27cebf460

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3072.949 ; gain = 5.984 ; free physical = 16847 ; free virtual = 31181

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27cebf460

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.949 ; gain = 5.984 ; free physical = 16847 ; free virtual = 31181

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27cebf460

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3072.949 ; gain = 5.984 ; free physical = 16847 ; free virtual = 31181
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b55130f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3111.012 ; gain = 44.047 ; free physical = 16813 ; free virtual = 31147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.087  | TNS=0.000  | WHS=-0.145 | THS=-66.083|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0727099 %
  Global Horizontal Routing Utilization  = 0.00884956 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12343
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12320
  Number of Partially Routed Nets     = 23
  Number of Node Overlaps             = 28

Phase 2 Router Initialization | Checksum: 19c6276d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3111.012 ; gain = 44.047 ; free physical = 16816 ; free virtual = 31150

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 19c6276d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3111.012 ; gain = 44.047 ; free physical = 16816 ; free virtual = 31150

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 233524acd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3115.012 ; gain = 48.047 ; free physical = 16816 ; free virtual = 31149
Phase 4 Initial Routing | Checksum: 233524acd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3115.012 ; gain = 48.047 ; free physical = 16816 ; free virtual = 31149

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3119
 Number of Nodes with overlaps = 408
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.700 | TNS=-67.557| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 29f289f62

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16821 ; free virtual = 31155

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 637
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2651b73f9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158
Phase 5 Rip-up And Reroute | Checksum: 2651b73f9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2651b73f9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2651b73f9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158
Phase 6 Delay and Skew Optimization | Checksum: 2651b73f9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c46f3d99

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158
Phase 7 Post Hold Fix | Checksum: 1c46f3d99

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31157

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.5952 %
  Global Horizontal Routing Utilization  = 12.2099 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c46f3d99

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31157

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c46f3d99

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16823 ; free virtual = 31157

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a3c5bf43

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16823 ; free virtual = 31157

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a3c5bf43

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31157

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.105  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2a3c5bf43

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31157
Total Elapsed time in route_design: 33.34 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 173456e30

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 173456e30

Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 3147.137 ; gain = 80.172 ; free physical = 16824 ; free virtual = 31158

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3147.137 ; gain = 141.723 ; free physical = 16824 ; free virtual = 31158
INFO: [Vivado 12-24828] Executing command : report_drc -file tinyriscv_soc_top_drc_routed.rpt -pb tinyriscv_soc_top_drc_routed.pb -rpx tinyriscv_soc_top_drc_routed.rpx
Command: report_drc -file tinyriscv_soc_top_drc_routed.rpt -pb tinyriscv_soc_top_drc_routed.pb -rpx tinyriscv_soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file tinyriscv_soc_top_methodology_drc_routed.rpt -pb tinyriscv_soc_top_methodology_drc_routed.pb -rpx tinyriscv_soc_top_methodology_drc_routed.rpx
Command: report_methodology -file tinyriscv_soc_top_methodology_drc_routed.rpt -pb tinyriscv_soc_top_methodology_drc_routed.pb -rpx tinyriscv_soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file tinyriscv_soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file tinyriscv_soc_top_bus_skew_routed.rpt -pb tinyriscv_soc_top_bus_skew_routed.pb -rpx tinyriscv_soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file tinyriscv_soc_top_route_status.rpt -pb tinyriscv_soc_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file tinyriscv_soc_top_power_routed.rpt -pb tinyriscv_soc_top_power_summary_routed.pb -rpx tinyriscv_soc_top_power_routed.rpx
Command: report_power -file tinyriscv_soc_top_power_routed.rpt -pb tinyriscv_soc_top_power_summary_routed.pb -rpx tinyriscv_soc_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 1 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file tinyriscv_soc_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.008 ; gain = 106.871 ; free physical = 16736 ; free virtual = 31076
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16733 ; free virtual = 31075
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16707 ; free virtual = 31068
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16707 ; free virtual = 31068
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16705 ; free virtual = 31070
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16704 ; free virtual = 31070
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16702 ; free virtual = 31068
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3254.008 ; gain = 0.000 ; free physical = 16702 ; free virtual = 31068
INFO: [Common 17-1381] The checkpoint '/home/sidharth/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 11:05:34 2025...
