{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"Cycle Accurate Simulation","level":1},{"metadata":{},"cell_type":"markdown","source":"I'll start with a short demonstration of the simulator followed by some of the internal details.\n\nFirst of all we need somthing to simulate.  To keep things simple it'll be an basic up-down counter.\n\nTo start we define the input and output interfaces to the counter using the syntax extension."},{"metadata":{},"input":"module Up_down_counter_in = interface\n    clear[1] up[1] down[1]\nend\nmodule Up_down_counter_out = interface\n    count[8]\nend","cell_type":"code","prompt_number":1,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">module Up_down_counter_in :\n  sig\n    type 'a t = { clear : 'a; up : 'a; down : 'a; }\n    val t : (string * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","output_type":"pyout","prompt_number":1,"metadata":{}},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">module Up_down_counter_out :\n  sig\n    type 'a t = { count : 'a; }\n    val t : (string * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","output_type":"pyout","prompt_number":1,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Now the design itself"},{"metadata":{},"input":"open HardCaml\nopen Signal.Types\nopen Signal.Comb\nopen Signal.Seq\n\n(* basic logic for the counter.  \n   increment when up=1, decrement when down=1 *)\nlet up_down_counter clear up down width = \n    reg_fb \n        { r_sync with reg_clear = clear } \n        (up ^: down) width\n        (fun d -> mux2 up (d +:. 1) (d -:. 1))\n\n(* wrap with interfaces *)\nlet up_down_counter_if i =\n    let width = snd Up_down_counter_out.(t.count) in\n    let count = Up_down_counter_in.(up_down_counter i.clear i.up i.down width) in\n    Up_down_counter_out.( { count } )","cell_type":"code","prompt_number":2,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val up_down_counter :\n  HardCaml.Signal.Types.signal -&gt;\n  HardCaml.Signal.Comb.t -&gt;\n  HardCaml.Signal.Comb.t -&gt; int -&gt; HardCaml.Signal.Types.signal = &lt;fun&gt;\n</pre>","output_type":"pyout","prompt_number":2,"metadata":{}},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val up_down_counter_if :\n  HardCaml.Signal.Comb.t Up_down_counter_in.t -&gt;\n  HardCaml.Signal.Types.signal Up_down_counter_out.t = &lt;fun&gt;\n</pre>","output_type":"pyout","prompt_number":2,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The main logic is in the `up_down_counter` function.  This is then wrapped up with the interfaces using the `up_down_counter_if`.  This little bit of extra work here pays dividends in the next step."},{"metadata":{},"input":"module B = Bits.Comb.IntbitsList\nmodule Builder = Interface.Gen(B)(Up_down_counter_in)(Up_down_counter_out)","cell_type":"code","prompt_number":3,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">module B :\n  sig\n    type t = int list\n    val empty : t\n    val ( -- ) : t -&gt; string -&gt; t\n    val width : t -&gt; int\n    val constb : string -&gt; t\n    val consti : int -&gt; int -&gt; t\n    val consti32 : int -&gt; int32 -&gt; t\n    val consti64 : int -&gt; int64 -&gt; t\n    val consthu : int -&gt; string -&gt; t\n    val consths : int -&gt; string -&gt; t\n    val constd : int -&gt; string -&gt; t\n    val constv : string -&gt; t\n    val constibl : int list -&gt; t\n    val const : string -&gt; t\n    val concat : t list -&gt; t\n    val concat_e : t list -&gt; t\n    val ( @: ) : t -&gt; t -&gt; t\n    val vdd : t\n    val gnd : t\n    val zero : int -&gt; t\n    val ones : int -&gt; t\n    val one : int -&gt; t\n    val select : t -&gt; int -&gt; int -&gt; t\n    val select_e : t -&gt; int -&gt; int -&gt; t\n    val bit : t -&gt; int -&gt; t\n    val msb : t -&gt; t\n    val lsbs : t -&gt; t\n    val lsb : t -&gt; t\n    val msbs : t -&gt; t\n    val mux : t -&gt; t list -&gt; t\n    val mux2 : t -&gt; t -&gt; t -&gt; t\n    val mux_init : t -&gt; int -&gt; (int -&gt; t) -&gt; t\n    val ( &amp;: ) : t -&gt; t -&gt; t\n    val ( &amp;:. ) : t -&gt; int -&gt; t\n    val ( |: ) : t -&gt; t -&gt; t\n    val ( |:. ) : t -&gt; int -&gt; t\n    val ( ^: ) : t -&gt; t -&gt; t\n    val ( ^:. ) : t -&gt; int -&gt; t\n    val ( ~: ) : t -&gt; t\n    val ( +: ) : t -&gt; t -&gt; t\n    val ( +:. ) : t -&gt; int -&gt; t\n    val ( -: ) : t -&gt; t -&gt; t\n    val ( -:. ) : t -&gt; int -&gt; t\n    val negate : t -&gt; t\n    val ( *: ) : t -&gt; t -&gt; t\n    val ( *+ ) : t -&gt; t -&gt; t\n    val ( ==: ) : t -&gt; t -&gt; t\n    val ( ==:. ) : t -&gt; int -&gt; t\n    val ( &lt;&gt;: ) : t -&gt; t -&gt; t\n    val ( &lt;&gt;:. ) : t -&gt; int -&gt; t\n    val ( &lt;: ) : t -&gt; t -&gt; t\n    val ( &lt;:. ) : t -&gt; int -&gt; t\n    val lt : t -&gt; t -&gt; t\n    val ( &gt;: ) : t -&gt; t -&gt; t\n    val ( &gt;:. ) : t -&gt; int -&gt; t\n    val ( &lt;=: ) : t -&gt; t -&gt; t\n    val ( &lt;=:. ) : t -&gt; int -&gt; t\n    val ( &gt;=: ) : t -&gt; t -&gt; t\n    val ( &gt;=:. ) : t -&gt; int -&gt; t\n    val ( &lt;+ ) : t -&gt; t -&gt; t\n    val ( &lt;+. ) : t -&gt; int -&gt; t\n    val ( &gt;+ ) : t -&gt; t -&gt; t\n    val ( &gt;+. ) : t -&gt; int -&gt; t\n    val ( &lt;=+ ) : t -&gt; t -&gt; t\n    val ( &lt;=+. ) : t -&gt; int -&gt; t\n    val ( &gt;=+ ) : t -&gt; t -&gt; t\n    val ( &gt;=+. ) : t -&gt; int -&gt; t\n    val to_string : t -&gt; string\n    val to_int : t -&gt; int\n    val to_sint : t -&gt; int\n    val to_int32 : t -&gt; int32\n    val to_sint32 : t -&gt; int32\n    val to_int64 : t -&gt; int64\n    val to_sint64 : t -&gt; int64\n    val to_bstr : t -&gt; string\n    val bits : t -&gt; t list\n    val wire : int -&gt; t\n    val wireof : t -&gt; t\n    val ( &lt;== ) : t -&gt; t -&gt; unit\n    val assign : t -&gt; t -&gt; unit\n    val input : string -&gt; int -&gt; t\n    val output : string -&gt; t -&gt; t\n    val clock : t\n    val reset : t\n    val clear : t\n    val enable : t\n    val repeat : t -&gt; int -&gt; t\n    val split : t -&gt; t * t\n    val sll : t -&gt; int -&gt; t\n    val srl : t -&gt; int -&gt; t\n    val sra : t -&gt; int -&gt; t\n    val log_shift : (t -&gt; int -&gt; t) -&gt; t -&gt; t -&gt; t\n    val uresize : t -&gt; int -&gt; t\n    val sresize : t -&gt; int -&gt; t\n    val ue : t -&gt; t\n    val se : t -&gt; t\n    val reduce : (t -&gt; t -&gt; t) -&gt; t list -&gt; t\n    val reverse : t -&gt; t\n    val mod_counter : int -&gt; t -&gt; t\n    val tree : int -&gt; ('a list -&gt; 'a) -&gt; 'a list -&gt; 'a\n    val binary_to_onehot : t -&gt; t\n    val onehot_to_binary : t -&gt; t\n    val srand : int -&gt; t\n    module type TypedMath =\n      sig\n        type v\n        val of_signal : t -&gt; v\n        val to_signal : v -&gt; t\n        val ( +: ) : v -&gt; v -&gt; v\n        val ( -: ) : v -&gt; v -&gt; v\n        val ( *: ) : v -&gt; v -&gt; v\n        val ( &lt;: ) : v -&gt; v -&gt; v\n        val ( &gt;: ) : v -&gt; v -&gt; v\n        val ( &lt;=: ) : v -&gt; v -&gt; v\n        val ( &gt;=: ) : v -&gt; v -&gt; v\n        val ( ==: ) : v -&gt; v -&gt; v\n        val ( &lt;&gt;: ) : v -&gt; v -&gt; v\n        val resize : v -&gt; int -&gt; v\n      end\n    module Unsigned :\n      sig\n        type v = HardCaml.Bits.Comb.IntbitsList.Unsigned.v\n        val of_signal : t -&gt; v\n        val to_signal : v -&gt; t\n        val ( +: ) : v -&gt; v -&gt; v\n        val ( -: ) : v -&gt; v -&gt; v\n        val ( *: ) : v -&gt; v -&gt; v\n        val ( &lt;: ) : v -&gt; v -&gt; v\n        val ( &gt;: ) : v -&gt; v -&gt; v\n        val ( &lt;=: ) : v -&gt; v -&gt; v\n        val ( &gt;=: ) : v -&gt; v -&gt; v\n        val ( ==: ) : v -&gt; v -&gt; v\n        val ( &lt;&gt;: ) : v -&gt; v -&gt; v\n        val resize : v -&gt; int -&gt; v\n      end\n    module Signed :\n      sig\n        type v = HardCaml.Bits.Comb.IntbitsList.Signed.v\n        val of_signal : t -&gt; v\n        val to_signal : v -&gt; t\n        val ( +: ) : v -&gt; v -&gt; v\n        val ( -: ) : v -&gt; v -&gt; v\n        val ( *: ) : v -&gt; v -&gt; v\n        val ( &lt;: ) : v -&gt; v -&gt; v\n        val ( &gt;: ) : v -&gt; v -&gt; v\n        val ( &lt;=: ) : v -&gt; v -&gt; v\n        val ( &gt;=: ) : v -&gt; v -&gt; v\n        val ( ==: ) : v -&gt; v -&gt; v\n        val ( &lt;&gt;: ) : v -&gt; v -&gt; v\n        val resize : v -&gt; int -&gt; v\n      end\n  end\n</pre>","output_type":"pyout","prompt_number":3,"metadata":{}},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">module Builder :\n  sig\n    val make :\n      string -&gt;\n      (HardCaml.Signal.Comb.t Up_down_counter_in.t -&gt;\n       HardCaml.Signal.Comb.t Up_down_counter_out.t) -&gt;\n      HardCaml.Circuit.t * B.t HardCaml.Cyclesim.Api.cyclesim *\n      B.t ref Up_down_counter_in.t * B.t ref Up_down_counter_out.t\n  end\n</pre>","output_type":"pyout","prompt_number":3,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The circuit interfaces have been plugged into the interface machinery from which we can build the simulator."},{"metadata":{},"input":"let circ,sim,i,o = Builder.make \"up_down_counter\" up_down_counter_if","cell_type":"code","prompt_number":4,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val circ : HardCaml.Circuit.t =\n  {HardCaml.Circuit.circ_name = &quot;up_down_counter&quot;; circ_id_to_sig = &lt;abstr&gt;;\n   circ_inputs =\n    [Signal_wire ({s_id = 37L; s_names = [&quot;down&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire\n      ({s_id = 39L; s_names = [&quot;clear&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 38L; s_names = [&quot;up&quot;]; s_width = 1; s_deps = []},\n      {contents = Signal_empty})];\n   circ_outputs =\n    [Signal_wire\n      ({s_id = 50L; s_names = [&quot;count&quot;]; s_width = 8; s_deps = []},\n      {contents =\n        Signal_reg\n         ({s_id = 44L; s_names = []; s_width = 8;\n           s_deps =\n            [Signal_wire\n              ({s_id = 41L; s_names = []; s_width = 8; s_deps = []},\n              {contents =\n                Signal_op\n                 ({s_id = 49L; s_names = []; s_width = 8;\n                   s_deps =\n                    [Signal_wire\n                      ({s_id = 38L; s_names = [&quot;up&quot;]; s_width = 1;\n                        s_deps = []},\n                      {contents = Signal_empty});\n                     Signal_op\n                      ({s_id = 46L; s_names = []; s_width = 8;\n                        s_deps =\n                         [Signal_reg\n                           ({s_id = 44L; s_names = []; s_width = 8;\n                             s_deps =\n                              [Signal_wire\n                                ({s_id = 41L; s_names = []; s_width = 8;\n                                  s_deps = []},\n                                {contents =\n                                  Signal_op\n                                   ({s_id = 49L; s_names = []; s_width = 8;\n                                     s_deps =\n                                      [Signal_wire\n                                        ({s_id = 38L; s_names = [&quot;up&quot;];\n                                          s_width = 1; s_deps = []},\n                                        {contents = Signal_empty});\n                                       Signal_op\n                                        ({s_id = 46L; s_names = [];\n                                          s_width = 8;\n                                          s_deps =\n                                           [Signal_reg\n                                             ({s_id = 44L; s_names = [];\n                                               s_width = 8;\n                                               s_deps =\n                                                [Signal_wire\n                                                  ({s_id = 41L; s_names = [];\n                                                    s_width = 8; s_deps = []},\n                                                  {contents =\n                                                    Signal_op\n                                                     ({s_id = 49L;\n                                                       s_names = [];\n                                                       s_width = 8;\n                                                       s_deps =\n                                                        [Signal_wire\n                                                          ({s_id = 38L;\n                                                            s_names = [&quot;up&quot;];\n                                                            s_width = 1;\n                                                            s_deps = []},\n                                                          {contents =\n                                                            Signal_empty});\n                                                         Signal_op\n                                                          ({s_id = 46L;\n                                                            s_names = [];\n                                                            s_width = 8;\n                                                            s_deps =\n                                                             [Signal_reg\n                                                               ({s_id = 44L;\n                                                                 s_names = [];\n                                                                 s_width = 8;\n                                                                 s_deps =\n                                                                  [Signal_wire\n                                                                    (\n                                                                    {s_id =\n                                                                    41L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    38L;\n                                                                    s_names =\n                                                                    [&quot;up&quot;];\n                                                                    s_width =\n                                                                    1;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_empty});\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    46L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_reg\n                                                                    ({s_id =\n                                                                    44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    41L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    38L;\n                                                                    s_names =\n                                                                    [&quot;up&quot;];\n                                                                    s_width =\n                                                                    1;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_empty});\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    46L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_reg\n                                                                    ({s_id =\n                                                                    44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    41L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    38L;\n                                                                    s_names =\n                                                                    [&quot;up&quot;];\n                                                                    s_width =\n                                                                    1;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_empty});\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    46L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_reg\n                                                                    ({s_id =\n                                                                    44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    41L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    49L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    38L;\n                                                                    s_names =\n                                                                    [&quot;up&quot;];\n                                                                    s_width =\n                                                                    1;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    =\n                                                                    Signal_empty});\n                                                                    Signal_op\n                                                                    ({s_id =\n                                                                    46L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_reg\n                                                                    ({s_id =\n                                                                    44L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    [Signal_wire\n                                                                    ({s_id =\n                                                                    41L;\n                                                                    s_names =\n                                                                    [];\n                                                                    s_width =\n                                                                    8;\n                                                                    s_deps =\n                                                                    []},\n                                                                    {contents\n                                                                    = ...});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...);\n                                                                    ...]},\n                                                                    ...)});\n                                                                   ...]},\n                                                               ...);\n                                                              ...]},\n                                                          ...);\n                                                         ...]},\n                                                     ...)});\n                                                 ...]},\n                                             ...);\n                                            ...]},\n                                        ...);\n                                       ...]},\n                                   ...)});\n                               ...]},\n                           ...);\n                          ...]},\n                      ...);\n                     ...]},\n                 ...)});\n             ...]},\n         ...)});\n     ...];\n   circ_fanout = ...; circ_fanin = ...}\nval sim : B.t HardCaml.Cyclesim.Api.cyclesim =\n  {HardCaml.Cyclesim.Api.sim_in_ports =\n    [(&quot;down&quot;, {contents = [0]}); (&quot;clear&quot;, {contents = [0]});\n     (&quot;clock&quot;, {contents = [0]}); (&quot;up&quot;, {contents = [0]})];\n   sim_out_ports = [(&quot;count&quot;, {contents = [0; 0; 0; 0; 0; 0; 0; 0]})];\n   sim_internal_ports = [(&quot;vdd&quot;, {contents = [0]})]; sim_reset = &lt;fun&gt;;\n   sim_cycle_comb = &lt;fun&gt;; sim_cycle = &lt;fun&gt;}\nval i : B.t ref Up_down_counter_in.t =\n  {Up_down_counter_in.clear = {contents = [0]}; up = {contents = [0]};\n   down = {contents = [0]}}\nval o : B.t ref Up_down_counter_out.t =\n  {Up_down_counter_out.count = {contents = [0; 0; 0; 0; 0; 0; 0; 0]}}\n</pre>","output_type":"pyout","prompt_number":4,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"We now have the circuit, simulator and ports.  Time to simulate."},{"metadata":{},"input":"module S = Cyclesim.Api\n\nlet test sim = \n    let open Up_down_counter_in in\n    let open Up_down_counter_out in\n    let cycle() = \n        S.cycle sim;\n        Printf.printf \"%i\\n\" (B.to_int !(o.count))\n    in\n    S.reset sim;\n    i.clear := B.vdd;\n    cycle();\n    i.clear := B.gnd;\n    i.up := B.vdd;\n    i.down := B.gnd;\n    cycle();\n    cycle();\n    cycle();\n    i.up := B.gnd;\n    i.down := B.vdd;\n    cycle();\n    i.up := B.vdd;\n    i.down := B.vdd;\n    cycle();\n    i.up := B.gnd;\n    i.down := B.vdd;\n    cycle();\n    cycle();\n    \n    Printf.printf \"done.\\n\"\n    ","cell_type":"code","prompt_number":5,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">module S :\n  sig\n    type 'a cyclesim =\n      'a HardCaml.Cyclesim.Api.cyclesim = {\n      sim_in_ports : (string * 'a ref) list;\n      sim_out_ports : (string * 'a ref) list;\n      sim_internal_ports : (string * 'a ref) list;\n      sim_reset : unit -&gt; unit;\n      sim_cycle_comb : unit -&gt; unit;\n      sim_cycle : unit -&gt; unit;\n    }\n    val cycle : 'a cyclesim -&gt; unit\n    val cycle_comb : 'a cyclesim -&gt; unit\n    val reset : 'a cyclesim -&gt; unit\n    val in_port : 'a cyclesim -&gt; string -&gt; 'a ref\n    val out_port : 'a cyclesim -&gt; string -&gt; 'a ref\n    val internal_port : 'a cyclesim -&gt; string -&gt; 'a ref\n    val in_ports : 'a cyclesim -&gt; (string * 'a ref) list\n    val out_ports : 'a cyclesim -&gt; (string * 'a ref) list\n    val internal_ports : 'a cyclesim -&gt; (string * 'a ref) list\n  end\n</pre>","output_type":"pyout","prompt_number":5,"metadata":{}},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val test : 'a S.cyclesim -&gt; unit = &lt;fun&gt;\n</pre>","output_type":"pyout","prompt_number":5,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"test sim","cell_type":"code","prompt_number":6,"outputs":[{"text":"0\n","output_type":"stream","stream":"stdout"},{"text":"0\n","output_type":"stream","stream":"stdout"},{"text":"1\n","output_type":"stream","stream":"stdout"},{"text":"2\n","output_type":"stream","stream":"stdout"},{"text":"3\n","output_type":"stream","stream":"stdout"},{"text":"2\n","output_type":"stream","stream":"stdout"},{"text":"2\n","output_type":"stream","stream":"stdout"},{"text":"1\n","output_type":"stream","stream":"stdout"},{"text":"done.\n","output_type":"stream","stream":"stdout"},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : unit = ()\n</pre>","output_type":"pyout","prompt_number":6,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Printing a trace is all fine and dandy.  But we can do better."},{"metadata":{},"input":"(* a bit of plumbing...get round a js-of-ocaml bug *)\nCamlp4_config.current_input_file := \"simulation.ipynb\"","cell_type":"code","prompt_number":7,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : unit = ()\n</pre>","output_type":"pyout","prompt_number":7,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"(* theres a div in a cell below which we intend to render to *)\nlet div = Js.Opt.get (Dom_html.document##getElementById(Js.string \"waves\")) \n    (fun () -> raise Not_found)\n    \nlet sim, wave = HardCaml_wave.Wave.wrap sim ","cell_type":"code","prompt_number":24,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val div : Dom_html.element Js.t = &lt;abstr&gt;\n</pre>","output_type":"pyout","prompt_number":24,"metadata":{}},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">val sim : HardCaml_wave.Wave.B.t HardCaml.Cyclesim.Api.cyclesim =\n  {HardCaml.Cyclesim.Api.sim_in_ports =\n    [(&quot;down&quot;, {contents = [1]}); (&quot;clear&quot;, {contents = [0]});\n     (&quot;clock&quot;, {contents = [0]}); (&quot;up&quot;, {contents = [0]})];\n   sim_out_ports = [(&quot;count&quot;, {contents = [0; 0; 0; 0; 0; 0; 0; 1]})];\n   sim_internal_ports = [(&quot;vdd&quot;, {contents = [1]})]; sim_reset = &lt;fun&gt;;\n   sim_cycle_comb = &lt;fun&gt;; sim_cycle = &lt;fun&gt;}\nval wave : HardCaml_wave.Wave.wave array =\n  [|{HardCaml_wave.Wave.name = &quot;down&quot;; nbits = 1;\n     data = {HardCaml_wave.Wave.len = 0; data = [||]}};\n    {HardCaml_wave.Wave.name = &quot;clear&quot;; nbits = 1;\n     data = {HardCaml_wave.Wave.len = 0; data = [||]}};\n    {HardCaml_wave.Wave.name = &quot;clock&quot;; nbits = 1;\n     data = {HardCaml_wave.Wave.len = 0; data = [||]}};\n    {HardCaml_wave.Wave.name = &quot;up&quot;; nbits = 1;\n     data = {HardCaml_wave.Wave.len = 0; data = [||]}};\n    {HardCaml_wave.Wave.name = &quot;count&quot;; nbits = 8;\n     data = {HardCaml_wave.Wave.len = 0; data = [||]}}|]\n</pre>","output_type":"pyout","prompt_number":24,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"test sim","cell_type":"code","prompt_number":25,"outputs":[{"text":"0\n","output_type":"stream","stream":"stdout"},{"text":"0\n","output_type":"stream","stream":"stdout"},{"text":"1\n","output_type":"stream","stream":"stdout"},{"text":"2\n","output_type":"stream","stream":"stdout"},{"text":"3\n","output_type":"stream","stream":"stdout"},{"text":"2\n","output_type":"stream","stream":"stdout"},{"text":"2\n","output_type":"stream","stream":"stdout"},{"text":"1\n","output_type":"stream","stream":"stdout"},{"text":"done.\n","output_type":"stream","stream":"stdout"},{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : unit = ()\n</pre>","output_type":"pyout","prompt_number":25,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"HardCaml_wave.Wave_gui.mk_wave_table div 400 20 wave","cell_type":"code","prompt_number":26,"outputs":[{"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" \nonclick=\"\nif (this.style.maxHeight === 'none') \n    this.style.maxHeight = '100px';\nelse\n    this.style.maxHeight = 'none'; \n\">- : unit = ()\n</pre>","output_type":"pyout","prompt_number":26,"metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"<div id=\"waves\"></div>"},{"metadata":{},"cell_type":"heading","source":"Interfaces","level":2},{"metadata":{},"cell_type":"markdown","source":"HardCaml can be used without interfaces, though it does require some extra work.  The main issue is this; when I write something like\n\n```ocaml\nlet up_down_counter clear up down = ...\n```\n\nin my head I know what the interface looks like, but from HardCaml's point of view those useful names don't really exist.  When you need to manipulate the interface to a circuit (both in simulation and when writing our RTL) you need some way to get those names back and this is done with strings.\n\n```ocaml\nlet up = input \"up\" 1 in\nlet down = input \"down\" 1 in\nlet count = up_down_counter ... in\nlet count = output \"count\" count in\n...\n```\n\nthe whole reason we need inputs and output is precisely to associate names to the signals.\n\nWhen working with the low level simulator APIs we have a similar issue.\n\n```\nlet sim = ....\nlet up = S.find_in_port sim \"up\" in\nlet count = S.find_out_port sim \"down\" in\n```\n\nFor small examples it isn't too bad but after a while it becomes annoying.\n\nFor the price of defining interfaces and wrapping your circuits with them this can be done automatically."},{"metadata":{},"input":"","cell_type":"code","outputs":[],"language":"python","collapsed":false}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}