`timescale 1ns / 1ps
module NAND_GATE(
    input A,
    input B,
    output C
    );
    assign C= ~(A&B);
endmodule



module TB_NAND;
reg A,B;
wire C;
NAND_GATE TB(.A(A), .B(B), .C(C));
initial begin
A=1'b0;B=1'b0;
#10 A=1'b0;B=1'b1;
#10 A=1'b1;B=1'b0;
#10 A=1'b1;B=1'b1;
#10
$finish;
end 
endmodule
