Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 08:41:44 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_89/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.088        0.000                      0                 3009        0.011        0.000                      0                 3009        2.148        0.000                       0                  3010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.423}        4.846           206.356         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.088        0.000                      0                 3009        0.011        0.000                      0                 3009        2.148        0.000                       0                  3010  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 genblk1[16].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.423ns period=4.846ns})
  Destination:            reg_out/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.423ns period=4.846ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.846ns  (vclock rise@4.846ns - vclock rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.758ns (35.048%)  route 3.258ns (64.952%))
  Logic Levels:           19  (CARRY8=11 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 6.958 - 4.846 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.247ns (routing 0.171ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.155ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3009, routed)        1.247     2.208    genblk1[16].reg_in/CLK
    SLICE_X122Y466       FDRE                                         r  genblk1[16].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y466       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.287 f  genblk1[16].reg_in/reg_out_reg[2]/Q
                         net (fo=9, routed)           0.206     2.493    genblk1[16].reg_in/Q[2]
    SLICE_X123Y466       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     2.544 r  genblk1[16].reg_in/reg_out[0]_i_1122/O
                         net (fo=11, routed)          0.111     2.655    conv/mul04/reg_out_reg[0]_i_385_0
    SLICE_X123Y466       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     2.779 r  conv/mul04/reg_out[0]_i_714/O
                         net (fo=1, routed)           0.361     3.140    conv/add000183/reg_out_reg[0]_i_168_0[7]
    SLICE_X121Y465       CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053     3.193 r  conv/add000183/reg_out_reg[0]_i_385/CO[7]
                         net (fo=1, routed)           0.026     3.219    conv/add000183/reg_out_reg[0]_i_385_n_0
    SLICE_X121Y466       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.295 r  conv/add000183/reg_out_reg[0]_i_805/O[1]
                         net (fo=2, routed)           0.515     3.810    conv/add000183/reg_out_reg[0]_i_805_n_14
    SLICE_X123Y465       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     3.996 r  conv/add000183/reg_out_reg[0]_i_512/O[5]
                         net (fo=1, routed)           0.364     4.360    conv/add000183/reg_out_reg[0]_i_512_n_10
    SLICE_X121Y461       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.399 r  conv/add000183/reg_out[0]_i_245/O
                         net (fo=1, routed)           0.015     4.414    conv/add000183/reg_out[0]_i_245_n_0
    SLICE_X121Y461       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.531 r  conv/add000183/reg_out_reg[0]_i_107/CO[7]
                         net (fo=1, routed)           0.026     4.557    conv/add000183/reg_out_reg[0]_i_107_n_0
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.613 r  conv/add000183/reg_out_reg[23]_i_64/O[0]
                         net (fo=2, routed)           0.474     5.087    conv/add000183/reg_out_reg[23]_i_64_n_15
    SLICE_X126Y458       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.137 r  conv/add000183/reg_out[23]_i_67/O
                         net (fo=1, routed)           0.009     5.146    conv/add000183/reg_out[23]_i_67_n_0
    SLICE_X126Y458       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     5.209 r  conv/add000183/reg_out_reg[23]_i_39/O[0]
                         net (fo=2, routed)           0.178     5.387    conv/add000183/reg_out_reg[23]_i_39_n_15
    SLICE_X126Y454       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.423 r  conv/add000183/reg_out[23]_i_44/O
                         net (fo=1, routed)           0.010     5.433    conv/add000183/reg_out[23]_i_44_n_0
    SLICE_X126Y454       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.548 r  conv/add000183/reg_out_reg[23]_i_24/CO[7]
                         net (fo=1, routed)           0.026     5.574    conv/add000183/reg_out_reg[23]_i_24_n_0
    SLICE_X126Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.630 r  conv/add000183/reg_out_reg[23]_i_19/O[0]
                         net (fo=2, routed)           0.280     5.910    conv/add000183/reg_out_reg[23]_i_19_n_15
    SLICE_X128Y452       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     5.945 r  conv/add000183/reg_out[23]_i_23/O
                         net (fo=1, routed)           0.009     5.954    conv/add000183/reg_out[23]_i_23_n_0
    SLICE_X128Y452       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     6.017 r  conv/add000183/reg_out_reg[23]_i_10/O[0]
                         net (fo=2, routed)           0.184     6.201    conv/add000183/reg_out_reg[23]_i_10_n_15
    SLICE_X128Y455       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.325 r  conv/add000183/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.009     6.334    conv/add000183/reg_out[23]_i_16_n_0
    SLICE_X128Y455       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.534 r  conv/add000183/reg_out_reg[23]_i_3/O[4]
                         net (fo=2, routed)           0.405     6.939    conv/add000184/tmp07[0]_54[19]
    SLICE_X127Y467       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.990 r  conv/add000184/reg_out[23]_i_6/O
                         net (fo=1, routed)           0.025     7.015    conv/add000184/reg_out[23]_i_6_n_0
    SLICE_X127Y467       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     7.199 r  conv/add000184/reg_out_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.025     7.224    reg_out/D[22]
    SLICE_X127Y467       FDRE                                         r  reg_out/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.846     4.846 r  
    AR14                                              0.000     4.846 r  clk (IN)
                         net (fo=0)                   0.000     4.846    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.205 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.205    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.205 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.492    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.516 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3009, routed)        1.442     6.958    reg_out/CLK
    SLICE_X127Y467       FDRE                                         r  reg_out/reg_out_reg[22]/C
                         clock pessimism              0.364     7.322    
                         clock uncertainty           -0.035     7.287    
    SLICE_X127Y467       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.312    reg_out/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  0.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[45].z_reg[45][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.423ns period=4.846ns})
  Destination:            genblk1[45].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.423ns period=4.846ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.059ns (52.212%)  route 0.054ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.090ns (routing 0.155ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.171ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3009, routed)        1.090     1.760    demux/CLK
    SLICE_X128Y459       FDRE                                         r  demux/genblk1[45].z_reg[45][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y459       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.819 r  demux/genblk1[45].z_reg[45][5]/Q
                         net (fo=1, routed)           0.054     1.873    genblk1[45].reg_in/D[5]
    SLICE_X128Y460       FDRE                                         r  genblk1[45].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3009, routed)        1.257     2.218    genblk1[45].reg_in/CLK
    SLICE_X128Y460       FDRE                                         r  genblk1[45].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.416     1.803    
    SLICE_X128Y460       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.863    genblk1[45].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.423 }
Period(ns):         4.846
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.846       3.556      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.423       2.148      SLICE_X131Y489  demux/genblk1[321].z_reg[321][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.423       2.148      SLICE_X125Y448  genblk1[105].reg_in/reg_out_reg[3]/C



