

================================================================
== Vitis HLS Report for 'Loop_Loop3_proc'
================================================================
* Date:           Sun Oct 22 02:36:53 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol5 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  14.00 ns|  7.006 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.462 us|  0.462 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop3   |       32|       32|         2|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 4 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 8 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %k_1" [./source/lab4_z2.cpp:15]   --->   Operation 9 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.44ns)   --->   "%icmp_ln15 = icmp_eq  i5 %k_1, i5 16" [./source/lab4_z2.cpp:15]   --->   Operation 10 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.86ns)   --->   "%add_ln15 = add i5 %k_1, i5 1" [./source/lab4_z2.cpp:15]   --->   Operation 12 'add' 'add_ln15' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void, void %.split3.exitStub" [./source/lab4_z2.cpp:15]   --->   Operation 13 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tempA2_addr = getelementptr i32 %tempA2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 14 'getelementptr' 'tempA2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.15ns)   --->   "%tempA2_load = load i4 %tempA2_addr" [./source/lab4_z2.cpp:17]   --->   Operation 15 'load' 'tempA2_load' <Predicate = (!icmp_ln15)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 16 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.61>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z2.cpp:17]   --->   Operation 18 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (2.15ns)   --->   "%tempA2_load = load i4 %tempA2_addr" [./source/lab4_z2.cpp:17]   --->   Operation 19 'load' 'tempA2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%shl_ln17 = shl i32 %tempA2_load, i32 5" [./source/lab4_z2.cpp:17]   --->   Operation 20 'shl' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %tempA2_load, i32 %shl_ln17" [./source/lab4_z2.cpp:17]   --->   Operation 21 'add' 'add_ln17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 22 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.15ns)   --->   "%store_ln17 = store i32 %add_ln17, i4 %data_out2_addr" [./source/lab4_z2.cpp:17]   --->   Operation 23 'store' 'store_ln17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split2" [./source/lab4_z2.cpp:15]   --->   Operation 24 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('k') [3]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'k' [5]  (1.61 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'load' operation ('k', ./source/lab4_z2.cpp:15) on local variable 'k' [8]  (0 ns)
	'add' operation ('add_ln15', ./source/lab4_z2.cpp:15) [12]  (1.86 ns)
	'store' operation ('store_ln15', ./source/lab4_z2.cpp:15) of variable 'add_ln15', ./source/lab4_z2.cpp:15 on local variable 'k' [22]  (1.61 ns)

 <State 3>: 7.01ns
The critical path consists of the following:
	'load' operation ('tempA2_load', ./source/lab4_z2.cpp:17) on array 'tempA2' [17]  (2.15 ns)
	'add' operation ('add_ln17', ./source/lab4_z2.cpp:17) [19]  (2.7 ns)
	'store' operation ('store_ln17', ./source/lab4_z2.cpp:17) of variable 'add_ln17', ./source/lab4_z2.cpp:17 on array 'data_out2' [21]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
