<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: verilog_gen.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_a615d2220b65b8ff56ae0df8c317ca3a.html">verilog-out</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">verilog_gen.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="verilog__gen_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef ILANG_VERILOG_OUT_VERILOG_GEN_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define ILANG_VERILOG_OUT_VERILOG_GEN_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="instr__lvl__abs_8h.html">ilang/ila/instr_lvl_abs.h</a>&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;z3++.h&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">typedef</span> ExprHash VerilogGenHash;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>VlgSglTgtGen;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>VlgVerifTgtGen;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>IntefaceDirectiveRecorder;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>TestVerilogExport;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html">   32</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// --------------------- TYPE DEFINITIONS ---------------------------- //</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ae319b657ff8751d28546ba88b2f2a1cd">   36</a></span>&#160;<span class="comment"></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_generator_base.html#ae319b657ff8751d28546ba88b2f2a1cd">TestVerilogExport</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a6152f5865dc8c38a1aac0b4b7c7b7570">   38</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classilang_1_1_vlg_sgl_tgt_gen.html">VlgSglTgtGen</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aa9a9e179ed7920022597eab981398555">   41</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classilang_1_1_inteface_directive_recorder.html">IntefaceDirectiveRecorder</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">   43</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#abda374bbde346e9e08859077395cc69a">   45</a></span>&#160;    std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#abda374bbde346e9e08859077395cc69a">raddr</a>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a401512ca011ac9aadb5ea50eed817fd8">   47</a></span>&#160;    std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a401512ca011ac9aadb5ea50eed817fd8">rdata</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a457a0b0a278c203337f5bb86ca04f421">   49</a></span>&#160;    std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a457a0b0a278c203337f5bb86ca04f421">ren</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  } <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">rport_t</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">   52</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1wport__t.html#a2f37c7373dc1ec3bd69d771cf2e62ab1">   54</a></span>&#160;    std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html#a2f37c7373dc1ec3bd69d771cf2e62ab1">waddr</a>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1wport__t.html#adc17c1094ca38577944e9ae20b3df1d1">   56</a></span>&#160;    std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html#adc17c1094ca38577944e9ae20b3df1d1">wdata</a>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1wport__t.html#a0fb06b005873f483e97a5bd9e704d760">   58</a></span>&#160;    std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html#a0fb06b005873f483e97a5bd9e704d760">wen</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  } <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">wport_t</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">   62</a></span>&#160;  <span class="keyword">typedef</span> std::string <a class="code" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">vlg_name_t</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">   64</a></span>&#160;  <span class="keyword">typedef</span> std::string <a class="code" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">vlg_stmt_t</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aefdb5f00b10bc8dc8cb0ce61b52603a0">   66</a></span>&#160;  <span class="keyword">typedef</span> std::string <a class="code" href="classilang_1_1_verilog_generator_base.html#aefdb5f00b10bc8dc8cb0ce61b52603a0">vlg_addr_t</a>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#afb633acf9cd6f4e325f68e37e28a9727">   68</a></span>&#160;  <span class="keyword">typedef</span> std::string <a class="code" href="classilang_1_1_verilog_generator_base.html#afb633acf9cd6f4e325f68e37e28a9727">vlg_data_t</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">   70</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_name_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">vlg_stmts_t</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">   72</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_name_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">vlg_names_t</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">   74</a></span>&#160;  <span class="keyword">typedef</span> std::pair&lt;vlg_name_t, int&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">vlg_sig_t</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">   76</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_sig_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">vlg_sigs_t</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">   78</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;vlg_name_t, int&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">vlg_sigs_map_t</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a51a9c3d4ed86f898f0f43d2ed7039f96">   80</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;vlg_name_t, bool&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a51a9c3d4ed86f898f0f43d2ed7039f96">vlg_sig_keep_t</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a7bde0d7397441af81d2e0eda13b92163">   82</a></span>&#160;  <span class="keyword">typedef</span> std::set&lt;vlg_sig_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a7bde0d7397441af81d2e0eda13b92163">vlg_sigs_set_t</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a5091b35fdd4f7da0f7b59466a0afea8b">   84</a></span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;vlg_stmt_t, vlg_stmt_t, vlg_stmt_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a5091b35fdd4f7da0f7b59466a0afea8b">vlg_ite_stmt_t</a>;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">   86</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_ite_stmt_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">vlg_ite_stmts_t</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;vlg_name_t, int, int&gt;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">   89</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">vlg_mem_t</a>; <span class="comment">// name addr_width data_width</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">   91</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> std::map&lt;vlg_name_t, vlg_mem_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">vlg_mems_rec_t</a>;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">   93</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">mem_write_entry_t</a> {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> addr;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> data;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  };</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">   98</a></span>&#160;  <span class="keyword">typedef</span> std::list&lt;mem_write_entry_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">mem_write_entry_list_t</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a2c8aa35c0747a7f9cd9753b62dd67ccd">  100</a></span>&#160;  <span class="keyword">typedef</span> std::list&lt;mem_write_entry_list_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a2c8aa35c0747a7f9cd9753b62dd67ccd">mem_write_entry_list_stack_t</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">  102</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">mem_write_t</a> {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> cond;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    mem_write_entry_list_t writes;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  };</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">  107</a></span>&#160;  <span class="keyword">typedef</span> std::list&lt;mem_write_t&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">mem_write_list_t</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">  110</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">function_app_t</a> {</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#a6913d011bd059f573f4876d25a819ce4">  112</a></span>&#160;    std::vector&lt;vlg_sig_t&gt; <a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#a6913d011bd059f573f4876d25a819ce4">args</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae0d8e49cf445fb92c10ae9afb33f32e4">  114</a></span>&#160;    <span class="keyword">const</span> vlg_sig_t <a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae0d8e49cf445fb92c10ae9afb33f32e4">result</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae92fbb8af68200e154aab11a88a7b043">  116</a></span>&#160;    <span class="keyword">const</span> std::string <a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae92fbb8af68200e154aab11a88a7b043">func_name</a>;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#a995a52e4ed38b7949fd4139755a4c3e0">  118</a></span>&#160;    <a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#a995a52e4ed38b7949fd4139755a4c3e0">function_app_t</a>(<span class="keyword">const</span> vlg_sig_t&amp; res, <span class="keyword">const</span> std::string fn)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        : result(res), func_name(fn) {}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  }; <span class="comment">// struct function_app_t</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keyword">typedef</span> std::vector&lt;function_app_t&gt; function_app_vec_t;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#acb2f41e42b2cea77796abc841f806307">  124</a></span>&#160;  <span class="keyword">typedef</span> std::unordered_map&lt;const ExprPtr, vlg_name_t, VerilogGenHash&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#acb2f41e42b2cea77796abc841f806307">ExprMap</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// VerilogGen Configure</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">  128</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a> {</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#ae0ce7a3376b12535b6c9f6db2e6d6431">  131</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#ae0ce7a3376b12535b6c9f6db2e6d6431">extMem</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5e10357d8ac3f35eb325bf2990d4bab6">  133</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5e10357d8ac3f35eb325bf2990d4bab6">funcOption</a> { Internal, External } fcOpt;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acb5d2d3d4601548fdb7886dfe97ba57b">  135</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acb5d2d3d4601548fdb7886dfe97ba57b">start_signal</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5c8050147905068289a5de872ddcef06">  137</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5c8050147905068289a5de872ddcef06">pass_node_name</a>;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acc1dfd0b55bf3919b11f3c722fae818a">  139</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acc1dfd0b55bf3919b11f3c722fae818a">reg_random_init</a>; <span class="comment">// this is also to avoid Yosys optimization</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#ac8f67fefea5711811d80c3350ec5a202">  143</a></span>&#160;    <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#ac8f67fefea5711811d80c3350ec5a202">VlgGenConfig</a>( <span class="comment">// provide the default settings</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordtype">bool</span> ExternalMem = <span class="keyword">false</span>, <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5e10357d8ac3f35eb325bf2990d4bab6">funcOption</a> funcOpt = funcOption::Internal,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordtype">bool</span> gen_start = <span class="keyword">false</span>, <span class="keywordtype">bool</span> pass_name = <span class="keyword">false</span>, <span class="keywordtype">bool</span> rand_init = <span class="keyword">false</span>)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        : extMem(ExternalMem), fcOpt(funcOpt), start_signal(gen_start),</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;          pass_node_name(pass_name), reg_random_init(rand_init) {}</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a921b4da79ee9fba59af8089d69eccefb">  149</a></span>&#160;    <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a921b4da79ee9fba59af8089d69eccefb">VlgGenConfig</a>(<span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>&amp; c, <span class="keywordtype">bool</span> ExternalMem, <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5e10357d8ac3f35eb325bf2990d4bab6">funcOption</a> funcOpt,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                 <span class="keywordtype">bool</span> gen_start, <span class="keywordtype">bool</span> rand_init)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        : extMem(ExternalMem), fcOpt(funcOpt), start_signal(gen_start),</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;          pass_node_name(c.pass_node_name), reg_random_init(rand_init) {}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// set other fields if there are such need (?)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  };</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// --------------------- HELPER for DEBUG PURPOSE ----------------------------</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; <a class="code" href="namespaceilang.html#ae28e98c027804fa9307f199552870e86">operator&lt;&lt;</a>(std::ostream&amp; out,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">mem_write_entry_t</a>&amp; mwe);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                  <span class="keyword">const</span> mem_write_entry_list_t&amp; mwel);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                  <span class="keyword">const</span> mem_write_entry_list_stack_t&amp; mwel);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out, <span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">mem_write_t</a>&amp; mw);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                  <span class="keyword">const</span> mem_write_list_t&amp; mwl);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// --------------------- Verilog  related ---------------------------- //</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#abc9a8f45cd1dc92d654966116118af68">  172</a></span>&#160;<span class="comment"></span>  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#abc9a8f45cd1dc92d654966116118af68">moduleName</a>;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a2f8a638781e449be587d44c4d5e95c13">  174</a></span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a2f8a638781e449be587d44c4d5e95c13">clkName</a>;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#acc9ecfe16807d8feaf495e3282e434aa">  176</a></span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#acc9ecfe16807d8feaf495e3282e434aa">rstName</a>;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a044b3b34522c9ac688a3b4d277748658">  179</a></span>&#160;  vlg_names_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a044b3b34522c9ac688a3b4d277748658">decodeNames</a>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a91cb8b4994d18b6a2ee148c52128114f">  182</a></span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a91cb8b4994d18b6a2ee148c52128114f">validName</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a53d4242a4e9da84e4d3812e154f0d7e7">  184</a></span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a53d4242a4e9da84e4d3812e154f0d7e7">startName</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aed73af81a18a13be0dac998714562be8">  190</a></span>&#160;  vlg_sig_t <a class="code" href="classilang_1_1_verilog_generator_base.html#aed73af81a18a13be0dac998714562be8">grantAccName</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a4dbf79d0163ed950eace2bf7d8be02e9">  192</a></span>&#160;  vlg_sig_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a4dbf79d0163ed950eace2bf7d8be02e9">decodeAccName</a>;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#afb6e79913d4f49093e5d8743254b11b8">  194</a></span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#afb6e79913d4f49093e5d8743254b11b8">counterName</a>;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ad44273436949a9f45653c545eb10b001">  196</a></span>&#160;  vlg_sigs_map_t <a class="code" href="classilang_1_1_verilog_generator_base.html#ad44273436949a9f45653c545eb10b001">inputs</a>;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ac9d3fb525da9828ad82b4e3dfed3d2c0">  198</a></span>&#160;  vlg_sigs_map_t <a class="code" href="classilang_1_1_verilog_generator_base.html#ac9d3fb525da9828ad82b4e3dfed3d2c0">outputs</a>;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a908062dba87f562aa37c5a7fb3e955db">  200</a></span>&#160;  vlg_sigs_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a908062dba87f562aa37c5a7fb3e955db">mem_i</a>;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a3ce1bcd9f998f1a8e7eda897505b057d">  202</a></span>&#160;  vlg_sigs_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a3ce1bcd9f998f1a8e7eda897505b057d">mem_o</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a5cc89798c9cb045aa7e559ac0b01d1d9">  204</a></span>&#160;  vlg_sigs_map_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a5cc89798c9cb045aa7e559ac0b01d1d9">wires</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a603cbfbda0d88c8d307f644f8233e7c7">  206</a></span>&#160;  vlg_sig_keep_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a603cbfbda0d88c8d307f644f8233e7c7">wires_keep</a>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ac9e8c6eb0fe350f1c944a8ed60fe9ba6">  208</a></span>&#160;  vlg_sigs_t <a class="code" href="classilang_1_1_verilog_generator_base.html#ac9e8c6eb0fe350f1c944a8ed60fe9ba6">regs</a>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a9c0ff45ed302754e72d09312c4de70ae">  210</a></span>&#160;  vlg_mems_rec_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a9c0ff45ed302754e72d09312c4de70ae">mems_internal</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a2b74ac0888f20b737f68b17a13db0e3d">  212</a></span>&#160;  vlg_mems_rec_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a2b74ac0888f20b737f68b17a13db0e3d">mems_external</a>;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a0ea552f4ef03c80cdf12b2d9efdfe1ce">  215</a></span>&#160;  vlg_stmts_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a0ea552f4ef03c80cdf12b2d9efdfe1ce">init_stmts</a>;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a2b4b38913c9c551e0bcd447ed31a5f6a">  218</a></span>&#160;  vlg_stmts_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a2b4b38913c9c551e0bcd447ed31a5f6a">init_assumpts</a>;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ace74859e342301d96cf8c20088f678fd">  220</a></span>&#160;  vlg_stmts_t <a class="code" href="classilang_1_1_verilog_generator_base.html#ace74859e342301d96cf8c20088f678fd">statements</a>;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ad9e8de23a2e817991aab0188f5f6c100">  222</a></span>&#160;  vlg_stmts_t <a class="code" href="classilang_1_1_verilog_generator_base.html#ad9e8de23a2e817991aab0188f5f6c100">always_stmts</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  vlg_ite_stmts_t</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#abf6e74eb0845a6a78947fbcb7ffa324d">  226</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_generator_base.html#abf6e74eb0845a6a78947fbcb7ffa324d">ite_stmts</a>; <span class="comment">// this stmt is only used in sequential always block</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aed9b0c20c2ebc4ae02a95a91a70038bc">  228</a></span>&#160;<span class="comment"></span>  vlg_stmt_t <a class="code" href="classilang_1_1_verilog_generator_base.html#aed9b0c20c2ebc4ae02a95a91a70038bc">preheader</a>;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#adc389672a10e85e1e5487db5079a2783">  230</a></span>&#160;  ExprMap <a class="code" href="classilang_1_1_verilog_generator_base.html#adc389672a10e85e1e5487db5079a2783">nmap</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a7ef52746089e42ccd3ba65586a9285b4">  233</a></span>&#160;  mem_write_list_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a7ef52746089e42ccd3ba65586a9285b4">current_writes</a>;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#af96822de32c21627040162172b623dae">  236</a></span>&#160;  mem_write_list_t <a class="code" href="classilang_1_1_verilog_generator_base.html#af96822de32c21627040162172b623dae">past_writes</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ad2d8cd65f64a0f5e951bec780460fb99">  239</a></span>&#160;  vlg_sigs_set_t <a class="code" href="classilang_1_1_verilog_generator_base.html#ad2d8cd65f64a0f5e951bec780460fb99">all_valid_names</a>;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ac2b20a866289d0c75a9a77d31b52836a">  242</a></span>&#160;  std::map&lt;std::string, std::map&lt;unsigned, rport_t&gt;&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#ac2b20a866289d0c75a9a77d31b52836a">ila_rports</a>;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aae32947bd06b778f008d7618426b70f6">  244</a></span>&#160;  std::map&lt;std::string, std::map&lt;unsigned, wport_t&gt;&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#aae32947bd06b778f008d7618426b70f6">ila_wports</a>;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#aa7e9afc03e6fd91d407a3cce81e8b058">  246</a></span>&#160;  function_app_vec_t <a class="code" href="classilang_1_1_verilog_generator_base.html#aa7e9afc03e6fd91d407a3cce81e8b058">ila_func_app</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a0e3c9b3920ff186f3971eaba429abe2d">check_reserved_name</a>(<span class="keyword">const</span> vlg_name_t&amp; n) <span class="keyword">const</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">int</span> <span class="keyword">static</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#ab2e3fe28d22be423617555b1a9b87b7c">get_width</a>(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; n);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  std::string <span class="keyword">static</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#ad24620b592b14a4e3838917fe2b3b2cb">WidthToRange</a>(<span class="keywordtype">int</span> w);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a68cec334e8acfab9ecd0abbbc1104e81">new_id</a>();</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a68cec334e8acfab9ecd0abbbc1104e81">new_id</a>(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keyword">static</span> vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a3a0669b1e538a7721db6a42d2411e238">sanitizeName</a>(<span class="keyword">const</span> vlg_name_t&amp; n);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">static</span> vlg_name_t <a class="code" href="classilang_1_1_verilog_generator_base.html#a3a0669b1e538a7721db6a42d2411e238">sanitizeName</a>(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; n);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ad0257c355b9aeb95af736afcc2056c67">  270</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#ad0257c355b9aeb95af736afcc2056c67">idCounter</a>;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a7ee9ccdc6817719d27169fd1a5482186">  272</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a> <a class="code" href="classilang_1_1_verilog_generator_base.html#a7ee9ccdc6817719d27169fd1a5482186">cfg_</a>;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#a79b578cee1b98824edf1334e36589ff7">  274</a></span>&#160;  std::map&lt;std::string, std::string&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#a79b578cee1b98824edf1334e36589ff7">reference_name_set</a>;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator_base.html#ad95fa09d2d20102783199cf9d2e65036">  277</a></span>&#160;  std::set&lt;FuncPtr&gt; <a class="code" href="classilang_1_1_verilog_generator_base.html#ad95fa09d2d20102783199cf9d2e65036">func_ptr_set</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a9e619dad32c8ddb72c7ad81ce4853a4e">add_input</a>(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a0b228500e9255e0429e00dff579ff59b">add_output</a>(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a95b6d6ce2347809d785a8a86e12d1f84">add_wire</a>(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w, <span class="keywordtype">bool</span> keep = <span class="keyword">false</span>);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a6bff7919b3ffe43fbf8bba1c7b8d39ee">add_reg</a>(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#af22f3a63624681eb137745c58c7ce1b5">add_stmt</a>(<span class="keyword">const</span> vlg_stmt_t&amp; s);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#afc5308b041904689a68bcbfe91e95e12">add_assign_stmt</a>(<span class="keyword">const</span> vlg_name_t&amp; l, <span class="keyword">const</span> vlg_name_t&amp; r);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#aa7ef4601e583eb0918db036d13f4e326">add_always_stmt</a>(<span class="keyword">const</span> vlg_stmt_t&amp; s);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#adbe6508bebde366b7a8f42ceeee4933d">add_init_stmt</a>(<span class="keyword">const</span> vlg_stmt_t&amp; s);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a09accba3c031ddfe375ea86bb4f7e9f6">add_ite_stmt</a>(<span class="keyword">const</span> vlg_stmt_t&amp; cond, <span class="keyword">const</span> vlg_stmt_t&amp; tstmt,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                    <span class="keyword">const</span> vlg_stmt_t&amp; fstmt);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#aba2bce5b3519baa797ce9fdb65ea28fe">add_internal_mem</a>(<span class="keyword">const</span> vlg_name_t&amp; mem_name, <span class="keywordtype">int</span> addr_width,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                        <span class="keywordtype">int</span> data_width);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a26ee68ee840992239d116613346210eb">add_external_mem</a>(<span class="keyword">const</span> vlg_name_t&amp; mem_name, <span class="keywordtype">int</span> addr_width,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                        <span class="keywordtype">int</span> data_width);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#ade26838e1521895dda3749382160800a">add_preheader</a>(<span class="keyword">const</span> vlg_stmt_t&amp; stmt);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_generator_base.html#a4e6f47c16d7f1ad45540189a5c764133">VerilogGeneratorBase</a>(<span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>&amp; config = <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>(),</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                       <span class="keyword">const</span> std::string&amp; modName = <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                       <span class="keyword">const</span> std::string&amp; clk = <span class="stringliteral">&quot;clk&quot;</span>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                       <span class="keyword">const</span> std::string&amp; rst = <span class="stringliteral">&quot;rst&quot;</span>);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a5f3be7f94a0657cee81b79feb46d3148">DumpToFile</a>(std::ostream&amp; fout) <span class="keyword">const</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}; <span class="comment">// class VerilogGeneratorBase</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html">  328</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_generator.html">VerilogGenerator</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">// --------------------- TYPE DEFINITIONS ---------------------------- //</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ae319b657ff8751d28546ba88b2f2a1cd">  332</a></span>&#160;<span class="comment"></span>  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_generator_base.html#ae319b657ff8751d28546ba88b2f2a1cd">TestVerilogExport</a>;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ab8919c144d0638c2437e641fb5fd3973">  334</a></span>&#160;  <span class="keyword">using</span> vlg_name_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">VerilogGeneratorBase::vlg_name_t</a>;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#afae00a28fd9d3f870d70c267cd185f02">  336</a></span>&#160;  <span class="keyword">using</span> vlg_stmt_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">VerilogGeneratorBase::vlg_stmt_t</a>;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#af0e071f9037aed77631ea7f4677183ca">  338</a></span>&#160;  <span class="keyword">using</span> vlg_addr_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#aefdb5f00b10bc8dc8cb0ce61b52603a0">VerilogGeneratorBase::vlg_addr_t</a>;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a3e9731da71a705da9d139a35fd464e0c">  340</a></span>&#160;  <span class="keyword">using</span> vlg_data_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#afb633acf9cd6f4e325f68e37e28a9727">VerilogGeneratorBase::vlg_data_t</a>;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a90fda111dbb744c83c7a23b6b616c150">  342</a></span>&#160;  <span class="keyword">using</span> vlg_stmts_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">VerilogGeneratorBase::vlg_stmts_t</a>;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ada5401aad34306d411a26ad955f28f2e">  344</a></span>&#160;  <span class="keyword">using</span> vlg_names_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">VerilogGeneratorBase::vlg_names_t</a>;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ac25d30e260f94448e2f4b0a464ea2072">  346</a></span>&#160;  <span class="keyword">using</span> vlg_sig_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">VerilogGeneratorBase::vlg_sig_t</a>;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ad81d524423f963a2ca78cb9bf66fec0f">  348</a></span>&#160;  <span class="keyword">using</span> vlg_sigs_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">VerilogGeneratorBase::vlg_sigs_t</a>;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#aed9e220054a14fa920449091ed0f8d84">  350</a></span>&#160;  <span class="keyword">using</span> vlg_sig_keep_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a51a9c3d4ed86f898f0f43d2ed7039f96">VerilogGeneratorBase::vlg_sig_keep_t</a>;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#af7353317a5fddf1059b9903e7e8e41cb">  352</a></span>&#160;  <span class="keyword">using</span> vlg_sigs_set_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a7bde0d7397441af81d2e0eda13b92163">VerilogGeneratorBase::vlg_sigs_set_t</a>;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a82be03213ca312506ec5cd21464ca972">  354</a></span>&#160;  <span class="keyword">using</span> vlg_ite_stmt_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a5091b35fdd4f7da0f7b59466a0afea8b">VerilogGeneratorBase::vlg_ite_stmt_t</a>;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a8ec49e72d2ae062676ab4fd88327d1ce">  356</a></span>&#160;  <span class="keyword">using</span> vlg_ite_stmts_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">VerilogGeneratorBase::vlg_ite_stmts_t</a>;</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a1b402b29bcda095d5c1cca72c7cb669c">  358</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">vlg_mem_t</a> = <a class="code" href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">VerilogGeneratorBase::vlg_mem_t</a>;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a1a05f759eee3e1c3d90e53eb0928db53">  360</a></span>&#160;  <span class="keyword">using</span> vlg_mems_rec_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">VerilogGeneratorBase::vlg_mems_rec_t</a>;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a209fb9dce743789cbcd770ad994971f5">  362</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">mem_write_entry_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">VerilogGeneratorBase::mem_write_entry_t</a>;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a0f3c467c8693d066b22a5990b2241b12">  364</a></span>&#160;  <span class="keyword">using</span> mem_write_entry_list_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">VerilogGeneratorBase::mem_write_entry_list_t</a>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keyword">using</span> mem_write_entry_list_stack_t =</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#aa19478f88a3ad50545637fd001b8a2c8">  367</a></span>&#160;      <a class="code" href="classilang_1_1_verilog_generator_base.html#a2c8aa35c0747a7f9cd9753b62dd67ccd">VerilogGeneratorBase::mem_write_entry_list_stack_t</a>;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a13cdb66d7cbf0815fb50744d8815e03c">  369</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">mem_write_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">VerilogGeneratorBase::mem_write_t</a>;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ae5573afabefda5391b6d8a568f8a902a">  371</a></span>&#160;  <span class="keyword">using</span> mem_write_list_t = <a class="code" href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">VerilogGeneratorBase::mem_write_list_t</a>;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#a366ba042d3c405e6adef8898aae2d64c">  373</a></span>&#160;  <span class="keyword">using</span> ExprMap = <a class="code" href="classilang_1_1_verilog_generator_base.html#acb2f41e42b2cea77796abc841f806307">VerilogGeneratorBase::ExprMap</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// VerilogGen Configure</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">  376</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VerilogGeneratorBase::VlgGenConfig</a>;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#abf1fbc08942adb1ed418c3cb1dbcbfed">  378</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">function_app_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">VerilogGeneratorBase::function_app_t</a>;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html#ac6d5b06e98125f4bddf94cd80e45fc63">  380</a></span>&#160;  <span class="keyword">using</span> function_app_vec_t = VerilogGeneratorBase::function_app_vec_t;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> insertInput(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; input);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">void</span> insertState(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; state);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// Here we are not using depthfirstSearch as we need to alternate between</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// root-first/root-last traversal</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> parseArg(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="classilang_1_1_verilog_generator.html#ab8919c144d0638c2437e641fb5fd3973">VerilogGenerator::vlg_name_t</a> getVlgFromExpr(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="classilang_1_1_verilog_generator.html#ab8919c144d0638c2437e641fb5fd3973">VerilogGenerator::vlg_name_t</a> getArg(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e, <span class="keyword">const</span> <span class="keywordtype">size_t</span>&amp; i);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  vlg_name_t translateApplyFunc(std::shared_ptr&lt;ExprOpAppFunc&gt; func_app_ptr_);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  vlg_name_t translateBoolOp(<span class="keyword">const</span> std::shared_ptr&lt;ExprOp&gt;&amp; e);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  vlg_name_t translateBvOp(<span class="keyword">const</span> std::shared_ptr&lt;ExprOp&gt;&amp; e);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordtype">void</span> ParseNonMemUpdateExpr(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordtype">bool</span> CheckMemUpdateNode(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e, <span class="keyword">const</span> std::string&amp; mem_var_name);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordtype">void</span> VisitMemNodes(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e, <span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; cond,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                     mem_write_entry_list_stack_t&amp; writesStack);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordtype">void</span> addInternalCounter(vlg_name_t decode_sig_name, <span class="keywordtype">size_t</span> width = 8);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordtype">void</span> ExportFuncDefs();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordtype">void</span> ExportCondWrites(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; mem_var,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                        <span class="keyword">const</span> mem_write_list_t&amp; writeList);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordtype">void</span> ParseMemUpdateNode(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; cond, <span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e,</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                          <span class="keyword">const</span> std::string&amp; mem_var_name);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_generator.html">VerilogGenerator</a>(<span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>&amp; config = <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VlgGenConfig</a>(),</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                   <span class="keyword">const</span> std::string&amp; modName = <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                   <span class="keyword">const</span> std::string&amp; clk = <span class="stringliteral">&quot;clk&quot;</span>,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                   <span class="keyword">const</span> std::string&amp; rst = <span class="stringliteral">&quot;rst&quot;</span>);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordtype">void</span> ExportIla(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a>&amp; ila_ptr_);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">void</span> ExportTopLevelInstr(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">InstrPtr</a>&amp; instr_ptr_);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}; <span class="comment">// class VerilogGenerator</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#endif // ILANG_VERILOG_OUT_VERILOG_GEN_H__</span></div><div class="ttc" id="structilang_1_1_verilog_generator_base_1_1wport__t_html_a0fb06b005873f483e97a5bd9e704d760"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1wport__t.html#a0fb06b005873f483e97a5bd9e704d760">ilang::VerilogGeneratorBase::wport_t::wen</a></div><div class="ttdeci">std::string wen</div><div class="ttdoc">what to connect for wen </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:58</div></div>
<div class="ttc" id="namespaceilang_html_ae28e98c027804fa9307f199552870e86"><div class="ttname"><a href="namespaceilang.html#ae28e98c027804fa9307f199552870e86">ilang::operator&lt;&lt;</a></div><div class="ttdeci">ExprRef operator&lt;&lt;(const ExprRef &amp;a, const ExprRef &amp;b)</div><div class="ttdoc">Left shift for bit-vectors. </div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1wport__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1wport__t.html">ilang::VerilogGeneratorBase::wport_t</a></div><div class="ttdoc">type of write port </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:52</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a603cbfbda0d88c8d307f644f8233e7c7"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a603cbfbda0d88c8d307f644f8233e7c7">ilang::VerilogGeneratorBase::wires_keep</a></div><div class="ttdeci">vlg_sig_keep_t wires_keep</div><div class="ttdoc">a map to store if a wire needs to keep </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:206</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ad95fa09d2d20102783199cf9d2e65036"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ad95fa09d2d20102783199cf9d2e65036">ilang::VerilogGeneratorBase::func_ptr_set</a></div><div class="ttdeci">std::set&lt; FuncPtr &gt; func_ptr_set</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:277</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a3a0669b1e538a7721db6a42d2411e238"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a3a0669b1e538a7721db6a42d2411e238">ilang::VerilogGeneratorBase::sanitizeName</a></div><div class="ttdeci">static vlg_name_t sanitizeName(const vlg_name_t &amp;n)</div><div class="ttdoc">sanitize a name string, so it will generate illegal verilog identifier </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html">ilang::IntefaceDirectiveRecorder</a></div><div class="ttdoc">Used in Verilog Verification Target Generation for dealing with interface directives. </div><div class="ttdef"><b>Definition:</b> directive.h:27</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aed73af81a18a13be0dac998714562be8"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aed73af81a18a13be0dac998714562be8">ilang::VerilogGeneratorBase::grantAccName</a></div><div class="ttdeci">vlg_sig_t grantAccName</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:190</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ad44273436949a9f45653c545eb10b001"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ad44273436949a9f45653c545eb10b001">ilang::VerilogGeneratorBase::inputs</a></div><div class="ttdeci">vlg_sigs_map_t inputs</div><div class="ttdoc">vector of input signals </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:196</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_html"><div class="ttname"><a href="classilang_1_1_verilog_generator.html">ilang::VerilogGenerator</a></div><div class="ttdoc">Class of Verilog Generator. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:328</div></div>
<div class="ttc" id="instr__lvl__abs_8h_html"><div class="ttname"><a href="instr__lvl__abs_8h.html">instr_lvl_abs.h</a></div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a0b228500e9255e0429e00dff579ff59b"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a0b228500e9255e0429e00dff579ff59b">ilang::VerilogGeneratorBase::add_output</a></div><div class="ttdeci">void add_output(const vlg_name_t &amp;n, int w)</div><div class="ttdoc">record an output signal </div></div>
<div class="ttc" id="namespaceilang_html_a7c4196c72e53ea4df4b7861af7bc3bce"><div class="ttname"><a href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ilang::ExprPtr</a></div><div class="ttdeci">Expr::ExprPtr ExprPtr</div><div class="ttdoc">Pointer type for normal use of Expr. </div><div class="ttdef"><b>Definition:</b> expr.h:132</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a4b229c1de2e4856fc4aac428017ee336"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a4b229c1de2e4856fc4aac428017ee336">ilang::VerilogGeneratorBase::mem_write_entry_list_t</a></div><div class="ttdeci">std::list&lt; mem_write_entry_t &gt; mem_write_entry_list_t</div><div class="ttdoc">This is type of a list of writes. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:98</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a53d4242a4e9da84e4d3812e154f0d7e7"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a53d4242a4e9da84e4d3812e154f0d7e7">ilang::VerilogGeneratorBase::startName</a></div><div class="ttdeci">vlg_name_t startName</div><div class="ttdoc">start signal name, may not be used </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:184</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a25fb99f0974b13a4b64af69c063fdac3"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">ilang::VerilogGeneratorBase::vlg_sigs_t</a></div><div class="ttdeci">std::vector&lt; vlg_sig_t &gt; vlg_sigs_t</div><div class="ttdoc">Type of Verilog signals (a vector) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:76</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a2c8aa35c0747a7f9cd9753b62dd67ccd"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a2c8aa35c0747a7f9cd9753b62dd67ccd">ilang::VerilogGeneratorBase::mem_write_entry_list_stack_t</a></div><div class="ttdeci">std::list&lt; mem_write_entry_list_t &gt; mem_write_entry_list_stack_t</div><div class="ttdoc">Type of a stack of writes use in visitMemNodes. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:100</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a9e619dad32c8ddb72c7ad81ce4853a4e"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a9e619dad32c8ddb72c7ad81ce4853a4e">ilang::VerilogGeneratorBase::add_input</a></div><div class="ttdeci">void add_input(const vlg_name_t &amp;n, int w)</div><div class="ttdoc">record an input signal </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a5cc89798c9cb045aa7e559ac0b01d1d9"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a5cc89798c9cb045aa7e559ac0b01d1d9">ilang::VerilogGeneratorBase::wires</a></div><div class="ttdeci">vlg_sigs_map_t wires</div><div class="ttdoc">vector of wires to be defined </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:204</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a3ce1bcd9f998f1a8e7eda897505b057d"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a3ce1bcd9f998f1a8e7eda897505b057d">ilang::VerilogGeneratorBase::mem_o</a></div><div class="ttdeci">vlg_sigs_t mem_o</div><div class="ttdoc">vector of memory output signals </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:202</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_a5e10357d8ac3f35eb325bf2990d4bab6"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5e10357d8ac3f35eb325bf2990d4bab6">ilang::VerilogGeneratorBase::VlgGenConfig::funcOption</a></div><div class="ttdeci">funcOption</div><div class="ttdoc">whether to treat function as internal module/external module </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:133</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ae319b657ff8751d28546ba88b2f2a1cd"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ae319b657ff8751d28546ba88b2f2a1cd">ilang::VerilogGeneratorBase::TestVerilogExport</a></div><div class="ttdeci">friend class TestVerilogExport</div><div class="ttdoc">let the test class use this module </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:36</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a4dbf79d0163ed950eace2bf7d8be02e9"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a4dbf79d0163ed950eace2bf7d8be02e9">ilang::VerilogGeneratorBase::decodeAccName</a></div><div class="ttdeci">vlg_sig_t decodeAccName</div><div class="ttdoc">accumulated decode signals </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:192</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_a5c8050147905068289a5de872ddcef06"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a5c8050147905068289a5de872ddcef06">ilang::VerilogGeneratorBase::VlgGenConfig::pass_node_name</a></div><div class="ttdeci">bool pass_node_name</div><div class="ttdoc">whether to set vlg name according to the node name </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:137</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ac9e8c6eb0fe350f1c944a8ed60fe9ba6"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ac9e8c6eb0fe350f1c944a8ed60fe9ba6">ilang::VerilogGeneratorBase::regs</a></div><div class="ttdeci">vlg_sigs_t regs</div><div class="ttdoc">vector of regs to be defined </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:208</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_acb5d2d3d4601548fdb7886dfe97ba57b"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acb5d2d3d4601548fdb7886dfe97ba57b">ilang::VerilogGeneratorBase::VlgGenConfig::start_signal</a></div><div class="ttdeci">bool start_signal</div><div class="ttdoc">whether to have the start signal </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:135</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1rport__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1rport__t.html">ilang::VerilogGeneratorBase::rport_t</a></div><div class="ttdoc">type of read port </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:43</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a68cec334e8acfab9ecd0abbbc1104e81"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a68cec334e8acfab9ecd0abbbc1104e81">ilang::VerilogGeneratorBase::new_id</a></div><div class="ttdeci">vlg_name_t new_id()</div><div class="ttdoc">get a new id </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a2b74ac0888f20b737f68b17a13db0e3d"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a2b74ac0888f20b737f68b17a13db0e3d">ilang::VerilogGeneratorBase::mems_external</a></div><div class="ttdeci">vlg_mems_rec_t mems_external</div><div class="ttdoc">vector of mems from outside (will not be defined) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:212</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a68938715bb2fd3f083c8faea33e021c9"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a68938715bb2fd3f083c8faea33e021c9">ilang::VerilogGeneratorBase::vlg_stmt_t</a></div><div class="ttdeci">std::string vlg_stmt_t</div><div class="ttdoc">Type of Verilog statement. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:64</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ac2b20a866289d0c75a9a77d31b52836a"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ac2b20a866289d0c75a9a77d31b52836a">ilang::VerilogGeneratorBase::ila_rports</a></div><div class="ttdeci">std::map&lt; std::string, std::map&lt; unsigned, rport_t &gt; &gt; ila_rports</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:242</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a51a9c3d4ed86f898f0f43d2ed7039f96"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a51a9c3d4ed86f898f0f43d2ed7039f96">ilang::VerilogGeneratorBase::vlg_sig_keep_t</a></div><div class="ttdeci">std::map&lt; vlg_name_t, bool &gt; vlg_sig_keep_t</div><div class="ttdoc">Type of a map: name -&gt; need to add keep? </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:80</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ad9e8de23a2e817991aab0188f5f6c100"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ad9e8de23a2e817991aab0188f5f6c100">ilang::VerilogGeneratorBase::always_stmts</a></div><div class="ttdeci">vlg_stmts_t always_stmts</div><div class="ttdoc">statements to be used in the always block but out of the reset </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:222</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a6bff7919b3ffe43fbf8bba1c7b8d39ee"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a6bff7919b3ffe43fbf8bba1c7b8d39ee">ilang::VerilogGeneratorBase::add_reg</a></div><div class="ttdeci">void add_reg(const vlg_name_t &amp;n, int w)</div><div class="ttdoc">record a register </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ac9d3fb525da9828ad82b4e3dfed3d2c0"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ac9d3fb525da9828ad82b4e3dfed3d2c0">ilang::VerilogGeneratorBase::outputs</a></div><div class="ttdeci">vlg_sigs_map_t outputs</div><div class="ttdoc">vector of output signals </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:198</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ad2d8cd65f64a0f5e951bec780460fb99"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ad2d8cd65f64a0f5e951bec780460fb99">ilang::VerilogGeneratorBase::all_valid_names</a></div><div class="ttdeci">vlg_sigs_set_t all_valid_names</div><div class="ttdoc">to hold all valid names, a sanity check </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:239</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a2f8a638781e449be587d44c4d5e95c13"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a2f8a638781e449be587d44c4d5e95c13">ilang::VerilogGeneratorBase::clkName</a></div><div class="ttdeci">vlg_name_t clkName</div><div class="ttdoc">Clock signal name. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:174</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1function__app__t_html_a995a52e4ed38b7949fd4139755a4c3e0"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#a995a52e4ed38b7949fd4139755a4c3e0">ilang::VerilogGeneratorBase::function_app_t::function_app_t</a></div><div class="ttdeci">function_app_t(const vlg_sig_t &amp;res, const std::string fn)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:118</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a51b5f2663b0b1d4f49335f2a2d752e62"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a51b5f2663b0b1d4f49335f2a2d752e62">ilang::VerilogGeneratorBase::vlg_stmts_t</a></div><div class="ttdeci">std::vector&lt; vlg_name_t &gt; vlg_stmts_t</div><div class="ttdoc">Type of Verilog statements (a vector) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:70</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a95b6d6ce2347809d785a8a86e12d1f84"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a95b6d6ce2347809d785a8a86e12d1f84">ilang::VerilogGeneratorBase::add_wire</a></div><div class="ttdeci">void add_wire(const vlg_name_t &amp;n, int w, bool keep=false)</div><div class="ttdoc">record a wire </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a09accba3c031ddfe375ea86bb4f7e9f6"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a09accba3c031ddfe375ea86bb4f7e9f6">ilang::VerilogGeneratorBase::add_ite_stmt</a></div><div class="ttdeci">void add_ite_stmt(const vlg_stmt_t &amp;cond, const vlg_stmt_t &amp;tstmt, const vlg_stmt_t &amp;fstmt)</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1rport__t_html_a457a0b0a278c203337f5bb86ca04f421"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a457a0b0a278c203337f5bb86ca04f421">ilang::VerilogGeneratorBase::rport_t::ren</a></div><div class="ttdeci">std::string ren</div><div class="ttdoc">what to connect for ren </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:49</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1mem__write__entry__t.html">ilang::VerilogGeneratorBase::mem_write_entry_t</a></div><div class="ttdoc">This is type of an individual write. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:93</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_ae0ce7a3376b12535b6c9f6db2e6d6431"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#ae0ce7a3376b12535b6c9f6db2e6d6431">ilang::VerilogGeneratorBase::VlgGenConfig::extMem</a></div><div class="ttdeci">bool extMem</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:131</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1rport__t_html_a401512ca011ac9aadb5ea50eed817fd8"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a401512ca011ac9aadb5ea50eed817fd8">ilang::VerilogGeneratorBase::rport_t::rdata</a></div><div class="ttdeci">std::string rdata</div><div class="ttdoc">what to connect for rdata </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:47</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_abf6e74eb0845a6a78947fbcb7ffa324d"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#abf6e74eb0845a6a78947fbcb7ffa324d">ilang::VerilogGeneratorBase::ite_stmts</a></div><div class="ttdeci">vlg_ite_stmts_t ite_stmts</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:226</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a2b4b38913c9c551e0bcd447ed31a5f6a"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a2b4b38913c9c551e0bcd447ed31a5f6a">ilang::VerilogGeneratorBase::init_assumpts</a></div><div class="ttdeci">vlg_stmts_t init_assumpts</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:218</div></div>
<div class="ttc" id="namespaceilang_html_af88a19312ae653d687a0d1207bb284f6"><div class="ttname"><a href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">ilang::InstrPtr</a></div><div class="ttdeci">Instr::InstrPtr InstrPtr</div><div class="ttdoc">Pointer type for normal use of Instr. </div><div class="ttdef"><b>Definition:</b> instr.h:133</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a7ef52746089e42ccd3ba65586a9285b4"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a7ef52746089e42ccd3ba65586a9285b4">ilang::VerilogGeneratorBase::current_writes</a></div><div class="ttdeci">mem_write_list_t current_writes</div><div class="ttdoc">For traverse a mem expression. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:233</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aed9b0c20c2ebc4ae02a95a91a70038bc"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aed9b0c20c2ebc4ae02a95a91a70038bc">ilang::VerilogGeneratorBase::preheader</a></div><div class="ttdeci">vlg_stmt_t preheader</div><div class="ttdoc">For auxiliary definitions. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:228</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">ilang::VerilogGeneratorBase::VlgGenConfig</a></div><div class="ttdoc">the structure to configure the verilog generator </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:128</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a5091b35fdd4f7da0f7b59466a0afea8b"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a5091b35fdd4f7da0f7b59466a0afea8b">ilang::VerilogGeneratorBase::vlg_ite_stmt_t</a></div><div class="ttdeci">std::tuple&lt; vlg_stmt_t, vlg_stmt_t, vlg_stmt_t &gt; vlg_ite_stmt_t</div><div class="ttdoc">Type of Verilog ITEs (IN sequential block) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:84</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a39bd8891748c3d06f1b2f8c08a2c2402"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a39bd8891748c3d06f1b2f8c08a2c2402">ilang::VerilogGeneratorBase::vlg_mem_t</a></div><div class="ttdeci">std::tuple&lt; vlg_name_t, int, int &gt; vlg_mem_t</div><div class="ttdoc">Type of the memorys that are going to be created. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:89</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1function__app__t_html_ae92fbb8af68200e154aab11a88a7b043"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae92fbb8af68200e154aab11a88a7b043">ilang::VerilogGeneratorBase::function_app_t::func_name</a></div><div class="ttdeci">const std::string func_name</div><div class="ttdoc">ila func name </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:116</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_afb633acf9cd6f4e325f68e37e28a9727"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#afb633acf9cd6f4e325f68e37e28a9727">ilang::VerilogGeneratorBase::vlg_data_t</a></div><div class="ttdeci">std::string vlg_data_t</div><div class="ttdoc">Type of Verilog data. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:68</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a0e3c9b3920ff186f3971eaba429abe2d"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a0e3c9b3920ff186f3971eaba429abe2d">ilang::VerilogGeneratorBase::check_reserved_name</a></div><div class="ttdeci">bool check_reserved_name(const vlg_name_t &amp;n) const</div><div class="ttdoc">Check if a name is reserved (clk/rst/modulename/decodeName/ctrName) </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a0d8a4c7148159cf3ad7cc321ba18c964"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a0d8a4c7148159cf3ad7cc321ba18c964">ilang::VerilogGeneratorBase::vlg_ite_stmts_t</a></div><div class="ttdeci">std::vector&lt; vlg_ite_stmt_t &gt; vlg_ite_stmts_t</div><div class="ttdoc">Type of Verilog ITEs statements. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:86</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ab2e3fe28d22be423617555b1a9b87b7c"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ab2e3fe28d22be423617555b1a9b87b7c">ilang::VerilogGeneratorBase::get_width</a></div><div class="ttdeci">static int get_width(const ExprPtr &amp;n)</div><div class="ttdoc">Get the width of an ExprPtr, must be supported sort. </div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1function__app__t_html_a6913d011bd059f573f4876d25a819ce4"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#a6913d011bd059f573f4876d25a819ce4">ilang::VerilogGeneratorBase::function_app_t::args</a></div><div class="ttdeci">std::vector&lt; vlg_sig_t &gt; args</div><div class="ttdoc">arguments </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:112</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a044b3b34522c9ac688a3b4d277748658"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a044b3b34522c9ac688a3b4d277748658">ilang::VerilogGeneratorBase::decodeNames</a></div><div class="ttdeci">vlg_names_t decodeNames</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:179</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aefdb5f00b10bc8dc8cb0ce61b52603a0"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aefdb5f00b10bc8dc8cb0ce61b52603a0">ilang::VerilogGeneratorBase::vlg_addr_t</a></div><div class="ttdeci">std::string vlg_addr_t</div><div class="ttdoc">Type of Verilog address. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:66</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a26ee68ee840992239d116613346210eb"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a26ee68ee840992239d116613346210eb">ilang::VerilogGeneratorBase::add_external_mem</a></div><div class="ttdeci">void add_external_mem(const vlg_name_t &amp;mem_name, int addr_width, int data_width)</div><div class="ttdoc">record an external memory </div></div>
<div class="ttc" id="classilang_1_1_vlg_sgl_tgt_gen_html"><div class="ttname"><a href="classilang_1_1_vlg_sgl_tgt_gen.html">ilang::VlgSglTgtGen</a></div><div class="ttdoc">Generating a target (just the invairant or for an instruction) </div><div class="ttdef"><b>Definition:</b> vtarget_gen_impl.h:34</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_ac8f67fefea5711811d80c3350ec5a202"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#ac8f67fefea5711811d80c3350ec5a202">ilang::VerilogGeneratorBase::VlgGenConfig::VlgGenConfig</a></div><div class="ttdeci">VlgGenConfig(bool ExternalMem=false, funcOption funcOpt=funcOption::Internal, bool gen_start=false, bool pass_name=false, bool rand_init=false)</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:143</div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_af90097316c69f6c5e16cfa8995c19480"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#af90097316c69f6c5e16cfa8995c19480">ilang::VerilogGeneratorBase::vlg_sigs_map_t</a></div><div class="ttdeci">std::map&lt; vlg_name_t, int &gt; vlg_sigs_map_t</div><div class="ttdoc">Type of Verilog signals (a vector) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:78</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_afb6e79913d4f49093e5d8743254b11b8"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#afb6e79913d4f49093e5d8743254b11b8">ilang::VerilogGeneratorBase::counterName</a></div><div class="ttdeci">vlg_name_t counterName</div><div class="ttdoc">The name of internal counter. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:194</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_acb2f41e42b2cea77796abc841f806307"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#acb2f41e42b2cea77796abc841f806307">ilang::VerilogGeneratorBase::ExprMap</a></div><div class="ttdeci">std::unordered_map&lt; const ExprPtr, vlg_name_t, VerilogGenHash &gt; ExprMap</div><div class="ttdoc">Type for caching the generated expressions. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:124</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aae32947bd06b778f008d7618426b70f6"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aae32947bd06b778f008d7618426b70f6">ilang::VerilogGeneratorBase::ila_wports</a></div><div class="ttdeci">std::map&lt; std::string, std::map&lt; unsigned, wport_t &gt; &gt; ila_wports</div><div class="ttdoc">ila write ports </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:244</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aa7e9afc03e6fd91d407a3cce81e8b058"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aa7e9afc03e6fd91d407a3cce81e8b058">ilang::VerilogGeneratorBase::ila_func_app</a></div><div class="ttdeci">function_app_vec_t ila_func_app</div><div class="ttdoc">a collection of all function application </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:246</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a7ee9ccdc6817719d27169fd1a5482186"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a7ee9ccdc6817719d27169fd1a5482186">ilang::VerilogGeneratorBase::cfg_</a></div><div class="ttdeci">const VlgGenConfig cfg_</div><div class="ttdoc">The configuration. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:272</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a9c0ff45ed302754e72d09312c4de70ae"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a9c0ff45ed302754e72d09312c4de70ae">ilang::VerilogGeneratorBase::mems_internal</a></div><div class="ttdeci">vlg_mems_rec_t mems_internal</div><div class="ttdoc">vector of mems to be defined </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:210</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1mem__write__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1mem__write__t.html">ilang::VerilogGeneratorBase::mem_write_t</a></div><div class="ttdoc">This is the write and its associated condition. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:102</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1rport__t_html_abda374bbde346e9e08859077395cc69a"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1rport__t.html#abda374bbde346e9e08859077395cc69a">ilang::VerilogGeneratorBase::rport_t::raddr</a></div><div class="ttdeci">std::string raddr</div><div class="ttdoc">what to connect for raddr </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:45</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1wport__t_html_adc17c1094ca38577944e9ae20b3df1d1"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1wport__t.html#adc17c1094ca38577944e9ae20b3df1d1">ilang::VerilogGeneratorBase::wport_t::wdata</a></div><div class="ttdeci">std::string wdata</div><div class="ttdoc">what to connect for wdata </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:56</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_af22f3a63624681eb137745c58c7ce1b5"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#af22f3a63624681eb137745c58c7ce1b5">ilang::VerilogGeneratorBase::add_stmt</a></div><div class="ttdeci">void add_stmt(const vlg_stmt_t &amp;s)</div><div class="ttdoc">record a stmt (outside the always block) </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a7bde0d7397441af81d2e0eda13b92163"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a7bde0d7397441af81d2e0eda13b92163">ilang::VerilogGeneratorBase::vlg_sigs_set_t</a></div><div class="ttdeci">std::set&lt; vlg_sig_t &gt; vlg_sigs_set_t</div><div class="ttdoc">Type of set of Verilog signals. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:82</div></div>
<div class="ttc" id="namespaceilang_html_ad1b30fdf347e493b3937143da05d1a72"><div class="ttname"><a href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">ilang::InstrLvlAbsPtr</a></div><div class="ttdeci">InstrLvlAbs::InstrLvlAbsPtr InstrLvlAbsPtr</div><div class="ttdoc">Pointer type for normal use of InstrLvlAbs. </div><div class="ttdef"><b>Definition:</b> instr_lvl_abs.h:325</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ad24620b592b14a4e3838917fe2b3b2cb"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ad24620b592b14a4e3838917fe2b3b2cb">ilang::VerilogGeneratorBase::WidthToRange</a></div><div class="ttdeci">static std::string WidthToRange(int w)</div><div class="ttdoc">convert a widith to a verilog string </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a4e6f47c16d7f1ad45540189a5c764133"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a4e6f47c16d7f1ad45540189a5c764133">ilang::VerilogGeneratorBase::VerilogGeneratorBase</a></div><div class="ttdeci">VerilogGeneratorBase(const VlgGenConfig &amp;config=VlgGenConfig(), const std::string &amp;modName=&quot;&quot;, const std::string &amp;clk=&quot;clk&quot;, const std::string &amp;rst=&quot;rst&quot;)</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aa7ef4601e583eb0918db036d13f4e326"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aa7ef4601e583eb0918db036d13f4e326">ilang::VerilogGeneratorBase::add_always_stmt</a></div><div class="ttdeci">void add_always_stmt(const vlg_stmt_t &amp;s)</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_afc5308b041904689a68bcbfe91e95e12"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#afc5308b041904689a68bcbfe91e95e12">ilang::VerilogGeneratorBase::add_assign_stmt</a></div><div class="ttdeci">void add_assign_stmt(const vlg_name_t &amp;l, const vlg_name_t &amp;r)</div><div class="ttdoc">record an assignment stmt (outside the always block), will call add_stmt </div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_acc1dfd0b55bf3919b11f3c722fae818a"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acc1dfd0b55bf3919b11f3c722fae818a">ilang::VerilogGeneratorBase::VlgGenConfig::reg_random_init</a></div><div class="ttdeci">bool reg_random_init</div><div class="ttdoc">whether to give random init to the register </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:139</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a91cb8b4994d18b6a2ee148c52128114f"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a91cb8b4994d18b6a2ee148c52128114f">ilang::VerilogGeneratorBase::validName</a></div><div class="ttdeci">vlg_name_t validName</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:182</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html">ilang::VerilogGeneratorBase</a></div><div class="ttdoc">Base class of VerilogGenerator. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:32</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_af96822de32c21627040162172b623dae"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#af96822de32c21627040162172b623dae">ilang::VerilogGeneratorBase::past_writes</a></div><div class="ttdeci">mem_write_list_t past_writes</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:236</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ad0257c355b9aeb95af736afcc2056c67"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ad0257c355b9aeb95af736afcc2056c67">ilang::VerilogGeneratorBase::idCounter</a></div><div class="ttdeci">unsigned idCounter</div><div class="ttdoc">The id counter. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:270</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a0ea552f4ef03c80cdf12b2d9efdfe1ce"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a0ea552f4ef03c80cdf12b2d9efdfe1ce">ilang::VerilogGeneratorBase::init_stmts</a></div><div class="ttdeci">vlg_stmts_t init_stmts</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:215</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html_a921b4da79ee9fba59af8089d69eccefb"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#a921b4da79ee9fba59af8089d69eccefb">ilang::VerilogGeneratorBase::VlgGenConfig::VlgGenConfig</a></div><div class="ttdeci">VlgGenConfig(const VlgGenConfig &amp;c, bool ExternalMem, funcOption funcOpt, bool gen_start, bool rand_init)</div><div class="ttdoc">Overwrite configuration, used by vtarget gen. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:149</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1function__app__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1function__app__t.html">ilang::VerilogGeneratorBase::function_app_t</a></div><div class="ttdoc">Type of app func. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:110</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ace74859e342301d96cf8c20088f678fd"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ace74859e342301d96cf8c20088f678fd">ilang::VerilogGeneratorBase::statements</a></div><div class="ttdeci">vlg_stmts_t statements</div><div class="ttdoc">statements to be outside the always block </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:220</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_html_ab8919c144d0638c2437e641fb5fd3973"><div class="ttname"><a href="classilang_1_1_verilog_generator.html#ab8919c144d0638c2437e641fb5fd3973">ilang::VerilogGenerator::vlg_name_t</a></div><div class="ttdeci">VerilogGeneratorBase::vlg_name_t vlg_name_t</div><div class="ttdoc">Type of Verilog id names&amp;#39;. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:334</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a9d10f300ac4a45715fb81c6d44d581f9"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a9d10f300ac4a45715fb81c6d44d581f9">ilang::VerilogGeneratorBase::vlg_mems_rec_t</a></div><div class="ttdeci">std::map&lt; vlg_name_t, vlg_mem_t &gt; vlg_mems_rec_t</div><div class="ttdoc">Type of collection of memorys. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:91</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1function__app__t_html_ae0d8e49cf445fb92c10ae9afb33f32e4"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae0d8e49cf445fb92c10ae9afb33f32e4">ilang::VerilogGeneratorBase::function_app_t::result</a></div><div class="ttdeci">const vlg_sig_t result</div><div class="ttdoc">result </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:114</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ae90308c39e6a2d7ced94f856e5d65f39"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ae90308c39e6a2d7ced94f856e5d65f39">ilang::VerilogGeneratorBase::vlg_names_t</a></div><div class="ttdeci">std::vector&lt; vlg_name_t &gt; vlg_names_t</div><div class="ttdoc">Type of Verilog names (a vector) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:72</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_adc389672a10e85e1e5487db5079a2783"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#adc389672a10e85e1e5487db5079a2783">ilang::VerilogGeneratorBase::nmap</a></div><div class="ttdeci">ExprMap nmap</div><div class="ttdoc">The map to cache the expression (we only need to store the name) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:230</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_abc9a8f45cd1dc92d654966116118af68"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#abc9a8f45cd1dc92d654966116118af68">ilang::VerilogGeneratorBase::moduleName</a></div><div class="ttdeci">vlg_name_t moduleName</div><div class="ttdoc">Verilog Module Name. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:172</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1wport__t_html_a2f37c7373dc1ec3bd69d771cf2e62ab1"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1wport__t.html#a2f37c7373dc1ec3bd69d771cf2e62ab1">ilang::VerilogGeneratorBase::wport_t::waddr</a></div><div class="ttdeci">std::string waddr</div><div class="ttdoc">what to connect for waddr </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:54</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a908062dba87f562aa37c5a7fb3e955db"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a908062dba87f562aa37c5a7fb3e955db">ilang::VerilogGeneratorBase::mem_i</a></div><div class="ttdeci">vlg_sigs_t mem_i</div><div class="ttdoc">vector of memory input signals </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:200</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a79b578cee1b98824edf1334e36589ff7"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a79b578cee1b98824edf1334e36589ff7">ilang::VerilogGeneratorBase::reference_name_set</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; reference_name_set</div><div class="ttdoc">reference name list </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:274</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_acc9ecfe16807d8feaf495e3282e434aa"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#acc9ecfe16807d8feaf495e3282e434aa">ilang::VerilogGeneratorBase::rstName</a></div><div class="ttdeci">vlg_name_t rstName</div><div class="ttdoc">Reset signal name. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:176</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ade26838e1521895dda3749382160800a"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ade26838e1521895dda3749382160800a">ilang::VerilogGeneratorBase::add_preheader</a></div><div class="ttdeci">void add_preheader(const vlg_stmt_t &amp;stmt)</div><div class="ttdoc">add an item to the preheader </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aeb1e330a2675bc1e327c23d3f07a3b34"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aeb1e330a2675bc1e327c23d3f07a3b34">ilang::VerilogGeneratorBase::mem_write_list_t</a></div><div class="ttdeci">std::list&lt; mem_write_t &gt; mem_write_list_t</div><div class="ttdoc">List of writes w. associated conditions. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:107</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_adbe6508bebde366b7a8f42ceeee4933d"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#adbe6508bebde366b7a8f42ceeee4933d">ilang::VerilogGeneratorBase::add_init_stmt</a></div><div class="ttdeci">void add_init_stmt(const vlg_stmt_t &amp;s)</div><div class="ttdoc">record an assignemnt in the always block (in if(rst) branch ) </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a5f3be7f94a0657cee81b79feb46d3148"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a5f3be7f94a0657cee81b79feb46d3148">ilang::VerilogGeneratorBase::DumpToFile</a></div><div class="ttdeci">virtual void DumpToFile(std::ostream &amp;fout) const</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ab55e1ab8de66bcf66a24b8db5070775c"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">ilang::VerilogGeneratorBase::vlg_sig_t</a></div><div class="ttdeci">std::pair&lt; vlg_name_t, int &gt; vlg_sig_t</div><div class="ttdoc">Type of Verilog signal, name &amp; bw. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:74</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_aba2bce5b3519baa797ce9fdb65ea28fe"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#aba2bce5b3519baa797ce9fdb65ea28fe">ilang::VerilogGeneratorBase::add_internal_mem</a></div><div class="ttdeci">void add_internal_mem(const vlg_name_t &amp;mem_name, int addr_width, int data_width)</div><div class="ttdoc">record an internal memory </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a2e3942a4f391bb9d9d074d2840768aa9"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a2e3942a4f391bb9d9d074d2840768aa9">ilang::VerilogGeneratorBase::vlg_name_t</a></div><div class="ttdeci">std::string vlg_name_t</div><div class="ttdoc">Type of Verilog id names. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:62</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
