$date
	Sun Oct 23 04:54:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#515209
b11000 !
1"
#515210
b11000 &
b11000 %
1$
#515211
0"
#515214
b1100 &
b1100 %
#515218
b110 &
b110 %
#515222
b11 &
b11 %
#515226
b1010 &
b1010 %
#515230
b101 &
b101 %
#515234
b10000 &
b10000 %
#515238
b1000 &
b1000 %
#515242
b100 &
b100 %
#515246
b10 &
b10 %
#515250
b1 &
b1 %
1#
#515254
b0 &
0#
b0 %
0$
#1522715
b10001 !
1"
#1522718
b10001 &
b10001 %
1$
#1522719
0"
#1522722
b110100 &
b110100 %
#1522726
b11010 &
b11010 %
#1522730
b1101 &
b1101 %
#1522734
b101000 &
b101000 %
#1522738
b10100 &
b10100 %
#1522742
b1010 &
b1010 %
#1522746
b101 &
b101 %
#1522750
b10000 &
b10000 %
#1522754
b1000 &
b1000 %
#1522758
b100 &
b100 %
#1522762
b10 &
b10 %
#1522766
b1 &
1#
b1 %
#1522770
b0 &
b0 %
0#
0$
#2504522
b100 &
b100 %
1$
b100 !
1"
#2504523
0"
#2504526
b10 &
b10 %
#2504530
b1 &
b1 %
1#
#2504534
b0 &
0#
b0 %
0$
#4500012
