{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484085440168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484085440169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 22:57:19 2017 " "Processing started: Tue Jan 10 22:57:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484085440169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484085440169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler " "Command: quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484085440170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484085440428 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "DOWN " "Constant or parameter \"DOWN\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 76 0 } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Quartus II" 0 -1 1484085440519 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 21 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484085440520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teiler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085440524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085440524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teiler " "Elaborating entity \"teiler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484085440602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter6\"" {  } { { "teiler.tdf" "counter6" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter6 " "Elaborated megafunction instantiation \"lpm_counter:counter6\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484085440664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter6 " "Instantiated megafunction \"lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440664 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484085440664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l7g " "Found entity 1: cntr_l7g" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/db/cntr_l7g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085440716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085440716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l7g lpm_counter:counter6\|cntr_l7g:auto_generated " "Elaborating entity \"cntr_l7g\" for hierarchy \"lpm_counter:counter6\|cntr_l7g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440723 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload and sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload and sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1484085440725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter12 " "Elaborated megafunction instantiation \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484085440725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter12 " "Instantiated megafunction \"lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 78006 " "Parameter \"LPM_SVALUE\" = \"78006\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440725 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484085440725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jnj " "Found entity 1: cntr_jnj" {  } { { "db/cntr_jnj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/db/cntr_jnj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085440775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085440775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jnj lpm_counter:counter12\|cntr_jnj:auto_generated " "Elaborating entity \"cntr_jnj\" for hierarchy \"lpm_counter:counter12\|cntr_jnj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085440776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484085441208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484085441208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484085441277 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484085441277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484085441277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484085441277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484085441288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 22:57:21 2017 " "Processing ended: Tue Jan 10 22:57:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484085441288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484085441288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484085441288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484085441288 ""}
