
module systolic_1x1(
	input CLOCK,
	input reset,
	input mult_over,

	input [7:0] in_col,
	input [7:0] in_row,
	input [7:0] in_data,
	
	output reg [7:0] out_col,
	output reg [7:0] out_row,
	output reg [7:0] out_data
);

endmodule