{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441599522609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441599522609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 06 21:18:42 2015 " "Processing started: Sun Sep 06 21:18:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441599522609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441599522609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441599522609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441599522984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/tb_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/tb_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_niosII " "Found entity 1: tb_niosII" {  } { { "../tb_niosII.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/tb_niosII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "../writeback.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.v(47) " "Verilog HDL information at register_file.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../register_file.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/register_file.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "../niosII.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/memory_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/memory_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory_stage.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/memory_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch.v(4) " "Verilog HDL Declaration information at fetch.v(4): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../fetch.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/fetch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../fetch.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/fetch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/execute.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../execute.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /sjsu documents/study/summer 2015/ee 275 summer 2015/project/final codes/p4 final (pc+4)/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../decode.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441599534765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosII " "Elaborating entity \"niosII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441599534812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_unit " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_unit\"" {  } { { "../niosII.v" "fetch_unit" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441599534812 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instruction_memory fetch.v(8) " "Verilog HDL warning at fetch.v(8): object instruction_memory used but never assigned" {  } { { "../fetch.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/fetch.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1441599534859 "|niosII|fetch:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory 0 fetch.v(8) " "Net \"instruction_memory\" at fetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../fetch.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/fetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1441599535218 "|niosII|fetch:fetch_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:dec_unit " "Elaborating entity \"decode\" for hierarchy \"decode:dec_unit\"" {  } { { "../niosII.v" "dec_unit" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441599536129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file decode:dec_unit\|register_file:register_unit " "Elaborating entity \"register_file\" for hierarchy \"decode:dec_unit\|register_file:register_unit\"" {  } { { "../decode.v" "register_unit" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/decode.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441599536161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:exe_unit " "Elaborating entity \"execute\" for hierarchy \"execute:exe_unit\"" {  } { { "../niosII.v" "exe_unit" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441599536161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem_unit " "Elaborating entity \"memory\" for hierarchy \"memory:mem_unit\"" {  } { { "../niosII.v" "mem_unit" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441599536176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback writeback:wb_unit " "Elaborating entity \"writeback\" for hierarchy \"writeback:wb_unit\"" {  } { { "../niosII.v" "wb_unit" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441599543723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII/output_files/niosII.map.smsg " "Generated suppressed messages file D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII/output_files/niosII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1441599548911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1441599549005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441599549005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../niosII.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441599549020 "|niosII|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../niosII.v" "" { Text "D:/SJSU DOCUMENTS/Study/Summer 2015/EE 275 Summer 2015/Project/Final codes/P4 Final (Pc+4)/niosII.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441599549020 "|niosII|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1441599549020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441599549020 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441599549020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441599549020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441599549036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 06 21:19:09 2015 " "Processing ended: Sun Sep 06 21:19:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441599549036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441599549036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441599549036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441599549036 ""}
