<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>SDFG Viewer</title>
    <link rel="stylesheet" type="text/css" href="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/material/material-icons.css">
    <link rel="stylesheet" type="text/css" href="/home/jannis/Desktop/base+test/dace/diode/./webclient/sdfv.css">
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer_dir/dagre.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/jquery.min.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/pdfkit.standalone.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/blob-stream.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/canvas2pdf.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/external_lib/math.min.js"></script>

    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer_dir/global_vars.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer_elements.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/context_menu.js"></script>
	<script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/overlay_manager.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/sdfg_utils.js"></script>
    <script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/renderer.js"></script>
</head>
<body>
<div class="w3-sidebar w3-bar-block w3-card w3-animate-right" style="display:none;right:0;" id="sidebar">
    <div class="dragbar" id="dragbar"></div>
    <div class="sidebar-inner">
        <button onclick="close_menu()" class="w3-bar-item w3-button w3-large">Close &times;</button>
        <h3 id="sidebar-header">Nothing selected</h3>
        <div id="sidebar-contents"></div>
    </div>
</div>
<div id="filepicker"><form>
    <input type="file" id="sdfg-file-input" accept=".sdfg,.json"> <input type="button" id="reload" value="Refresh">
    <input type="button" id="outline" value="SDFG Outline">
</form></div>
<input type="file" accept=".json" id="instrumentation-report-file-input" style="display: none;">
<input type="button" value="Load Instrumentation Report" id="load-instrumentation-report-btn" onclick="$('#instrumentation-report-file-input').click();">
<div><form>
    <input id="search" type="text" placeholder="Search in graph elements">
    <input type="button" id="search-btn" value="Search">
    <input type="checkbox" id="search-case"> Case Sensitive
</form></div>
<div id="contents"></div>
<script src="/home/jannis/Desktop/base+test/dace/diode/./webclient/sdfv.js"></script>
<script>
$(document).ready(function(){
    var sdfg_json = "{\n  \"type\": \"SDFG\",\n  \"attributes\": {\n    \"arg_names\": [],\n    \"constants_prop\": {},\n    \"_arrays\": {\n      \"x\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"15*floor(N/120)\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"8\"\n          },\n          \"shape\": [\n            \"15*floor(N/120)\"\n          ],\n          \"transient\": false,\n          \"storage\": \"CPU_Heap\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"y\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"15*floor(N/120)\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"8\"\n          },\n          \"shape\": [\n            \"15*floor(N/120)\"\n          ],\n          \"transient\": false,\n          \"storage\": \"CPU_Heap\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"result\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"15\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"15\"\n          ],\n          \"transient\": true,\n          \"storage\": \"Default\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"fpga_x\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"floor(N/120)\",\n            \"1\"\n          ],\n          \"total_size\": \"15*floor(N/120)\",\n          \"offset\": [\n            \"0\",\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"8\"\n          },\n          \"shape\": [\n            \"15\",\n            \"floor(N/120)\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Global\",\n          \"lifetime\": \"Scope\",\n          \"location\": {\n            \"bank\": \"0:15\",\n            \"memorytype\": \"HBM\"\n          },\n          \"debuginfo\": null\n        }\n      },\n      \"fpga_y\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"floor(N/120)\",\n            \"1\"\n          ],\n          \"total_size\": \"15*floor(N/120)\",\n          \"offset\": [\n            \"0\",\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"8\"\n          },\n          \"shape\": [\n            \"15\",\n            \"floor(N/120)\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Global\",\n          \"lifetime\": \"Scope\",\n          \"location\": {\n            \"bank\": \"15:30\",\n            \"memorytype\": \"HBM\"\n          },\n          \"debuginfo\": null\n        }\n      },\n      \"fpga_result\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"15\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"15\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Global\",\n          \"lifetime\": \"Scope\",\n          \"location\": {\n            \"bank\": \"0\",\n            \"memorytype\": \"DDR\"\n          },\n          \"debuginfo\": null\n        }\n      },\n      \"dot_2_input_x\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"1\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"8\"\n          },\n          \"shape\": [\n            \"1\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Local\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"dot_2_input_y\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"1\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": {\n            \"type\": \"vector\",\n            \"dtype\": \"float32\",\n            \"elements\": \"8\"\n          },\n          \"shape\": [\n            \"1\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Local\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"dot_2_product\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"8\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"8\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Local\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"dot_2_reduce_vector\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"1\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"1\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Local\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"dot_2_partial_sums\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"64\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"64\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Local\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"dot_2_reduce\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"1\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"1\"\n          ],\n          \"transient\": true,\n          \"storage\": \"FPGA_Local\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      },\n      \"final_result\": {\n        \"type\": \"Array\",\n        \"attributes\": {\n          \"allow_conflicts\": false,\n          \"strides\": [\n            \"1\"\n          ],\n          \"total_size\": \"1\",\n          \"offset\": [\n            \"0\"\n          ],\n          \"may_alias\": false,\n          \"alignment\": 0,\n          \"dtype\": \"float32\",\n          \"shape\": [\n            \"1\"\n          ],\n          \"transient\": false,\n          \"storage\": \"Default\",\n          \"lifetime\": \"Scope\",\n          \"location\": {},\n          \"debuginfo\": null\n        }\n      }\n    },\n    \"symbols\": {\n      \"N\": \"int32\"\n    },\n    \"instrument\": \"No_Instrumentation\",\n    \"global_code\": {\n      \"frame\": {\n        \"string_data\": \"\",\n        \"language\": \"CPP\"\n      }\n    },\n    \"init_code\": {\n      \"frame\": {\n        \"string_data\": \"\",\n        \"language\": \"CPP\"\n      }\n    },\n    \"exit_code\": {\n      \"frame\": {\n        \"string_data\": \"\",\n        \"language\": \"CPP\"\n      }\n    },\n    \"orig_sdfg\": {\n      \"type\": \"SDFG\",\n      \"attributes\": {\n        \"arg_names\": [],\n        \"constants_prop\": {},\n        \"_arrays\": {\n          \"x\": {\n            \"type\": \"Array\",\n            \"attributes\": {\n              \"allow_conflicts\": false,\n              \"strides\": [\n                \"1\"\n              ],\n              \"total_size\": \"N/8\",\n              \"offset\": [\n                \"0\"\n              ],\n              \"may_alias\": false,\n              \"alignment\": 0,\n              \"dtype\": {\n                \"type\": \"vector\",\n                \"dtype\": \"float32\",\n                \"elements\": \"8\"\n              },\n              \"shape\": [\n                \"N/8\"\n              ],\n              \"transient\": false,\n              \"storage\": \"FPGA_Global\",\n              \"lifetime\": \"Scope\",\n              \"location\": {},\n              \"debuginfo\": null\n            }\n          },\n          \"y\": {\n            \"type\": \"Array\",\n            \"attributes\": {\n              \"allow_conflicts\": false,\n              \"strides\": [\n                \"1\"\n              ],\n              \"total_size\": \"N/8\",\n              \"offset\": [\n                \"0\"\n              ],\n              \"may_alias\": false,\n              \"alignment\": 0,\n              \"dtype\": {\n                \"type\": \"vector\",\n                \"dtype\": \"float32\",\n                \"elements\": \"8\"\n              },\n              \"shape\": [\n                \"N/8\"\n              ],\n              \"transient\": false,\n              \"storage\": \"FPGA_Global\",\n              \"lifetime\": \"Scope\",\n              \"location\": {},\n              \"debuginfo\": null\n            }\n          },\n          \"result\": {\n            \"type\": \"Array\",\n            \"attributes\": {\n              \"allow_conflicts\": false,\n              \"strides\": [\n                \"1\"\n              ],\n              \"total_size\": \"1\",\n              \"offset\": [\n                \"0\"\n              ],\n              \"may_alias\": false,\n              \"alignment\": 0,\n              \"dtype\": \"float32\",\n              \"shape\": [\n                \"1\"\n              ],\n              \"transient\": false,\n              \"storage\": \"FPGA_Global\",\n              \"lifetime\": \"Scope\",\n              \"location\": {},\n              \"debuginfo\": null\n            }\n          }\n        },\n        \"symbols\": {\n          \"N\": \"int32\"\n        },\n        \"instrument\": \"No_Instrumentation\",\n        \"global_code\": {\n          \"frame\": {\n            \"string_data\": \"\",\n            \"language\": \"CPP\"\n          }\n        },\n        \"init_code\": {\n          \"frame\": {\n            \"string_data\": \"\",\n            \"language\": \"CPP\"\n          }\n        },\n        \"exit_code\": {\n          \"frame\": {\n            \"string_data\": \"\",\n            \"language\": \"CPP\"\n          }\n        },\n        \"orig_sdfg\": null,\n        \"transformation_hist\": [],\n        \"openmp_sections\": true,\n        \"name\": \"dot\"\n      },\n      \"nodes\": [\n        {\n          \"type\": \"SDFGState\",\n          \"label\": \"state_0\",\n          \"id\": 0,\n          \"collapsed\": false,\n          \"scope_dict\": {\n            \"-1\": [\n              0,\n              1,\n              2,\n              3\n            ]\n          },\n          \"nodes\": [\n            {\n              \"type\": \"LibraryNode\",\n              \"label\": \"dot\",\n              \"attributes\": {\n                \"n\": null,\n                \"name\": \"dot\",\n                \"implementation\": \"FPGA_PartialSums\",\n                \"schedule\": \"Default\",\n                \"debuginfo\": {\n                  \"type\": \"DebugInfo\",\n                  \"start_line\": 0,\n                  \"end_line\": 0,\n                  \"start_column\": 0,\n                  \"end_column\": 0,\n                  \"filename\": null\n                },\n                \"label\": \"dot\",\n                \"location\": {},\n                \"environments\": [],\n                \"in_connectors\": {\n                  \"_x\": null,\n                  \"_y\": null\n                },\n                \"out_connectors\": {\n                  \"_result\": null\n                }\n              },\n              \"id\": 0,\n              \"scope_entry\": null,\n              \"scope_exit\": null,\n              \"classpath\": \"dace.libraries.blas.nodes.dot.Dot\"\n            },\n            {\n              \"type\": \"AccessNode\",\n              \"label\": \"x\",\n              \"attributes\": {\n                \"access\": \"ReadOnly\",\n                \"setzero\": false,\n                \"debuginfo\": {\n                  \"type\": \"DebugInfo\",\n                  \"start_line\": 54,\n                  \"end_line\": 54,\n                  \"start_column\": 0,\n                  \"end_column\": 0,\n                  \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n                },\n                \"data\": \"x\",\n                \"in_connectors\": {},\n                \"out_connectors\": {}\n              },\n              \"id\": 1,\n              \"scope_entry\": null,\n              \"scope_exit\": null\n            },\n            {\n              \"type\": \"AccessNode\",\n              \"label\": \"y\",\n              \"attributes\": {\n                \"access\": \"ReadOnly\",\n                \"setzero\": false,\n                \"debuginfo\": {\n                  \"type\": \"DebugInfo\",\n                  \"start_line\": 55,\n                  \"end_line\": 55,\n                  \"start_column\": 0,\n                  \"end_column\": 0,\n                  \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n                },\n                \"data\": \"y\",\n                \"in_connectors\": {},\n                \"out_connectors\": {}\n              },\n              \"id\": 2,\n              \"scope_entry\": null,\n              \"scope_exit\": null\n            },\n            {\n              \"type\": \"AccessNode\",\n              \"label\": \"result\",\n              \"attributes\": {\n                \"access\": \"WriteOnly\",\n                \"setzero\": false,\n                \"debuginfo\": {\n                  \"type\": \"DebugInfo\",\n                  \"start_line\": 56,\n                  \"end_line\": 56,\n                  \"start_column\": 0,\n                  \"end_column\": 0,\n                  \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n                },\n                \"data\": \"result\",\n                \"in_connectors\": {},\n                \"out_connectors\": {}\n              },\n              \"id\": 3,\n              \"scope_entry\": null,\n              \"scope_exit\": null\n            }\n          ],\n          \"edges\": [\n            {\n              \"type\": \"MultiConnectorEdge\",\n              \"attributes\": {\n                \"data\": {\n                  \"type\": \"Memlet\",\n                  \"attributes\": {\n                    \"volume\": \"1\",\n                    \"dynamic\": false,\n                    \"subset\": {\n                      \"type\": \"Range\",\n                      \"ranges\": [\n                        {\n                          \"start\": \"0\",\n                          \"end\": \"N/8 - 1\",\n                          \"step\": \"1\",\n                          \"tile\": \"1\"\n                        }\n                      ]\n                    },\n                    \"other_subset\": null,\n                    \"data\": \"x\",\n                    \"wcr\": null,\n                    \"debuginfo\": null,\n                    \"wcr_nonatomic\": false,\n                    \"allow_oob\": false,\n                    \"src_subset\": {\n                      \"type\": \"Range\",\n                      \"ranges\": [\n                        {\n                          \"start\": \"0\",\n                          \"end\": \"N/8 - 1\",\n                          \"step\": \"1\",\n                          \"tile\": \"1\"\n                        }\n                      ]\n                    },\n                    \"dst_subset\": null,\n                    \"num_accesses\": \"1\"\n                  }\n                }\n              },\n              \"src\": \"1\",\n              \"dst\": \"0\",\n              \"dst_connector\": \"_x\",\n              \"src_connector\": null\n            },\n            {\n              \"type\": \"MultiConnectorEdge\",\n              \"attributes\": {\n                \"data\": {\n                  \"type\": \"Memlet\",\n                  \"attributes\": {\n                    \"volume\": \"1\",\n                    \"dynamic\": false,\n                    \"subset\": {\n                      \"type\": \"Range\",\n                      \"ranges\": [\n                        {\n                          \"start\": \"0\",\n                          \"end\": \"N/8 - 1\",\n                          \"step\": \"1\",\n                          \"tile\": \"1\"\n                        }\n                      ]\n                    },\n                    \"other_subset\": null,\n                    \"data\": \"y\",\n                    \"wcr\": null,\n                    \"debuginfo\": null,\n                    \"wcr_nonatomic\": false,\n                    \"allow_oob\": false,\n                    \"src_subset\": {\n                      \"type\": \"Range\",\n                      \"ranges\": [\n                        {\n                          \"start\": \"0\",\n                          \"end\": \"N/8 - 1\",\n                          \"step\": \"1\",\n                          \"tile\": \"1\"\n                        }\n                      ]\n                    },\n                    \"dst_subset\": null,\n                    \"num_accesses\": \"1\"\n                  }\n                }\n              },\n              \"src\": \"2\",\n              \"dst\": \"0\",\n              \"dst_connector\": \"_y\",\n              \"src_connector\": null\n            },\n            {\n              \"type\": \"MultiConnectorEdge\",\n              \"attributes\": {\n                \"data\": {\n                  \"type\": \"Memlet\",\n                  \"attributes\": {\n                    \"volume\": \"1\",\n                    \"dynamic\": false,\n                    \"subset\": {\n                      \"type\": \"Range\",\n                      \"ranges\": [\n                        {\n                          \"start\": \"0\",\n                          \"end\": \"0\",\n                          \"step\": \"1\",\n                          \"tile\": \"1\"\n                        }\n                      ]\n                    },\n                    \"other_subset\": null,\n                    \"data\": \"result\",\n                    \"wcr\": null,\n                    \"debuginfo\": null,\n                    \"wcr_nonatomic\": false,\n                    \"allow_oob\": false,\n                    \"src_subset\": null,\n                    \"dst_subset\": {\n                      \"type\": \"Range\",\n                      \"ranges\": [\n                        {\n                          \"start\": \"0\",\n                          \"end\": \"0\",\n                          \"step\": \"1\",\n                          \"tile\": \"1\"\n                        }\n                      ]\n                    },\n                    \"num_accesses\": \"1\"\n                  }\n                }\n              },\n              \"src\": \"0\",\n              \"dst\": \"3\",\n              \"dst_connector\": null,\n              \"src_connector\": \"_result\"\n            }\n          ],\n          \"attributes\": {\n            \"is_collapsed\": false,\n            \"nosync\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"executions\": \"0\",\n            \"dynamic_executions\": true,\n            \"ranges\": {},\n            \"location\": {}\n          }\n        }\n      ],\n      \"edges\": [],\n      \"sdfg_list_id\": 0,\n      \"start_state\": null\n    },\n    \"transformation_hist\": [\n      {\n        \"type\": \"ExpandTransformation\",\n        \"transformation\": \"ExpandDotFpgaPartialSums\",\n        \"classpath\": \"dace.libraries.blas.nodes.dot.ExpandDotFpgaPartialSums\",\n        \"sdfg_id\": 0,\n        \"state_id\": 0,\n        \"_subgraph\": {\n          \"0\": 0\n        },\n        \"expr_index\": 0\n      },\n      {\n        \"type\": \"Transformation\",\n        \"transformation\": \"StripMining\",\n        \"dim_idx\": -1,\n        \"new_dim_prefix\": \"tile\",\n        \"tile_size\": \"8192\",\n        \"tile_stride\": \"0\",\n        \"tile_offset\": \"0\",\n        \"divides_evenly\": true,\n        \"strided\": false,\n        \"tiling_type\": \"Normal\",\n        \"skew\": false,\n        \"sdfg_id\": 1,\n        \"state_id\": 0,\n        \"_subgraph\": {\n          \"0\": 5\n        },\n        \"expr_index\": 0\n      },\n      {\n        \"type\": \"ExpandTransformation\",\n        \"transformation\": \"ExpandReducePure\",\n        \"classpath\": \"dace.libraries.standard.nodes.reduce.ExpandReducePure\",\n        \"sdfg_id\": 0,\n        \"state_id\": 2,\n        \"_subgraph\": {\n          \"0\": 2\n        },\n        \"expr_index\": 0\n      }\n    ],\n    \"openmp_sections\": true,\n    \"name\": \"dot_1\"\n  },\n  \"nodes\": [\n    {\n      \"type\": \"SDFGState\",\n      \"label\": \"dot_1\",\n      \"id\": 0,\n      \"collapsed\": false,\n      \"scope_dict\": {\n        \"-1\": [\n          0,\n          1,\n          2,\n          3\n        ],\n        \"3\": [\n          4,\n          16,\n          17,\n          19,\n          22,\n          23,\n          24\n        ],\n        \"7\": [\n          5,\n          6,\n          8,\n          9,\n          10,\n          11,\n          12,\n          13,\n          18,\n          26,\n          27\n        ],\n        \"13\": [\n          14,\n          15\n        ],\n        \"19\": [\n          20,\n          21\n        ],\n        \"24\": [\n          7,\n          25\n        ]\n      },\n      \"nodes\": [\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_x\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 202,\n              \"end_line\": 202,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 0,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_y\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 202,\n              \"end_line\": 202,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 1,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_result\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 246,\n              \"end_line\": 246,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_result\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 2,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_unrolled_map[k=0:15]\",\n          \"attributes\": {\n            \"label\": \"hbm_unrolled_map\",\n            \"params\": [\n              \"k\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"14\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 143,\n              \"end_line\": 143,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_transform.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN_x\": null,\n              \"IN_y\": null\n            },\n            \"out_connectors\": {\n              \"OUT_x\": null,\n              \"OUT_y\": null\n            }\n          },\n          \"id\": 3,\n          \"scope_entry\": null,\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_unrolled_map[k=0:15]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_result\": null\n            },\n            \"out_connectors\": {\n              \"OUT_result\": null\n            }\n          },\n          \"id\": 4,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_input_x\",\n          \"attributes\": {\n            \"access\": \"ReadWrite\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 201,\n              \"end_line\": 201,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_input_x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 5,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_input_y\",\n          \"attributes\": {\n            \"access\": \"ReadWrite\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 208,\n              \"end_line\": 208,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_input_y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 6,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"stream[i=tile_i:tile_i + 8192]\",\n          \"attributes\": {\n            \"label\": \"stream\",\n            \"params\": [\n              \"i\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"tile_i\",\n                  \"end\": \"tile_i + 8191\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"FPGA_Device\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 210,\n              \"end_line\": 210,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN__x\": null,\n              \"IN__y\": null,\n              \"IN_partial_sums\": null\n            },\n            \"out_connectors\": {\n              \"OUT__x\": null,\n              \"OUT__y\": null,\n              \"OUT_partial_sums\": null\n            }\n          },\n          \"id\": 7,\n          \"scope_entry\": \"24\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"stream[i=tile_i:tile_i + 8192]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_partial_sums\": null\n            },\n            \"out_connectors\": {\n              \"OUT_partial_sums\": null\n            }\n          },\n          \"id\": 8,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"multiply\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"_product = (__x * __y)\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 232,\n              \"end_line\": 232,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"multiply\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"__x\": null,\n              \"__y\": null\n            },\n            \"out_connectors\": {\n              \"_product\": {\n                \"type\": \"vector\",\n                \"dtype\": \"float32\",\n                \"elements\": \"8\"\n              }\n            }\n          },\n          \"id\": 9,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_product\",\n          \"attributes\": {\n            \"access\": \"ReadWrite\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 250,\n              \"end_line\": 250,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_product\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 10,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_reduce_vector\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 263,\n              \"end_line\": 263,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_reduce_vector\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 11,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_reduce_vector\",\n          \"attributes\": {\n            \"access\": \"ReadWrite\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 264,\n              \"end_line\": 264,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_reduce_vector\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 12,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"unroll[j=0:8]\",\n          \"attributes\": {\n            \"label\": \"unroll\",\n            \"params\": [\n              \"j\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"7\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"FPGA_Device\",\n            \"unroll\": true,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 266,\n              \"end_line\": 266,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN_product\": null,\n              \"IN_reduce_vector\": null\n            },\n            \"out_connectors\": {\n              \"OUT_product\": null,\n              \"OUT_reduce_vector\": null\n            }\n          },\n          \"id\": 13,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"14\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"unroll[j=0:8]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_reduce_vector\": null\n            },\n            \"out_connectors\": {\n              \"OUT_reduce_vector\": null\n            }\n          },\n          \"id\": 14,\n          \"scope_entry\": \"13\",\n          \"scope_exit\": \"14\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"reduce_vector\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"prev = (reduce_in if (j > 0) else 0)\\nreduce_out = (prev + val_in)\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 271,\n              \"end_line\": 271,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"reduce_vector\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"reduce_in\": null,\n              \"val_in\": null\n            },\n            \"out_connectors\": {\n              \"reduce_out\": null\n            }\n          },\n          \"id\": 15,\n          \"scope_entry\": \"13\",\n          \"scope_exit\": \"14\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_partial_sums\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 298,\n              \"end_line\": 298,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_partial_sums\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 16,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_partial_sums\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 299,\n              \"end_line\": 299,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_partial_sums\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 17,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"partial_sum\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"prev = (buffer_in if (i >= 64) else 0)\\nbuffer_out = (prev + result_in)\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 301,\n              \"end_line\": 301,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"partial_sum\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"buffer_in\": null,\n              \"result_in\": null\n            },\n            \"out_connectors\": {\n              \"buffer_out\": null\n            }\n          },\n          \"id\": 18,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"reduce[i=0:64]\",\n          \"attributes\": {\n            \"label\": \"reduce\",\n            \"params\": [\n              \"i\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"63\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"FPGA_Device\",\n            \"unroll\": true,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 324,\n              \"end_line\": 324,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN_partial_sums\": null,\n              \"IN_reduce\": null\n            },\n            \"out_connectors\": {\n              \"OUT_partial_sums\": null,\n              \"OUT_reduce\": null\n            }\n          },\n          \"id\": 19,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"20\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"reduce[i=0:64]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_reduce\": null\n            },\n            \"out_connectors\": {\n              \"OUT_reduce\": null\n            }\n          },\n          \"id\": 20,\n          \"scope_entry\": \"19\",\n          \"scope_exit\": \"20\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"reduce\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"prev = (reduce_in if (i > 0) else 0)\\nreduce_out = (prev + result_in)\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 329,\n              \"end_line\": 329,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"reduce\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"reduce_in\": null,\n              \"result_in\": null\n            },\n            \"out_connectors\": {\n              \"reduce_out\": null\n            }\n          },\n          \"id\": 21,\n          \"scope_entry\": \"19\",\n          \"scope_exit\": \"20\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_reduce\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 345,\n              \"end_line\": 345,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_reduce\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 22,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"dot_2_reduce\",\n          \"attributes\": {\n            \"access\": \"ReadWrite\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 346,\n              \"end_line\": 346,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/blas/nodes/dot.py\"\n            },\n            \"data\": \"dot_2_reduce\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 23,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"4\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"stream[tile_i=0:floor(N/120):8192]\",\n          \"attributes\": {\n            \"label\": \"stream\",\n            \"params\": [\n              \"tile_i\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"floor(N/120) - 1\",\n                  \"step\": \"8192\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"FPGA_Device\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": null,\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {\n              \"IN__x\": null,\n              \"IN__y\": null,\n              \"IN_partial_sums\": null\n            },\n            \"out_connectors\": {\n              \"OUT__x\": null,\n              \"OUT__y\": null,\n              \"OUT_partial_sums\": null\n            }\n          },\n          \"id\": 24,\n          \"scope_entry\": \"3\",\n          \"scope_exit\": \"25\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"stream[tile_i=0:floor(N/120):8192]\",\n          \"attributes\": {\n            \"in_connectors\": {\n              \"IN_partial_sums\": null\n            },\n            \"out_connectors\": {\n              \"OUT_partial_sums\": null\n            }\n          },\n          \"id\": 25,\n          \"scope_entry\": \"24\",\n          \"scope_exit\": \"25\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"fwtasklet\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"_out = _in\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 199,\n              \"end_line\": 199,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_transform.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"fwtasklet\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"_in\": null\n            },\n            \"out_connectors\": {\n              \"_out\": null\n            }\n          },\n          \"id\": 26,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        },\n        {\n          \"type\": \"Tasklet\",\n          \"label\": \"fwtasklet\",\n          \"attributes\": {\n            \"code\": {\n              \"string_data\": \"_out = _in\",\n              \"language\": \"Python\"\n            },\n            \"state_fields\": [],\n            \"code_global\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_init\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"code_exit\": {\n              \"string_data\": \"\",\n              \"language\": \"CPP\"\n            },\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 199,\n              \"end_line\": 199,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_transform.py\"\n            },\n            \"instrument\": \"No_Instrumentation\",\n            \"label\": \"fwtasklet\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"_in\": null\n            },\n            \"out_connectors\": {\n              \"_out\": null\n            }\n          },\n          \"id\": 27,\n          \"scope_entry\": \"7\",\n          \"scope_exit\": \"8\"\n        }\n      ],\n      \"edges\": [\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"7\",\n          \"dst\": \"11\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"24\",\n          \"dst\": \"7\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"16\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"22\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"64\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"63\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"63\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"64\"\n              }\n            }\n          },\n          \"src\": \"17\",\n          \"dst\": \"19\",\n          \"dst_connector\": \"IN_partial_sums\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192*ceiling(floor(N/120)/8192)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"Mod(8192*int_floor(N/120 - 1, 8192) + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"Mod(8192*int_floor(N/120 - 1, 8192) + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8192*ceiling(floor(N/120)/8192)\"\n              }\n            }\n          },\n          \"src\": \"16\",\n          \"dst\": \"24\",\n          \"dst_connector\": \"IN_partial_sums\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"7\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_product\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"7\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8\"\n              }\n            }\n          },\n          \"src\": \"10\",\n          \"dst\": \"13\",\n          \"dst_connector\": \"IN_product\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"64\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"64\"\n              }\n            }\n          },\n          \"src\": \"22\",\n          \"dst\": \"19\",\n          \"dst_connector\": \"IN_reduce\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce_vector\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8\"\n              }\n            }\n          },\n          \"src\": \"11\",\n          \"dst\": \"13\",\n          \"dst_connector\": \"IN_reduce_vector\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_result\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"23\",\n          \"dst\": \"4\",\n          \"dst_connector\": \"IN_result\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"122880*ceiling(floor(N/120)/8192)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"122880*ceiling(floor(N/120)/8192)\"\n              }\n            }\n          },\n          \"src\": \"0\",\n          \"dst\": \"3\",\n          \"dst_connector\": \"IN_x\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"122880*ceiling(floor(N/120)/8192)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"122880*ceiling(floor(N/120)/8192)\"\n              }\n            }\n          },\n          \"src\": \"1\",\n          \"dst\": \"3\",\n          \"dst_connector\": \"IN_y\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_input_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"5\",\n          \"dst\": \"9\",\n          \"dst_connector\": \"__x\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_input_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"6\",\n          \"dst\": \"9\",\n          \"dst_connector\": \"__y\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce_vector\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"12\",\n          \"dst\": \"18\",\n          \"dst_connector\": \"result_in\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 8191\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 8191\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8192\"\n              }\n            }\n          },\n          \"src\": \"24\",\n          \"dst\": \"7\",\n          \"dst_connector\": \"IN__x\",\n          \"src_connector\": \"OUT__x\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"7\",\n          \"dst\": \"26\",\n          \"dst_connector\": \"_in\",\n          \"src_connector\": \"OUT__x\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 8191\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"tile_i\",\n                      \"end\": \"tile_i + 8191\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8192\"\n              }\n            }\n          },\n          \"src\": \"24\",\n          \"dst\": \"7\",\n          \"dst_connector\": \"IN__y\",\n          \"src_connector\": \"OUT__y\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"7\",\n          \"dst\": \"27\",\n          \"dst_connector\": \"_in\",\n          \"src_connector\": \"OUT__y\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192*ceiling(floor(N/120)/8192)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"Mod(8192*int_floor(N/120 - 1, 8192) + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"Mod(8192*int_floor(N/120 - 1, 8192) + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"8192*ceiling(floor(N/120)/8192)\"\n              }\n            }\n          },\n          \"src\": \"25\",\n          \"dst\": \"17\",\n          \"dst_connector\": null,\n          \"src_connector\": \"OUT_partial_sums\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(tile_i, 64)\",\n                      \"end\": \"Mod(tile_i + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(tile_i, 64)\",\n                      \"end\": \"Mod(tile_i + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8192\"\n              }\n            }\n          },\n          \"src\": \"24\",\n          \"dst\": \"7\",\n          \"dst_connector\": \"IN_partial_sums\",\n          \"src_connector\": \"OUT_partial_sums\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(tile_i, 64)\",\n                      \"end\": \"Mod(tile_i + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(tile_i, 64)\",\n                      \"end\": \"Mod(tile_i + 63, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"8192\"\n              }\n            }\n          },\n          \"src\": \"8\",\n          \"dst\": \"25\",\n          \"dst_connector\": \"IN_partial_sums\",\n          \"src_connector\": \"OUT_partial_sums\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(i, 64)\",\n                      \"end\": \"Mod(i, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(i, 64)\",\n                      \"end\": \"Mod(i, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"7\",\n          \"dst\": \"18\",\n          \"dst_connector\": \"buffer_in\",\n          \"src_connector\": \"OUT_partial_sums\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i\",\n                      \"end\": \"i\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"19\",\n          \"dst\": \"21\",\n          \"dst_connector\": \"result_in\",\n          \"src_connector\": \"OUT_partial_sums\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"j\",\n                      \"end\": \"j\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_product\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"j\",\n                      \"end\": \"j\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"13\",\n          \"dst\": \"15\",\n          \"dst_connector\": \"val_in\",\n          \"src_connector\": \"OUT_product\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"64\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"64\"\n              }\n            }\n          },\n          \"src\": \"20\",\n          \"dst\": \"23\",\n          \"dst_connector\": null,\n          \"src_connector\": \"OUT_reduce\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"19\",\n          \"dst\": \"21\",\n          \"dst_connector\": \"reduce_in\",\n          \"src_connector\": \"OUT_reduce\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce_vector\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"8\"\n              }\n            }\n          },\n          \"src\": \"14\",\n          \"dst\": \"12\",\n          \"dst_connector\": null,\n          \"src_connector\": \"OUT_reduce_vector\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce_vector\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"13\",\n          \"dst\": \"15\",\n          \"dst_connector\": \"reduce_in\",\n          \"src_connector\": \"OUT_reduce_vector\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"15\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_result\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"15\"\n              }\n            }\n          },\n          \"src\": \"4\",\n          \"dst\": \"2\",\n          \"dst_connector\": null,\n          \"src_connector\": \"OUT_result\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192*ceiling(floor(N/120)/8192)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8192*ceiling(floor(N/120)/8192)\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"24\",\n          \"dst_connector\": \"IN__x\",\n          \"src_connector\": \"OUT_x\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8192*ceiling(floor(N/120)/8192)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"k\",\n                      \"end\": \"k\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"8192*ceiling(floor(N/120)/8192)\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"24\",\n          \"dst_connector\": \"IN__y\",\n          \"src_connector\": \"OUT_y\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_input_x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"26\",\n          \"dst\": \"5\",\n          \"dst_connector\": null,\n          \"src_connector\": \"_out\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_input_y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"27\",\n          \"dst\": \"6\",\n          \"dst_connector\": null,\n          \"src_connector\": \"_out\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"8\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"7\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_product\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"7\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"8\"\n              }\n            }\n          },\n          \"src\": \"9\",\n          \"dst\": \"10\",\n          \"dst_connector\": null,\n          \"src_connector\": \"_product\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(i, 64)\",\n                      \"end\": \"Mod(i, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_partial_sums\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"Mod(i, 64)\",\n                      \"end\": \"Mod(i, 64)\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"18\",\n          \"dst\": \"8\",\n          \"dst_connector\": \"IN_partial_sums\",\n          \"src_connector\": \"buffer_out\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"21\",\n          \"dst\": \"20\",\n          \"dst_connector\": \"IN_reduce\",\n          \"src_connector\": \"reduce_out\"\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"dot_2_reduce_vector\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"15\",\n          \"dst\": \"14\",\n          \"dst_connector\": \"IN_reduce_vector\",\n          \"src_connector\": \"reduce_out\"\n        }\n      ],\n      \"attributes\": {\n        \"is_collapsed\": false,\n        \"nosync\": false,\n        \"instrument\": \"No_Instrumentation\",\n        \"executions\": \"0\",\n        \"dynamic_executions\": true,\n        \"ranges\": {},\n        \"location\": {}\n      }\n    },\n    {\n      \"type\": \"SDFGState\",\n      \"label\": \"pre_dot_1\",\n      \"id\": 1,\n      \"collapsed\": false,\n      \"scope_dict\": {\n        \"-1\": [\n          4,\n          6\n        ],\n        \"4\": [\n          0,\n          1,\n          5\n        ],\n        \"6\": [\n          2,\n          3,\n          7\n        ]\n      },\n      \"nodes\": [\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"x\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 195,\n              \"end_line\": 195,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 0,\n          \"scope_entry\": \"4\",\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_x\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 196,\n              \"end_line\": 196,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_x\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 1,\n          \"scope_entry\": \"4\",\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"y\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 195,\n              \"end_line\": 195,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 2,\n          \"scope_entry\": \"6\",\n          \"scope_exit\": \"7\"\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_y\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 196,\n              \"end_line\": 196,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_y\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 3,\n          \"scope_entry\": \"6\",\n          \"scope_exit\": \"7\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_bank_split[i0=0:15]\",\n          \"attributes\": {\n            \"label\": \"hbm_bank_split\",\n            \"params\": [\n              \"i0\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"14\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 167,\n              \"end_line\": 167,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_bank_split.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 4,\n          \"scope_entry\": null,\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_bank_split[i0=0:15]\",\n          \"attributes\": {\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 5,\n          \"scope_entry\": \"4\",\n          \"scope_exit\": \"5\"\n        },\n        {\n          \"type\": \"MapEntry\",\n          \"label\": \"hbm_bank_split[i0=0:15]\",\n          \"attributes\": {\n            \"label\": \"hbm_bank_split\",\n            \"params\": [\n              \"i0\"\n            ],\n            \"range\": {\n              \"type\": \"Range\",\n              \"ranges\": [\n                {\n                  \"start\": \"0\",\n                  \"end\": \"14\",\n                  \"step\": \"1\",\n                  \"tile\": \"1\"\n                }\n              ]\n            },\n            \"schedule\": \"Unrolled\",\n            \"unroll\": false,\n            \"collapse\": 1,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 167,\n              \"end_line\": 167,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_bank_split.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 6,\n          \"scope_entry\": null,\n          \"scope_exit\": \"7\"\n        },\n        {\n          \"type\": \"MapExit\",\n          \"label\": \"hbm_bank_split[i0=0:15]\",\n          \"attributes\": {\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 7,\n          \"scope_entry\": \"6\",\n          \"scope_exit\": \"7\"\n        }\n      ],\n      \"edges\": [\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"4\",\n          \"dst\": \"0\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"1\",\n          \"dst\": \"5\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"floor(N/120)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/120)\",\n                      \"end\": \"i0*floor(N/120) + floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"data\": \"x\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/120)\",\n                      \"end\": \"i0*floor(N/120) + floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"floor(N/120)\"\n              }\n            }\n          },\n          \"src\": \"0\",\n          \"dst\": \"1\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"6\",\n          \"dst\": \"2\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": null,\n                \"other_subset\": null,\n                \"data\": null,\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"7\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"floor(N/120)\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/120)\",\n                      \"end\": \"i0*floor(N/120) + floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"data\": \"y\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0*floor(N/120)\",\n                      \"end\": \"i0*floor(N/120) + floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"i0\",\n                      \"end\": \"i0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    },\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"floor(N/120) - 1\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"floor(N/120)\"\n              }\n            }\n          },\n          \"src\": \"2\",\n          \"dst\": \"3\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        }\n      ],\n      \"attributes\": {\n        \"is_collapsed\": false,\n        \"nosync\": false,\n        \"instrument\": \"No_Instrumentation\",\n        \"executions\": \"0\",\n        \"dynamic_executions\": true,\n        \"ranges\": {},\n        \"location\": {}\n      }\n    },\n    {\n      \"type\": \"SDFGState\",\n      \"label\": \"post_dot_1\",\n      \"id\": 2,\n      \"collapsed\": false,\n      \"scope_dict\": {\n        \"-1\": [\n          0,\n          1,\n          2,\n          3\n        ]\n      },\n      \"nodes\": [\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"result\",\n          \"attributes\": {\n            \"access\": \"WriteOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 240,\n              \"end_line\": 240,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"result\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 0,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"fpga_result\",\n          \"attributes\": {\n            \"access\": \"ReadOnly\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 241,\n              \"end_line\": 241,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/transformation/interstate/fpga_transform_state.py\"\n            },\n            \"data\": \"fpga_result\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 1,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"AccessNode\",\n          \"label\": \"final_result\",\n          \"attributes\": {\n            \"access\": \"ReadWrite\",\n            \"setzero\": false,\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 136,\n              \"end_line\": 136,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n            },\n            \"data\": \"final_result\",\n            \"in_connectors\": {},\n            \"out_connectors\": {}\n          },\n          \"id\": 2,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        },\n        {\n          \"type\": \"NestedSDFG\",\n          \"label\": \"Reduce\",\n          \"attributes\": {\n            \"sdfg\": {\n              \"type\": \"SDFG\",\n              \"attributes\": {\n                \"arg_names\": [],\n                \"constants_prop\": {},\n                \"_arrays\": {\n                  \"_in\": {\n                    \"type\": \"Array\",\n                    \"attributes\": {\n                      \"allow_conflicts\": false,\n                      \"strides\": [\n                        \"1\"\n                      ],\n                      \"total_size\": \"15\",\n                      \"offset\": [\n                        \"0\"\n                      ],\n                      \"may_alias\": false,\n                      \"alignment\": 0,\n                      \"dtype\": \"float32\",\n                      \"shape\": [\n                        \"15\"\n                      ],\n                      \"transient\": false,\n                      \"storage\": \"Default\",\n                      \"lifetime\": \"Scope\",\n                      \"location\": {},\n                      \"debuginfo\": null\n                    }\n                  },\n                  \"_out\": {\n                    \"type\": \"Array\",\n                    \"attributes\": {\n                      \"allow_conflicts\": false,\n                      \"strides\": [\n                        \"1\"\n                      ],\n                      \"total_size\": \"1\",\n                      \"offset\": [\n                        \"0\"\n                      ],\n                      \"may_alias\": false,\n                      \"alignment\": 0,\n                      \"dtype\": \"float32\",\n                      \"shape\": [\n                        \"1\"\n                      ],\n                      \"transient\": false,\n                      \"storage\": \"Default\",\n                      \"lifetime\": \"Scope\",\n                      \"location\": {},\n                      \"debuginfo\": null\n                    }\n                  }\n                },\n                \"symbols\": {},\n                \"instrument\": \"No_Instrumentation\",\n                \"global_code\": {\n                  \"frame\": {\n                    \"string_data\": \"\",\n                    \"language\": \"CPP\"\n                  }\n                },\n                \"init_code\": {\n                  \"frame\": {\n                    \"string_data\": \"\",\n                    \"language\": \"CPP\"\n                  }\n                },\n                \"exit_code\": {\n                  \"frame\": {\n                    \"string_data\": \"\",\n                    \"language\": \"CPP\"\n                  }\n                },\n                \"orig_sdfg\": null,\n                \"transformation_hist\": [],\n                \"openmp_sections\": true,\n                \"name\": \"reduce\"\n              },\n              \"nodes\": [\n                {\n                  \"type\": \"SDFGState\",\n                  \"label\": \"state_0\",\n                  \"id\": 0,\n                  \"collapsed\": false,\n                  \"scope_dict\": {\n                    \"-1\": [\n                      0,\n                      3\n                    ],\n                    \"0\": [\n                      1,\n                      2\n                    ]\n                  },\n                  \"nodes\": [\n                    {\n                      \"type\": \"MapEntry\",\n                      \"label\": \"reduce_init_map[_o0=0]\",\n                      \"attributes\": {\n                        \"label\": \"reduce_init_map\",\n                        \"params\": [\n                          \"_o0\"\n                        ],\n                        \"range\": {\n                          \"type\": \"Range\",\n                          \"ranges\": [\n                            {\n                              \"start\": \"0\",\n                              \"end\": \"0\",\n                              \"step\": \"1\",\n                              \"tile\": \"1\"\n                            }\n                          ]\n                        },\n                        \"schedule\": \"Default\",\n                        \"unroll\": false,\n                        \"collapse\": 1,\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 76,\n                          \"end_line\": 76,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/standard/nodes/reduce.py\"\n                        },\n                        \"is_collapsed\": false,\n                        \"instrument\": \"No_Instrumentation\",\n                        \"in_connectors\": {},\n                        \"out_connectors\": {}\n                      },\n                      \"id\": 0,\n                      \"scope_entry\": null,\n                      \"scope_exit\": \"2\"\n                    },\n                    {\n                      \"type\": \"Tasklet\",\n                      \"label\": \"reduce_init\",\n                      \"attributes\": {\n                        \"code\": {\n                          \"string_data\": \"out = 0\",\n                          \"language\": \"Python\"\n                        },\n                        \"state_fields\": [],\n                        \"code_global\": {\n                          \"string_data\": \"\",\n                          \"language\": \"CPP\"\n                        },\n                        \"code_init\": {\n                          \"string_data\": \"\",\n                          \"language\": \"CPP\"\n                        },\n                        \"code_exit\": {\n                          \"string_data\": \"\",\n                          \"language\": \"CPP\"\n                        },\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 76,\n                          \"end_line\": 76,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/standard/nodes/reduce.py\"\n                        },\n                        \"instrument\": \"No_Instrumentation\",\n                        \"label\": \"reduce_init\",\n                        \"location\": {},\n                        \"environments\": [],\n                        \"in_connectors\": {},\n                        \"out_connectors\": {\n                          \"out\": null\n                        }\n                      },\n                      \"id\": 1,\n                      \"scope_entry\": \"0\",\n                      \"scope_exit\": \"2\"\n                    },\n                    {\n                      \"type\": \"MapExit\",\n                      \"label\": \"reduce_init_map[_o0=0]\",\n                      \"attributes\": {\n                        \"in_connectors\": {\n                          \"IN__out\": null\n                        },\n                        \"out_connectors\": {\n                          \"OUT__out\": null\n                        }\n                      },\n                      \"id\": 2,\n                      \"scope_entry\": \"0\",\n                      \"scope_exit\": \"2\"\n                    },\n                    {\n                      \"type\": \"AccessNode\",\n                      \"label\": \"_out\",\n                      \"attributes\": {\n                        \"access\": \"WriteOnly\",\n                        \"setzero\": false,\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 1342,\n                          \"end_line\": 1342,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/sdfg/state.py\"\n                        },\n                        \"data\": \"_out\",\n                        \"in_connectors\": {},\n                        \"out_connectors\": {}\n                      },\n                      \"id\": 3,\n                      \"scope_entry\": null,\n                      \"scope_exit\": null\n                    }\n                  ],\n                  \"edges\": [\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"1\",\n                            \"dynamic\": false,\n                            \"subset\": null,\n                            \"other_subset\": null,\n                            \"data\": null,\n                            \"wcr\": null,\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": null,\n                            \"dst_subset\": null,\n                            \"num_accesses\": \"1\"\n                          }\n                        }\n                      },\n                      \"src\": \"0\",\n                      \"dst\": \"1\",\n                      \"dst_connector\": null,\n                      \"src_connector\": null\n                    },\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"1\",\n                            \"dynamic\": false,\n                            \"subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"other_subset\": null,\n                            \"data\": \"_out\",\n                            \"wcr\": null,\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": null,\n                            \"dst_subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"num_accesses\": \"1\"\n                          }\n                        }\n                      },\n                      \"src\": \"2\",\n                      \"dst\": \"3\",\n                      \"dst_connector\": null,\n                      \"src_connector\": \"OUT__out\"\n                    },\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"1\",\n                            \"dynamic\": false,\n                            \"subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"_o0\",\n                                  \"end\": \"_o0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"other_subset\": null,\n                            \"data\": \"_out\",\n                            \"wcr\": null,\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": null,\n                            \"dst_subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"_o0\",\n                                  \"end\": \"_o0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"num_accesses\": \"1\"\n                          }\n                        }\n                      },\n                      \"src\": \"1\",\n                      \"dst\": \"2\",\n                      \"dst_connector\": \"IN__out\",\n                      \"src_connector\": \"out\"\n                    }\n                  ],\n                  \"attributes\": {\n                    \"is_collapsed\": false,\n                    \"nosync\": false,\n                    \"instrument\": \"No_Instrumentation\",\n                    \"executions\": \"0\",\n                    \"dynamic_executions\": true,\n                    \"ranges\": {},\n                    \"location\": {}\n                  }\n                },\n                {\n                  \"type\": \"SDFGState\",\n                  \"label\": \"state_1\",\n                  \"id\": 1,\n                  \"collapsed\": false,\n                  \"scope_dict\": {\n                    \"-1\": [\n                      0,\n                      3,\n                      4\n                    ],\n                    \"0\": [\n                      1,\n                      2\n                    ]\n                  },\n                  \"nodes\": [\n                    {\n                      \"type\": \"MapEntry\",\n                      \"label\": \"reduce_values[_i0=0:15]\",\n                      \"attributes\": {\n                        \"label\": \"reduce_values\",\n                        \"params\": [\n                          \"_i0\"\n                        ],\n                        \"range\": {\n                          \"type\": \"Range\",\n                          \"ranges\": [\n                            {\n                              \"start\": \"0\",\n                              \"end\": \"14\",\n                              \"step\": \"1\",\n                              \"tile\": \"1\"\n                            }\n                          ]\n                        },\n                        \"schedule\": \"Default\",\n                        \"unroll\": false,\n                        \"collapse\": 1,\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 125,\n                          \"end_line\": 125,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/standard/nodes/reduce.py\"\n                        },\n                        \"is_collapsed\": false,\n                        \"instrument\": \"No_Instrumentation\",\n                        \"in_connectors\": {\n                          \"IN__in\": null\n                        },\n                        \"out_connectors\": {\n                          \"OUT__in\": null\n                        }\n                      },\n                      \"id\": 0,\n                      \"scope_entry\": null,\n                      \"scope_exit\": \"1\"\n                    },\n                    {\n                      \"type\": \"MapExit\",\n                      \"label\": \"reduce_values[_i0=0:15]\",\n                      \"attributes\": {\n                        \"in_connectors\": {\n                          \"IN__out\": null\n                        },\n                        \"out_connectors\": {\n                          \"OUT__out\": null\n                        }\n                      },\n                      \"id\": 1,\n                      \"scope_entry\": \"0\",\n                      \"scope_exit\": \"1\"\n                    },\n                    {\n                      \"type\": \"Tasklet\",\n                      \"label\": \"identity\",\n                      \"attributes\": {\n                        \"code\": {\n                          \"string_data\": \"out = inp\",\n                          \"language\": \"Python\"\n                        },\n                        \"state_fields\": [],\n                        \"code_global\": {\n                          \"string_data\": \"\",\n                          \"language\": \"CPP\"\n                        },\n                        \"code_init\": {\n                          \"string_data\": \"\",\n                          \"language\": \"CPP\"\n                        },\n                        \"code_exit\": {\n                          \"string_data\": \"\",\n                          \"language\": \"CPP\"\n                        },\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 132,\n                          \"end_line\": 132,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/standard/nodes/reduce.py\"\n                        },\n                        \"instrument\": \"No_Instrumentation\",\n                        \"label\": \"identity\",\n                        \"location\": {},\n                        \"environments\": [],\n                        \"in_connectors\": {\n                          \"inp\": null\n                        },\n                        \"out_connectors\": {\n                          \"out\": null\n                        }\n                      },\n                      \"id\": 2,\n                      \"scope_entry\": \"0\",\n                      \"scope_exit\": \"1\"\n                    },\n                    {\n                      \"type\": \"AccessNode\",\n                      \"label\": \"_in\",\n                      \"attributes\": {\n                        \"access\": \"ReadOnly\",\n                        \"setzero\": false,\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 135,\n                          \"end_line\": 135,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/standard/nodes/reduce.py\"\n                        },\n                        \"data\": \"_in\",\n                        \"in_connectors\": {},\n                        \"out_connectors\": {}\n                      },\n                      \"id\": 3,\n                      \"scope_entry\": null,\n                      \"scope_exit\": null\n                    },\n                    {\n                      \"type\": \"AccessNode\",\n                      \"label\": \"_out\",\n                      \"attributes\": {\n                        \"access\": \"ReadOnly\",\n                        \"setzero\": false,\n                        \"debuginfo\": {\n                          \"type\": \"DebugInfo\",\n                          \"start_line\": 136,\n                          \"end_line\": 136,\n                          \"start_column\": 0,\n                          \"end_column\": 0,\n                          \"filename\": \"/home/jannis/Desktop/base+test/dace/dace/libraries/standard/nodes/reduce.py\"\n                        },\n                        \"data\": \"_out\",\n                        \"in_connectors\": {},\n                        \"out_connectors\": {}\n                      },\n                      \"id\": 4,\n                      \"scope_entry\": null,\n                      \"scope_exit\": null\n                    }\n                  ],\n                  \"edges\": [\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"15\",\n                            \"dynamic\": false,\n                            \"subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"14\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"other_subset\": null,\n                            \"data\": \"_in\",\n                            \"wcr\": null,\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"14\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"dst_subset\": null,\n                            \"num_accesses\": \"15\"\n                          }\n                        }\n                      },\n                      \"src\": \"3\",\n                      \"dst\": \"0\",\n                      \"dst_connector\": \"IN__in\",\n                      \"src_connector\": null\n                    },\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"1\",\n                            \"dynamic\": false,\n                            \"subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"_i0\",\n                                  \"end\": \"_i0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"other_subset\": null,\n                            \"data\": \"_in\",\n                            \"wcr\": null,\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"_i0\",\n                                  \"end\": \"_i0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"dst_subset\": null,\n                            \"num_accesses\": \"1\"\n                          }\n                        }\n                      },\n                      \"src\": \"0\",\n                      \"dst\": \"2\",\n                      \"dst_connector\": \"inp\",\n                      \"src_connector\": \"OUT__in\"\n                    },\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"15\",\n                            \"dynamic\": false,\n                            \"subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"other_subset\": null,\n                            \"data\": \"_out\",\n                            \"wcr\": \"(lambda a, b: (a + b))\",\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": null,\n                            \"dst_subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"num_accesses\": \"15\"\n                          }\n                        }\n                      },\n                      \"src\": \"1\",\n                      \"dst\": \"4\",\n                      \"dst_connector\": null,\n                      \"src_connector\": \"OUT__out\"\n                    },\n                    {\n                      \"type\": \"MultiConnectorEdge\",\n                      \"attributes\": {\n                        \"data\": {\n                          \"type\": \"Memlet\",\n                          \"attributes\": {\n                            \"volume\": \"1\",\n                            \"dynamic\": false,\n                            \"subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"other_subset\": null,\n                            \"data\": \"_out\",\n                            \"wcr\": \"(lambda a, b: (a + b))\",\n                            \"debuginfo\": null,\n                            \"wcr_nonatomic\": false,\n                            \"allow_oob\": false,\n                            \"src_subset\": null,\n                            \"dst_subset\": {\n                              \"type\": \"Range\",\n                              \"ranges\": [\n                                {\n                                  \"start\": \"0\",\n                                  \"end\": \"0\",\n                                  \"step\": \"1\",\n                                  \"tile\": \"1\"\n                                }\n                              ]\n                            },\n                            \"num_accesses\": \"1\"\n                          }\n                        }\n                      },\n                      \"src\": \"2\",\n                      \"dst\": \"1\",\n                      \"dst_connector\": \"IN__out\",\n                      \"src_connector\": \"out\"\n                    }\n                  ],\n                  \"attributes\": {\n                    \"is_collapsed\": false,\n                    \"nosync\": false,\n                    \"instrument\": \"No_Instrumentation\",\n                    \"executions\": \"0\",\n                    \"dynamic_executions\": true,\n                    \"ranges\": {},\n                    \"location\": {}\n                  }\n                }\n              ],\n              \"edges\": [\n                {\n                  \"type\": \"Edge\",\n                  \"attributes\": {\n                    \"data\": {\n                      \"type\": \"InterstateEdge\",\n                      \"attributes\": {\n                        \"assignments\": {},\n                        \"condition\": {\n                          \"string_data\": \"1\",\n                          \"language\": \"Python\"\n                        }\n                      },\n                      \"label\": \"\"\n                    }\n                  },\n                  \"src\": \"0\",\n                  \"dst\": \"1\"\n                }\n              ],\n              \"sdfg_list_id\": 1,\n              \"start_state\": null\n            },\n            \"schedule\": \"Default\",\n            \"symbol_mapping\": {},\n            \"debuginfo\": {\n              \"type\": \"DebugInfo\",\n              \"start_line\": 134,\n              \"end_line\": 134,\n              \"start_column\": 0,\n              \"end_column\": 0,\n              \"filename\": \"/home/jannis/Desktop/base+test/FpgaHbmForDaCe/Evaluation/hbm_axpy_dot_based.py\"\n            },\n            \"is_collapsed\": false,\n            \"instrument\": \"No_Instrumentation\",\n            \"no_inline\": false,\n            \"unique_name\": \"\",\n            \"label\": \"Reduce\",\n            \"location\": {},\n            \"environments\": [],\n            \"in_connectors\": {\n              \"_in\": null\n            },\n            \"out_connectors\": {\n              \"_out\": null\n            }\n          },\n          \"id\": 3,\n          \"scope_entry\": null,\n          \"scope_exit\": null\n        }\n      ],\n      \"edges\": [\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"15\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"fpga_result\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"15\"\n              }\n            }\n          },\n          \"src\": \"1\",\n          \"dst\": \"0\",\n          \"dst_connector\": null,\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"result\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"14\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"dst_subset\": null,\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"0\",\n          \"dst\": \"3\",\n          \"dst_connector\": \"_in\",\n          \"src_connector\": null\n        },\n        {\n          \"type\": \"MultiConnectorEdge\",\n          \"attributes\": {\n            \"data\": {\n              \"type\": \"Memlet\",\n              \"attributes\": {\n                \"volume\": \"1\",\n                \"dynamic\": false,\n                \"subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"other_subset\": null,\n                \"data\": \"final_result\",\n                \"wcr\": null,\n                \"debuginfo\": null,\n                \"wcr_nonatomic\": false,\n                \"allow_oob\": false,\n                \"src_subset\": null,\n                \"dst_subset\": {\n                  \"type\": \"Range\",\n                  \"ranges\": [\n                    {\n                      \"start\": \"0\",\n                      \"end\": \"0\",\n                      \"step\": \"1\",\n                      \"tile\": \"1\"\n                    }\n                  ]\n                },\n                \"num_accesses\": \"1\"\n              }\n            }\n          },\n          \"src\": \"3\",\n          \"dst\": \"2\",\n          \"dst_connector\": null,\n          \"src_connector\": \"_out\"\n        }\n      ],\n      \"attributes\": {\n        \"is_collapsed\": false,\n        \"nosync\": false,\n        \"instrument\": \"No_Instrumentation\",\n        \"executions\": \"0\",\n        \"dynamic_executions\": true,\n        \"ranges\": {},\n        \"location\": {}\n      }\n    }\n  ],\n  \"edges\": [\n    {\n      \"type\": \"Edge\",\n      \"attributes\": {\n        \"data\": {\n          \"type\": \"InterstateEdge\",\n          \"attributes\": {\n            \"assignments\": {},\n            \"condition\": {\n              \"string_data\": \"1\",\n              \"language\": \"Python\"\n            }\n          },\n          \"label\": \"\"\n        }\n      },\n      \"src\": \"1\",\n      \"dst\": \"0\"\n    },\n    {\n      \"type\": \"Edge\",\n      \"attributes\": {\n        \"data\": {\n          \"type\": \"InterstateEdge\",\n          \"attributes\": {\n            \"assignments\": {},\n            \"condition\": {\n              \"string_data\": \"1\",\n              \"language\": \"Python\"\n            }\n          },\n          \"label\": \"\"\n        }\n      },\n      \"src\": \"0\",\n      \"dst\": \"2\"\n    }\n  ],\n  \"sdfg_list_id\": 0,\n  \"start_state\": null\n}";
    var sdfg = parse_sdfg(sdfg_json);
    init_sdfv(sdfg);
});
</script>
</body>
</html>