<profile>

<section name = "Vitis HLS Report for 'atax'" level="0">
<item name = "Date">Wed Apr 26 11:16:21 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">atax</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.349 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">693, 693, 3.465 us, 3.465 us, 694, 694, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257">atax_Pipeline_VITIS_LOOP_14_1, 682, 682, 3.410 us, 3.410 us, 682, 682, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 120, 11708, 2268, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 143, -</column>
<column name="Register">-, -, 653, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 20, 6, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257">atax_Pipeline_VITIS_LOOP_14_1, 0, 120, 11708, 2268, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 13, 1, 13</column>
<column name="x_address0">45, 11, 5, 55</column>
<column name="x_address1">45, 11, 5, 55</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257_ap_start_reg">1, 0, 1, 0</column>
<column name="x_load_10_reg_399">32, 0, 32, 0</column>
<column name="x_load_11_reg_404">32, 0, 32, 0</column>
<column name="x_load_12_reg_419">32, 0, 32, 0</column>
<column name="x_load_13_reg_424">32, 0, 32, 0</column>
<column name="x_load_14_reg_439">32, 0, 32, 0</column>
<column name="x_load_15_reg_444">32, 0, 32, 0</column>
<column name="x_load_16_reg_459">32, 0, 32, 0</column>
<column name="x_load_17_reg_464">32, 0, 32, 0</column>
<column name="x_load_18_reg_479">32, 0, 32, 0</column>
<column name="x_load_19_reg_484">32, 0, 32, 0</column>
<column name="x_load_1_reg_304">32, 0, 32, 0</column>
<column name="x_load_2_reg_319">32, 0, 32, 0</column>
<column name="x_load_3_reg_324">32, 0, 32, 0</column>
<column name="x_load_4_reg_339">32, 0, 32, 0</column>
<column name="x_load_5_reg_344">32, 0, 32, 0</column>
<column name="x_load_6_reg_359">32, 0, 32, 0</column>
<column name="x_load_7_reg_364">32, 0, 32, 0</column>
<column name="x_load_8_reg_379">32, 0, 32, 0</column>
<column name="x_load_9_reg_384">32, 0, 32, 0</column>
<column name="x_load_reg_299">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, atax, return value</column>
<column name="A_address0">out, 9, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_address1">out, 9, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
<column name="x_address0">out, 5, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 32, ap_memory, x, array</column>
<column name="x_address1">out, 5, ap_memory, x, array</column>
<column name="x_ce1">out, 1, ap_memory, x, array</column>
<column name="x_q1">in, 32, ap_memory, x, array</column>
<column name="y_address0">out, 5, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_we0">out, 1, ap_memory, y, array</column>
<column name="y_d0">out, 32, ap_memory, y, array</column>
<column name="y_q0">in, 32, ap_memory, y, array</column>
<column name="y_address1">out, 5, ap_memory, y, array</column>
<column name="y_ce1">out, 1, ap_memory, y, array</column>
<column name="y_we1">out, 1, ap_memory, y, array</column>
<column name="y_d1">out, 32, ap_memory, y, array</column>
<column name="y_q1">in, 32, ap_memory, y, array</column>
<column name="tmp_address0">out, 5, ap_memory, tmp, array</column>
<column name="tmp_ce0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_we0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_d0">out, 32, ap_memory, tmp, array</column>
<column name="tmp_q0">in, 32, ap_memory, tmp, array</column>
</table>
</item>
</section>
</profile>
