/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  reg [5:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [4:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(1'h0 & celloutsig_0_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z[1] & celloutsig_1_18z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[1] & celloutsig_0_10z[0]);
  assign celloutsig_0_18z = ~(in_data[22] & celloutsig_0_0z);
  assign celloutsig_0_5z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_3z = celloutsig_1_0z[4] | ~(celloutsig_1_0z[2]);
  assign celloutsig_1_5z = celloutsig_1_4z[0] | ~(in_data[188]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_19z = celloutsig_0_2z | ~(celloutsig_0_17z);
  assign celloutsig_0_2z = in_data[65] | ~(celloutsig_0_0z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_10z[1:0], celloutsig_0_11z };
  assign celloutsig_0_62z = { celloutsig_0_17z, celloutsig_0_43z, celloutsig_0_38z, celloutsig_0_61z, celloutsig_0_6z } / { 1'h1, celloutsig_0_46z[3:0] };
  assign celloutsig_1_4z = celloutsig_1_2z[8:1] / { 1'h1, celloutsig_1_2z[2], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_6z[16], celloutsig_1_1z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[6:5] };
  assign celloutsig_0_21z = { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[5:2], celloutsig_0_7z };
  assign celloutsig_0_24z = _00_ / { 1'h1, celloutsig_0_4z[5:1], 1'h0 };
  assign celloutsig_0_40z = celloutsig_0_38z & ~(celloutsig_0_15z);
  assign celloutsig_0_41z = celloutsig_0_23z[5] & ~(celloutsig_0_18z);
  assign celloutsig_0_43z = celloutsig_0_11z[2] & ~(celloutsig_0_24z[4]);
  assign celloutsig_0_6z = celloutsig_0_0z & ~(in_data[22]);
  assign celloutsig_1_1z = celloutsig_1_0z[2] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_20z = celloutsig_0_6z & ~(celloutsig_0_19z);
  assign celloutsig_0_0z = in_data[45] & in_data[85];
  assign celloutsig_0_33z = celloutsig_0_23z[9] & celloutsig_0_15z;
  assign celloutsig_0_38z = celloutsig_0_23z[6] & celloutsig_0_10z[1];
  assign celloutsig_0_61z = celloutsig_0_40z & celloutsig_0_18z;
  assign celloutsig_0_14z = celloutsig_0_9z[2] & celloutsig_0_11z[3];
  assign celloutsig_0_16z = celloutsig_0_6z & celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_14z & celloutsig_0_16z;
  assign celloutsig_1_0z = in_data[146:141] ^ in_data[102:97];
  assign celloutsig_1_2z = in_data[107:99] ^ { in_data[101:99], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:1], celloutsig_1_3z, celloutsig_1_2z } ^ { in_data[121:114], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[21:18], celloutsig_0_0z } ^ { celloutsig_0_8z[4:1], celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_9z[3:0] ^ celloutsig_0_8z[5:2];
  assign celloutsig_0_11z = { celloutsig_0_8z[4:1], celloutsig_0_6z } ^ celloutsig_0_4z[6:2];
  assign celloutsig_0_23z = { celloutsig_0_8z[7:1], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z } ^ { celloutsig_0_21z[5:1], celloutsig_0_10z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_46z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_46z = { celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_20z };
  assign { celloutsig_0_4z[3:1], celloutsig_0_4z[6:4] } = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[37:35] } ^ { in_data[37:35], in_data[40:38] };
  assign { celloutsig_0_8z[7], celloutsig_0_8z[3:1], celloutsig_0_8z[6:4] } = { celloutsig_0_6z, celloutsig_0_4z[3:1], celloutsig_0_4z[6:4] } ^ { in_data[88], in_data[84:83], celloutsig_0_1z, in_data[87:85] };
  assign celloutsig_0_4z[0] = 1'h0;
  assign celloutsig_0_8z[0] = celloutsig_0_6z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
