Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Thu Jan 12 22:02:25 2023
| Host         : Strength running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pattern_hdmi_timing_summary_routed.rpt -pb pattern_hdmi_timing_summary_routed.pb -rpx pattern_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern_hdmi
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (84)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (84)
-------------------------------
 There are 84 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.985        0.000                      0                  156        0.018        0.000                      0                  156        2.000        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 4.000}        8.000           125.000         
  PCK_pckgen              {0.000 19.862}       39.724          25.174          
    reg2dvi/U0/SerialClk  {0.000 3.972}        7.945           125.870         
sys_clk_pin               {0.000 4.000}        8.000           125.000         
  PCK_pckgen_1            {0.000 19.862}       39.724          25.174          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                               2.000        0.000                       0                     1  
  PCK_pckgen         23.985        0.000                      0                  156        0.163        0.000                      0                  156       19.362        0.000                       0                    86  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  PCK_pckgen_1       23.987        0.000                      0                  156        0.163        0.000                      0                  156       19.362        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PCK_pckgen_1  PCK_pckgen         23.985        0.000                      0                  156        0.018        0.000                      0                  156  
PCK_pckgen    PCK_pckgen_1       23.985        0.000                      0                  156        0.018        0.000                      0                  156  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      PCK_pckgen    
(none)                      PCK_pckgen_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      PCK_pckgen    
(none)                      PCK_pckgen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen
  To Clock:  PCK_pckgen

Setup :            0  Failing Endpoints,  Worst Slack       23.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 6.694ns (43.006%)  route 8.871ns (56.994%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.298    22.318    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X110Y127       LUT5 (Prop_lut5_I1_O)        0.327    22.645 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    22.645    pattern/syncgen_n_84
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031    46.630    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         46.630    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             24.013ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 6.694ns (42.956%)  route 8.890ns (57.044%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.317    22.336    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.327    22.663 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    22.663    pattern/syncgen_n_87
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)        0.077    46.676    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         46.676    
                         arrival time                         -22.663    
  -------------------------------------------------------------------
                         slack                                 24.013    

Slack (MET) :             25.033ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.337ns (43.656%)  route 8.179ns (56.344%))
  Logic Levels:           24  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.078    21.471    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I5_O)        0.124    21.595 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    21.595    pattern/syncgen_n_86
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.029    46.628    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         46.628    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 25.033    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.685ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.856ns (18.749%)  route 3.709ns (81.250%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.124     9.718 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.280    10.998    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I1_O)        0.152    11.151 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.495    11.645    pattern/syncgen_n_85
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X113Y127       FDRE (Setup_fdre_C_D)       -0.269    46.330    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         46.330    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                 34.685    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.966ns (22.082%)  route 3.409ns (77.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.786    11.460    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.966ns (22.713%)  route 3.287ns (77.287%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.664    11.339    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/C
                         clock pessimism              0.570    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X111Y128       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.145    46.664    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.235    pattern/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         46.235    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.145    46.664    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.235    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         46.235    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.110     2.341    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.386 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.386    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.120     2.223    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.114     2.345    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.390    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     2.224    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.710     2.092    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y131       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDRE (Prop_fdre_C_Q)         0.141     2.233 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.128     2.361    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.544     2.104    
    SLICE_X107Y129       FDSE (Hold_fdse_C_D)         0.070     2.174    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.068    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.088 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.358    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.486 r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.541    pattern/syncgen/pckgen/inst/seq_reg1[6]
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.340    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.383 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.878    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.520     1.358    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.352    pattern/syncgen/pckgen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.116     2.367    reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.075     2.178    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.120     2.374    reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]
    SLICE_X112Y126       LUT4 (Prop_lut4_I0_O)        0.045     2.419 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000     2.419    reg2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.979     2.646    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.101    
    SLICE_X112Y126       FDSE (Hold_fdse_C_D)         0.121     2.222    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.171     2.401    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.524     2.124    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.070     2.194    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=6, routed)           0.106     2.359    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X113Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.404 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.404    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.092     2.195    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pattern/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  pattern/VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.116     2.370    reg2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.546     2.100    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.059     2.159    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.691%)  route 0.147ns (47.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.147     2.398    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.524     2.122    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.060     2.182    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCK_pckgen
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   pattern/syncgen/pckgen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         39.724      37.568     BUFHCE_X0Y24     pattern/syncgen/pckgen/inst/clkout1_buf_en/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y128    reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y127    reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y126    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y125    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y130    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y129    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y122    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y121    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen_1
  To Clock:  PCK_pckgen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.987ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 6.694ns (43.006%)  route 8.871ns (56.994%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.298    22.318    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X110Y127       LUT5 (Prop_lut5_I1_O)        0.327    22.645 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    22.645    pattern/syncgen_n_84
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.144    46.601    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031    46.632    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         46.632    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 23.987    

Slack (MET) :             24.014ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 6.694ns (42.956%)  route 8.890ns (57.044%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.317    22.336    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.327    22.663 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    22.663    pattern/syncgen_n_87
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.144    46.601    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)        0.077    46.678    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         46.678    
                         arrival time                         -22.663    
  -------------------------------------------------------------------
                         slack                                 24.014    

Slack (MET) :             25.034ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.337ns (43.656%)  route 8.179ns (56.344%))
  Logic Levels:           24  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.078    21.471    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I5_O)        0.124    21.595 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    21.595    pattern/syncgen_n_86
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.144    46.601    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.029    46.630    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         46.630    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 25.034    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.144    46.644    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.215    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.144    46.644    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.215    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.687ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.856ns (18.749%)  route 3.709ns (81.250%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.124     9.718 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.280    10.998    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I1_O)        0.152    11.151 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.495    11.645    pattern/syncgen_n_85
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.144    46.601    
    SLICE_X113Y127       FDRE (Setup_fdre_C_D)       -0.269    46.332    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         46.332    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                 34.687    

Slack (MET) :             34.754ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.966ns (22.082%)  route 3.409ns (77.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.786    11.460    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.144    46.644    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    46.215    pattern/syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 34.754    

Slack (MET) :             34.876ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.966ns (22.713%)  route 3.287ns (77.287%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.664    11.339    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/C
                         clock pessimism              0.570    46.787    
                         clock uncertainty           -0.144    46.644    
    SLICE_X111Y128       FDRE (Setup_fdre_C_R)       -0.429    46.215    pattern/syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 34.876    

Slack (MET) :             34.894ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.144    46.666    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.237    pattern/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         46.237    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.894    

Slack (MET) :             34.894ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.144    46.666    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.237    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         46.237    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.110     2.341    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.386 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.386    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.120     2.223    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.114     2.345    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.390    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     2.224    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.710     2.092    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y131       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDRE (Prop_fdre_C_Q)         0.141     2.233 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.128     2.361    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.544     2.104    
    SLICE_X107Y129       FDSE (Hold_fdse_C_D)         0.070     2.174    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.068    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.088 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.358    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.486 r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.541    pattern/syncgen/pckgen/inst/seq_reg1[6]
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.340    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.383 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.878    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.520     1.358    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.352    pattern/syncgen/pckgen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.116     2.367    reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.075     2.178    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.120     2.374    reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]
    SLICE_X112Y126       LUT4 (Prop_lut4_I0_O)        0.045     2.419 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000     2.419    reg2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.979     2.646    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.101    
    SLICE_X112Y126       FDSE (Hold_fdse_C_D)         0.121     2.222    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.171     2.401    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.524     2.124    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.070     2.194    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=6, routed)           0.106     2.359    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X113Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.404 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.404    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.546     2.103    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.092     2.195    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pattern/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  pattern/VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.116     2.370    reg2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.546     2.100    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.059     2.159    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.691%)  route 0.147ns (47.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.147     2.398    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.524     2.122    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.060     2.182    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCK_pckgen_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   pattern/syncgen/pckgen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         39.724      37.568     BUFHCE_X0Y24     pattern/syncgen/pckgen/inst/clkout1_buf_en/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y128    reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y127    reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y126    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y125    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y130    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y129    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y122    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.724      38.057     OLOGIC_X1Y121    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X113Y127   pattern/VGA_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y127   pattern/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X112Y127   pattern/VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X110Y128   pattern/syncgen/HCNT_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen_1
  To Clock:  PCK_pckgen

Setup :            0  Failing Endpoints,  Worst Slack       23.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 6.694ns (43.006%)  route 8.871ns (56.994%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.298    22.318    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X110Y127       LUT5 (Prop_lut5_I1_O)        0.327    22.645 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    22.645    pattern/syncgen_n_84
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031    46.630    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         46.630    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             24.013ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 6.694ns (42.956%)  route 8.890ns (57.044%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.317    22.336    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.327    22.663 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    22.663    pattern/syncgen_n_87
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)        0.077    46.676    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         46.676    
                         arrival time                         -22.663    
  -------------------------------------------------------------------
                         slack                                 24.013    

Slack (MET) :             25.033ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.337ns (43.656%)  route 8.179ns (56.344%))
  Logic Levels:           24  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.078    21.471    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I5_O)        0.124    21.595 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    21.595    pattern/syncgen_n_86
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.029    46.628    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         46.628    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 25.033    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.685ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.856ns (18.749%)  route 3.709ns (81.250%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.124     9.718 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.280    10.998    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I1_O)        0.152    11.151 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.495    11.645    pattern/syncgen_n_85
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X113Y127       FDRE (Setup_fdre_C_D)       -0.269    46.330    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         46.330    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                 34.685    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.966ns (22.082%)  route 3.409ns (77.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.786    11.460    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.966ns (22.713%)  route 3.287ns (77.287%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.664    11.339    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/C
                         clock pessimism              0.570    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X111Y128       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.145    46.664    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.235    pattern/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         46.235    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen rise@39.724ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.145    46.664    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.235    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         46.235    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.110     2.341    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.386 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.386    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.120     2.368    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.114     2.345    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.390    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     2.369    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.710     2.092    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y131       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDRE (Prop_fdre_C_Q)         0.141     2.233 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.128     2.361    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.544     2.104    
                         clock uncertainty            0.145     2.249    
    SLICE_X107Y129       FDSE (Hold_fdse_C_D)         0.070     2.319    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.068    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.088 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.358    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.486 r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.541    pattern/syncgen/pckgen/inst/seq_reg1[6]
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.340    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.383 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.878    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.520     1.358    
                         clock uncertainty            0.145     1.503    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.497    pattern/syncgen/pckgen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.116     2.367    reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.075     2.323    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.120     2.374    reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]
    SLICE_X112Y126       LUT4 (Prop_lut4_I0_O)        0.045     2.419 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000     2.419    reg2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.979     2.646    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.101    
                         clock uncertainty            0.145     2.246    
    SLICE_X112Y126       FDSE (Hold_fdse_C_D)         0.121     2.367    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.171     2.401    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.524     2.124    
                         clock uncertainty            0.145     2.269    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.070     2.339    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=6, routed)           0.106     2.359    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X113Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.404 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.404    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.092     2.340    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pattern/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  pattern/VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.116     2.370    reg2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.546     2.100    
                         clock uncertainty            0.145     2.245    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.059     2.304    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.691%)  route 0.147ns (47.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.147     2.398    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.524     2.122    
                         clock uncertainty            0.145     2.267    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.060     2.327    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen
  To Clock:  PCK_pckgen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 6.694ns (43.006%)  route 8.871ns (56.994%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.298    22.318    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X110Y127       LUT5 (Prop_lut5_I1_O)        0.327    22.645 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    22.645    pattern/syncgen_n_84
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031    46.630    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         46.630    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             24.013ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 6.694ns (42.956%)  route 8.890ns (57.044%))
  Logic Levels:           25  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.472    21.865    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT4 (Prop_lut4_I3_O)        0.154    22.019 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.317    22.336    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I5_O)        0.327    22.663 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    22.663    pattern/syncgen_n_87
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)        0.077    46.676    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         46.676    
                         arrival time                         -22.663    
  -------------------------------------------------------------------
                         slack                                 24.013    

Slack (MET) :             25.033ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.337ns (43.656%)  route 8.179ns (56.344%))
  Logic Levels:           24  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I3_O)        0.149     9.743 r  pattern/syncgen/rgb_12_carry__0_i_3/O
                         net (fo=11, routed)          0.947    10.690    pattern/syncgen/VCNT_reg[0]_1[1]
    SLICE_X109Y124       LUT3 (Prop_lut3_I1_O)        0.358    11.048 r  pattern/syncgen/rgb_12_carry__1_i_2/O
                         net (fo=4, routed)           0.554    11.602    pattern/syncgen/VCNT_reg[9]_1[2]
    SLICE_X110Y123       LUT4 (Prop_lut4_I0_O)        0.332    11.934 r  pattern/syncgen/rgb_12_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.934    pattern/syncgen_n_73
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.332 r  pattern/rgb_12_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    pattern/rgb_12_carry__1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  pattern/rgb_12_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.455    pattern/syncgen/rgb_12__72_carry__0[0]
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.726 r  pattern/syncgen/rgb_12__72_carry__0_i_1/CO[0]
                         net (fo=2, routed)           1.018    13.744    pattern/syncgen_n_79
    SLICE_X108Y122       LUT2 (Prop_lut2_I0_O)        0.373    14.117 r  pattern/rgb_12__72_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.117    pattern/rgb_12__72_carry__0_i_2_n_0
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.493 r  pattern/rgb_12__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.493    pattern/rgb_12__72_carry__0_n_0
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  pattern/rgb_12__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.610    pattern/rgb_12__72_carry__1_n_0
    SLICE_X108Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  pattern/rgb_12__72_carry__2/CO[3]
                         net (fo=1, routed)           0.009    14.736    pattern/rgb_12__72_carry__2_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.853 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.853    pattern/rgb_12__72_carry__3_n_0
    SLICE_X108Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.072 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.773    15.844    pattern/rgb_12__72_carry__4_n_7
    SLICE_X106Y123       LUT1 (Prop_lut1_I0_O)        0.295    16.139 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    16.139    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.689 r  pattern/rgb_12__123_carry/CO[3]
                         net (fo=1, routed)           0.000    16.689    pattern/rgb_12__123_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.911 r  pattern/rgb_12__123_carry__0/O[0]
                         net (fo=3, routed)           1.014    17.925    pattern/syncgen/rgb_12__146_carry__0[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.327    18.252 r  pattern/syncgen/rgb_12__146_carry__0_i_4/O
                         net (fo=1, routed)           0.834    19.086    pattern/syncgen_n_103
    SLICE_X107Y124       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.814 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.823    pattern/rgb_12__146_carry__0_n_0
    SLICE_X107Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.937 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.937    pattern/rgb_12__146_carry__1_n_0
    SLICE_X107Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.051 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.051    pattern/rgb_12__146_carry__2_n_0
    SLICE_X107Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.165 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.165    pattern/rgb_12__146_carry__3_n_0
    SLICE_X107Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.279    pattern/rgb_12__146_carry__4_n_0
    SLICE_X107Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.393 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           1.078    21.471    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y127       LUT6 (Prop_lut6_I5_O)        0.124    21.595 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    21.595    pattern/syncgen_n_86
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.029    46.628    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         46.628    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 25.033    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.606ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.966ns (21.362%)  route 3.556ns (78.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933    11.608    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y129       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 34.606    

Slack (MET) :             34.685ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.856ns (18.749%)  route 3.709ns (81.250%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 46.215 - 39.724 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.037     7.080    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.456     7.536 r  pattern/syncgen/VCNT_reg[3]/Q
                         net (fo=25, routed)          1.166     8.701    pattern/syncgen/VCNT[3]
    SLICE_X109Y121       LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.769     9.594    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.124     9.718 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.280    10.998    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I1_O)        0.152    11.151 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.495    11.645    pattern/syncgen_n_85
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846    46.215    pattern/PCK
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.529    46.744    
                         clock uncertainty           -0.145    46.599    
    SLICE_X113Y127       FDRE (Setup_fdre_C_D)       -0.269    46.330    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         46.330    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                 34.685    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.966ns (22.082%)  route 3.409ns (77.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 46.218 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.786    11.460    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849    46.218    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/C
                         clock pessimism              0.569    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.966ns (22.713%)  route 3.287ns (77.287%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.664    11.339    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/C
                         clock pessimism              0.570    46.787    
                         clock uncertainty           -0.145    46.642    
    SLICE_X111Y128       FDRE (Setup_fdre_C_R)       -0.429    46.213    pattern/syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.145    46.664    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.235    pattern/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         46.235    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PCK_pckgen_1 rise@39.724ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.966ns (22.690%)  route 3.291ns (77.310%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 46.217 - 39.724 ) 
    Source Clock Delay      (SCD):    7.086ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206     4.942    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.043 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          2.043     7.086    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.419     7.505 r  pattern/syncgen/HCNT_reg[2]/Q
                         net (fo=14, routed)          0.869     8.373    pattern/syncgen/HCNT[2]
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.299     8.672 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.782     9.455    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.972    10.551    pattern/syncgen/hcntend
    SLICE_X112Y127       LUT2 (Prop_lut2_I1_O)        0.124    10.675 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.668    11.343    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  CLK (IN)
                         net (fo=0)                   0.000    39.724    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.104 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.266    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.266 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    44.278    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    44.369 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848    46.217    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.592    46.809    
                         clock uncertainty           -0.145    46.664    
    SLICE_X110Y128       FDRE (Setup_fdre_C_R)       -0.429    46.235    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         46.235    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 34.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.110     2.341    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.386 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.386    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.120     2.368    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=6, routed)           0.114     2.345    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X112Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.390    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     2.369    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.710     2.092    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y131       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDRE (Prop_fdre_C_Q)         0.141     2.233 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.128     2.361    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X107Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.544     2.104    
                         clock uncertainty            0.145     2.249    
    SLICE_X107Y129       FDSE (Hold_fdse_C_D)         0.070     2.319    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     1.068    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.088 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     1.358    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.486 r  pattern/syncgen/pckgen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.541    pattern/syncgen/pckgen/inst/seq_reg1[6]
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     1.340    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.383 r  pattern/syncgen/pckgen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495     1.878    pattern/syncgen/pckgen/inst/PCK_pckgen_en_clk
    SLICE_X49Y100        FDRE                                         r  pattern/syncgen/pckgen/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.520     1.358    
                         clock uncertainty            0.145     1.503    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.497    pattern/syncgen/pckgen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.116     2.367    reg2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.075     2.323    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.120     2.374    reg2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]
    SLICE_X112Y126       LUT4 (Prop_lut4_I0_O)        0.045     2.419 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000     2.419    reg2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.979     2.646    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.546     2.101    
                         clock uncertainty            0.145     2.246    
    SLICE_X112Y126       FDSE (Hold_fdse_C_D)         0.121     2.367    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     2.231 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.171     2.401    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.980     2.647    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.524     2.124    
                         clock uncertainty            0.145     2.269    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.070     2.339    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=6, routed)           0.106     2.359    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X113Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.404 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.404    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.981     2.648    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.546     2.103    
                         clock uncertainty            0.145     2.248    
    SLICE_X113Y122       FDSE (Hold_fdse_C_D)         0.092     2.340    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pattern/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.708     2.090    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     2.254 r  pattern/VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.116     2.370    reg2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.546     2.100    
                         clock uncertainty            0.145     2.245    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.059     2.304    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.691%)  route 0.147ns (47.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.659 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696     1.355    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.705     2.087    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     2.251 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.147     2.398    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y124       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.524     2.122    
                         clock uncertainty            0.145     2.267    
    SLICE_X112Y124       FDRE (Hold_fdre_C_D)         0.060     2.327    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.071    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 1.508ns (53.526%)  route 1.309ns (46.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.309     2.817    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 1.508ns (53.526%)  route 1.309ns (46.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.309     2.817    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.275ns (36.390%)  route 0.481ns (63.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.756    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.984     2.651    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.275ns (36.390%)  route 0.481ns (63.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.756    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.984     2.651    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 1.508ns (53.526%)  route 1.309ns (46.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.309     2.817    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 1.508ns (53.526%)  route 1.309ns (46.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.309     2.817    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.275ns (36.390%)  route 0.481ns (63.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.756    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.984     2.651    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.275ns (36.390%)  route 0.481ns (63.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.756    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y130       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.984     2.651    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y130       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.952ns (44.926%)  route 2.392ns (55.074%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.821     4.018    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X110Y127       LUT5 (Prop_lut5_I0_O)        0.326     4.344 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.344    pattern/syncgen_n_84
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 1.952ns (46.563%)  route 2.240ns (53.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.669     3.865    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X110Y127       LUT6 (Prop_lut6_I0_O)        0.326     4.191 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000     4.191    pattern/syncgen_n_86
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.508ns (36.580%)  route 2.614ns (63.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.614     4.121    pattern/syncgen/RST_IBUF
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848     6.494    pattern/syncgen/PCK
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.508ns (36.580%)  route 2.614ns (63.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.614     4.121    pattern/syncgen/RST_IBUF
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848     6.494    pattern/syncgen/PCK
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.952ns (47.574%)  route 2.151ns (52.426%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.580     3.776    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I0_O)        0.326     4.102 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000     4.102    pattern/syncgen_n_87
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.632ns (42.285%)  route 2.227ns (57.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.294     2.802    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933     3.859    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.632ns (42.285%)  route 2.227ns (57.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.294     2.802    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933     3.859    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.801ns  (logic 1.508ns (39.663%)  route 2.293ns (60.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.293     3.801    pattern/syncgen/RST_IBUF
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848     6.494    pattern/syncgen/PCK
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.711ns  (logic 1.632ns (43.964%)  route 2.080ns (56.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.294     2.802    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.786     3.711    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 1.626ns (44.039%)  route 2.066ns (55.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.495     3.691    pattern/syncgen_n_85
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.320ns (40.214%)  route 0.476ns (59.786%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.476     0.751    pattern/syncgen/RST_IBUF
    SLICE_X112Y130       LUT6 (Prop_lut6_I5_O)        0.045     0.796 r  pattern/syncgen/VGA_HS_i_1/O
                         net (fo=1, routed)           0.000     0.796    pattern/syncgen/VGA_HS_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.984     2.651    pattern/syncgen/PCK
    SLICE_X112Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.320ns (34.716%)  route 0.602ns (65.284%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.602     0.877    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.045     0.922 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     0.922    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.979     2.646    pattern/syncgen/PCK
    SLICE_X111Y126       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.320ns (33.477%)  route 0.636ns (66.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.135     0.956    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.320ns (33.477%)  route 0.636ns (66.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.135     0.956    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.275ns (27.415%)  route 0.729ns (72.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.729     1.004    pattern/syncgen/RST_IBUF
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.320ns (30.111%)  route 0.743ns (69.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.242     1.063    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen_1

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.952ns (44.926%)  route 2.392ns (55.074%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.821     4.018    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X110Y127       LUT5 (Prop_lut5_I0_O)        0.326     4.344 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.344    pattern/syncgen_n_84
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_G_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 1.952ns (46.563%)  route 2.240ns (53.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.669     3.865    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X110Y127       LUT6 (Prop_lut6_I0_O)        0.326     4.191 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000     4.191    pattern/syncgen_n_86
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X110Y127       FDRE                                         r  pattern/VGA_B_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.508ns (36.580%)  route 2.614ns (63.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.614     4.121    pattern/syncgen/RST_IBUF
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848     6.494    pattern/syncgen/PCK
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.508ns (36.580%)  route 2.614ns (63.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.614     4.121    pattern/syncgen/RST_IBUF
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848     6.494    pattern/syncgen/PCK
    SLICE_X112Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.952ns (47.574%)  route 2.151ns (52.426%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.580     3.776    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I0_O)        0.326     4.102 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000     4.102    pattern/syncgen_n_87
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_R_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.632ns (42.285%)  route 2.227ns (57.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.294     2.802    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933     3.859    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.632ns (42.285%)  route 2.227ns (57.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.294     2.802    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.933     3.859    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    pattern/syncgen/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.801ns  (logic 1.508ns (39.663%)  route 2.293ns (60.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.293     3.801    pattern/syncgen/RST_IBUF
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.848     6.494    pattern/syncgen/PCK
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.711ns  (logic 1.632ns (43.964%)  route 2.080ns (56.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.294     2.802    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.124     2.926 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.786     3.711    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.849     6.495    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 1.626ns (44.039%)  route 2.066ns (55.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.571     3.079    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.118     3.197 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.495     3.691    pattern/syncgen_n_85
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.542 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012     4.554    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.645 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          1.846     6.492    pattern/PCK
    SLICE_X113Y127       FDRE                                         r  pattern/VGA_DE_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.320ns (40.214%)  route 0.476ns (59.786%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.476     0.751    pattern/syncgen/RST_IBUF
    SLICE_X112Y130       LUT6 (Prop_lut6_I5_O)        0.045     0.796 r  pattern/syncgen/VGA_HS_i_1/O
                         net (fo=1, routed)           0.000     0.796    pattern/syncgen/VGA_HS_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.984     2.651    pattern/syncgen/PCK
    SLICE_X112Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.320ns (34.716%)  route 0.602ns (65.284%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.602     0.877    pattern/syncgen/RST_IBUF
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.045     0.922 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     0.922    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.979     2.646    pattern/syncgen/PCK
    SLICE_X111Y126       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.320ns (33.477%)  route 0.636ns (66.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.135     0.956    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.320ns (33.477%)  route 0.636ns (66.523%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.135     0.956    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X113Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.275ns (27.415%)  route 0.729ns (72.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.729     1.004    pattern/syncgen/RST_IBUF
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.978     2.645    pattern/syncgen/PCK
    SLICE_X111Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.320ns (30.111%)  route 0.743ns (69.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.242     1.063    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X111Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.320ns (29.989%)  route 0.747ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.501     0.776    pattern/syncgen/RST_IBUF
    SLICE_X112Y127       LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.246     1.068    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.886 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752     1.638    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.667 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=75, routed)          0.982     2.649    pattern/syncgen/PCK
    SLICE_X110Y128       FDRE                                         r  pattern/syncgen/HCNT_reg[3]/C





