// GENERATED BY ISLE. DO NOT EDIT!
//
// Generated automatically from the instruction-selection DSL code in:
// - src/prelude.isle
// - src/prelude_lower.isle
// - src/isa/riscv64/inst.isle
// - src/isa/riscv64/lower.isle
// - /Users/afiune/github/go-sdk/hackathon-wasm/rust/wasmtime_hello/target/debug/build/cranelift-codegen-f5cf6ae366df2f83/out/clif_lower.isle

use super::*; // Pulls in all external types.
use std::marker::PhantomData;

/// Context during lowering: an implementation of this trait
/// must be provided with all external constructors and extractors.
/// A mutable borrow is passed along through all lowering logic.
pub trait Context {
    fn unit(&mut self) -> Unit;
    fn value_type(&mut self, arg0: Value) -> Type;
    fn u32_add(&mut self, arg0: u32, arg1: u32) -> u32;
    fn s32_add_fallible(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_nonnegative(&mut self, arg0: u32) -> Option<u32>;
    fn offset32(&mut self, arg0: Offset32) -> u32;
    fn u32_lteq(&mut self, arg0: u32, arg1: u32) -> Option<Unit>;
    fn u8_lteq(&mut self, arg0: u8, arg1: u8) -> Option<Unit>;
    fn u8_lt(&mut self, arg0: u8, arg1: u8) -> Option<Unit>;
    fn simm32(&mut self, arg0: Imm64) -> Option<u32>;
    fn uimm8(&mut self, arg0: Imm64) -> Option<u8>;
    fn u8_and(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_as_u32(&mut self, arg0: u8) -> u32;
    fn u8_as_u64(&mut self, arg0: u8) -> u64;
    fn u16_as_u64(&mut self, arg0: u16) -> u64;
    fn u32_as_u64(&mut self, arg0: u32) -> u64;
    fn i64_as_u64(&mut self, arg0: i64) -> u64;
    fn u64_add(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_sub(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_mul(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_sdiv(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_udiv(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_and(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_or(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_xor(&mut self, arg0: u64, arg1: u64) -> u64;
    fn imm64_shl(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn imm64_ushr(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn imm64_sshr(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn u64_not(&mut self, arg0: u64) -> u64;
    fn u64_eq(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_le(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_lt(&mut self, arg0: u64, arg1: u64) -> bool;
    fn i64_sextend_imm64(&mut self, arg0: Type, arg1: Imm64) -> i64;
    fn u64_uextend_imm64(&mut self, arg0: Type, arg1: Imm64) -> u64;
    fn imm64_icmp(&mut self, arg0: Type, arg1: &IntCC, arg2: Imm64, arg3: Imm64) -> Imm64;
    fn u64_is_zero(&mut self, arg0: u64) -> bool;
    fn u64_is_odd(&mut self, arg0: u64) -> bool;
    fn ty_bits(&mut self, arg0: Type) -> u8;
    fn ty_bits_u16(&mut self, arg0: Type) -> u16;
    fn ty_bits_u64(&mut self, arg0: Type) -> u64;
    fn ty_mask(&mut self, arg0: Type) -> u64;
    fn ty_bytes(&mut self, arg0: Type) -> u16;
    fn lane_type(&mut self, arg0: Type) -> Type;
    fn mem_flags_trusted(&mut self) -> MemFlags;
    fn intcc_reverse(&mut self, arg0: &IntCC) -> IntCC;
    fn intcc_inverse(&mut self, arg0: &IntCC) -> IntCC;
    fn floatcc_reverse(&mut self, arg0: &FloatCC) -> FloatCC;
    fn floatcc_inverse(&mut self, arg0: &FloatCC) -> FloatCC;
    fn floatcc_unordered(&mut self, arg0: &FloatCC) -> bool;
    fn fits_in_16(&mut self, arg0: Type) -> Option<Type>;
    fn fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn lane_fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn fits_in_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_32(&mut self, arg0: Type) -> Option<Type>;
    fn ty_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_scalar_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_32_or_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_8_or_16(&mut self, arg0: Type) -> Option<Type>;
    fn int_fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_scalar_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_float_or_vec(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vector_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vector_not_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64_ctor(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn_vec64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn_vec128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec128_int(&mut self, arg0: Type) -> Option<Type>;
    fn not_vec32x2(&mut self, arg0: Type) -> Option<Type>;
    fn not_i64x2(&mut self, arg0: Type) -> Option<()>;
    fn u8_from_uimm8(&mut self, arg0: Uimm8) -> u8;
    fn u64_from_bool(&mut self, arg0: bool) -> u64;
    fn u64_from_imm64(&mut self, arg0: Imm64) -> u64;
    fn nonzero_u64_from_imm64(&mut self, arg0: Imm64) -> Option<u64>;
    fn imm64_power_of_two(&mut self, arg0: Imm64) -> Option<u64>;
    fn imm64(&mut self, arg0: u64) -> Imm64;
    fn imm64_masked(&mut self, arg0: Type, arg1: u64) -> Imm64;
    fn u64_from_ieee32(&mut self, arg0: Ieee32) -> u64;
    fn u64_from_ieee64(&mut self, arg0: Ieee64) -> u64;
    fn multi_lane(&mut self, arg0: Type) -> Option<(u32, u32)>;
    fn dynamic_lane(&mut self, arg0: Type) -> Option<(u32, u32)>;
    fn dynamic_int_lane(&mut self, arg0: Type) -> Option<u32>;
    fn dynamic_fp_lane(&mut self, arg0: Type) -> Option<u32>;
    fn ty_dyn64_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn128_int(&mut self, arg0: Type) -> Option<Type>;
    fn offset32_to_u32(&mut self, arg0: Offset32) -> u32;
    fn intcc_unsigned(&mut self, arg0: &IntCC) -> IntCC;
    fn signed_cond_code(&mut self, arg0: &IntCC) -> Option<IntCC>;
    fn trap_code_division_by_zero(&mut self) -> TrapCode;
    fn trap_code_integer_overflow(&mut self) -> TrapCode;
    fn trap_code_bad_conversion_to_integer(&mut self) -> TrapCode;
    fn range(&mut self, arg0: usize, arg1: usize) -> Range;
    fn range_view(&mut self, arg0: Range) -> RangeView;
    fn value_reg(&mut self, arg0: Reg) -> ValueRegs;
    fn value_regs(&mut self, arg0: Reg, arg1: Reg) -> ValueRegs;
    fn value_regs_invalid(&mut self) -> ValueRegs;
    fn output_none(&mut self) -> InstOutput;
    fn output(&mut self, arg0: ValueRegs) -> InstOutput;
    fn output_pair(&mut self, arg0: ValueRegs, arg1: ValueRegs) -> InstOutput;
    fn output_builder_new(&mut self) -> InstOutputBuilder;
    fn output_builder_push(&mut self, arg0: &InstOutputBuilder, arg1: ValueRegs) -> Unit;
    fn output_builder_finish(&mut self, arg0: &InstOutputBuilder) -> InstOutput;
    fn temp_writable_reg(&mut self, arg0: Type) -> WritableReg;
    fn is_valid_reg(&mut self, arg0: Reg) -> bool;
    fn invalid_reg(&mut self) -> Reg;
    fn mark_value_used(&mut self, arg0: Value) -> Unit;
    fn put_in_reg(&mut self, arg0: Value) -> Reg;
    fn put_in_regs(&mut self, arg0: Value) -> ValueRegs;
    fn ensure_in_vreg(&mut self, arg0: Reg, arg1: Type) -> Reg;
    fn value_regs_get(&mut self, arg0: ValueRegs, arg1: usize) -> Reg;
    fn value_regs_len(&mut self, arg0: ValueRegs) -> usize;
    fn preg_to_reg(&mut self, arg0: PReg) -> Reg;
    fn value_list_slice(&mut self, arg0: ValueList) -> ValueSlice;
    fn value_slice_empty(&mut self, arg0: ValueSlice) -> Option<()>;
    fn value_slice_unwrap(&mut self, arg0: ValueSlice) -> Option<(Value, ValueSlice)>;
    fn value_slice_len(&mut self, arg0: ValueSlice) -> usize;
    fn value_slice_get(&mut self, arg0: ValueSlice, arg1: usize) -> Value;
    fn writable_reg_to_reg(&mut self, arg0: WritableReg) -> Reg;
    fn inst_results(&mut self, arg0: Inst) -> ValueSlice;
    fn first_result(&mut self, arg0: Inst) -> Option<Value>;
    fn inst_data(&mut self, arg0: Inst) -> InstructionData;
    fn def_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn zero_value(&mut self, arg0: Value) -> Option<Value>;
    fn is_sinkable_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn maybe_uextend(&mut self, arg0: Value) -> Option<Value>;
    fn emit(&mut self, arg0: &MInst) -> Unit;
    fn sink_inst(&mut self, arg0: Inst) -> Unit;
    fn emit_u64_le_const(&mut self, arg0: u64) -> VCodeConstant;
    fn emit_u128_le_const(&mut self, arg0: u128) -> VCodeConstant;
    fn const_to_vconst(&mut self, arg0: Constant) -> VCodeConstant;
    fn avoid_div_traps(&mut self, arg0: Type) -> Option<()>;
    fn tls_model(&mut self, arg0: Type) -> TlsModel;
    fn tls_model_is_elf_gd(&mut self) -> Option<Unit>;
    fn tls_model_is_macho(&mut self) -> Option<Unit>;
    fn tls_model_is_coff(&mut self) -> Option<Unit>;
    fn preserve_frame_pointers(&mut self) -> Option<Unit>;
    fn box_external_name(&mut self, arg0: ExternalName) -> BoxExternalName;
    fn func_ref_data(&mut self, arg0: FuncRef) -> (SigRef, ExternalName, RelocDistance);
    fn symbol_value_data(
        &mut self,
        arg0: GlobalValue,
    ) -> Option<(ExternalName, RelocDistance, i64)>;
    fn reloc_distance_near(&mut self, arg0: RelocDistance) -> Option<()>;
    fn vec_mask_from_immediate(&mut self, arg0: Immediate) -> Option<VecMask>;
    fn u128_from_immediate(&mut self, arg0: Immediate) -> Option<u128>;
    fn u128_from_constant(&mut self, arg0: Constant) -> Option<u128>;
    fn u64_from_constant(&mut self, arg0: Constant) -> Option<u64>;
    fn only_writable_reg(&mut self, arg0: WritableValueRegs) -> Option<WritableReg>;
    fn writable_regs_get(&mut self, arg0: WritableValueRegs, arg1: usize) -> WritableReg;
    fn abi_num_args(&mut self, arg0: Sig) -> usize;
    fn abi_get_arg(&mut self, arg0: Sig, arg1: usize) -> ABIArg;
    fn abi_num_rets(&mut self, arg0: Sig) -> usize;
    fn abi_get_ret(&mut self, arg0: Sig, arg1: usize) -> ABIArg;
    fn abi_ret_arg(&mut self, arg0: Sig) -> Option<ABIArg>;
    fn abi_no_ret_arg(&mut self, arg0: Sig) -> Option<()>;
    fn abi_sized_stack_arg_space(&mut self, arg0: Sig) -> i64;
    fn abi_sized_stack_ret_space(&mut self, arg0: Sig) -> i64;
    fn abi_stackslot_addr(&mut self, arg0: WritableReg, arg1: StackSlot, arg2: Offset32) -> MInst;
    fn abi_dynamic_stackslot_addr(&mut self, arg0: WritableReg, arg1: DynamicStackSlot) -> MInst;
    fn abi_arg_only_slot(&mut self, arg0: &ABIArg) -> Option<ABIArgSlot>;
    fn abi_arg_struct_pointer(&mut self, arg0: &ABIArg) -> Option<(ABIArgSlot, i64, u64)>;
    fn abi_arg_implicit_pointer(&mut self, arg0: &ABIArg) -> Option<(ABIArgSlot, i64, Type)>;
    fn real_reg_to_reg(&mut self, arg0: RealReg) -> Reg;
    fn real_reg_to_writable_reg(&mut self, arg0: RealReg) -> WritableReg;
    fn gen_move(&mut self, arg0: Type, arg1: WritableReg, arg2: Reg) -> MInst;
    fn gen_return(&mut self, arg0: ValueSlice) -> Unit;
    fn has_zbkb(&mut self) -> bool;
    fn has_zba(&mut self) -> bool;
    fn has_zbb(&mut self) -> bool;
    fn has_zbc(&mut self) -> bool;
    fn has_zbs(&mut self) -> bool;
    fn zero_reg(&mut self) -> Reg;
    fn imm(&mut self, arg0: Type, arg1: u64) -> Reg;
    fn imm_from_bits(&mut self, arg0: u64) -> Imm12;
    fn imm_from_neg_bits(&mut self, arg0: i64) -> Imm12;
    fn imm12_from_u64(&mut self, arg0: u64) -> Option<Imm12>;
    fn writable_zero_reg(&mut self) -> WritableReg;
    fn gen_default_frm(&mut self) -> OptionFloatRoundingMode;
    fn pack_float_rounding_mode(&mut self, arg0: &FRM) -> OptionFloatRoundingMode;
    fn neg_imm12(&mut self, arg0: Imm12) -> Imm12;
    fn u8_as_i32(&mut self, arg0: u8) -> i32;
    fn gen_select_reg(&mut self, arg0: &IntCC, arg1: Reg, arg2: Reg, arg3: Reg, arg4: Reg) -> Reg;
    fn load_u64_constant(&mut self, arg0: u64) -> Reg;
    fn gen_shamt(&mut self, arg0: Type, arg1: Reg) -> ValueRegs;
    fn imm12_const(&mut self, arg0: i32) -> Imm12;
    fn imm12_const_add(&mut self, arg0: i32, arg1: i32) -> Imm12;
    fn imm12_and(&mut self, arg0: Imm12, arg1: i32) -> Imm12;
    fn gen_amode(&mut self, arg0: Reg, arg1: Offset32, arg2: Type) -> AMode;
    fn offset32_imm(&mut self, arg0: i32) -> Offset32;
    fn default_memflags(&mut self) -> MemFlags;
    fn offset32_add(&mut self, arg0: Offset32, arg1: i64) -> Offset32;
    fn valid_atomic_transaction(&mut self, arg0: Type) -> Option<Type>;
    fn atomic_amo(&mut self) -> AMO;
    fn move_f_to_x(&mut self, arg0: Reg, arg1: Type) -> Reg;
    fn move_x_to_f(&mut self, arg0: Reg, arg1: Type) -> Reg;
    fn gen_stack_addr(&mut self, arg0: StackSlot, arg1: Offset32) -> Reg;
    fn gen_move2(&mut self, arg0: Reg, arg1: Type, arg2: Type) -> Reg;
    fn gen_moves(&mut self, arg0: ValueRegs, arg1: Type, arg2: Type) -> ValueRegs;
    fn vec_writable_clone(&mut self, arg0: &VecWritableReg) -> VecWritableReg;
    fn vec_writable_to_regs(&mut self, arg0: &VecWritableReg) -> ValueRegs;
    fn alloc_vec_writable(&mut self, arg0: Type) -> VecWritableReg;
    fn load_op(&mut self, arg0: Type) -> LoadOP;
    fn store_op(&mut self, arg0: Type) -> StoreOP;
    fn load_ext_name(&mut self, arg0: ExternalName, arg1: i64) -> Reg;
    fn int_convert_2_float_op(&mut self, arg0: Type, arg1: bool, arg2: Type) -> FpuOPRR;
    fn inst_output_get(&mut self, arg0: InstOutput, arg1: u8) -> ValueRegs;
    fn label_to_br_target(&mut self, arg0: MachLabel) -> BranchTarget;
    fn vec_label_get(&mut self, arg0: &VecMachLabel, arg1: u8) -> MachLabel;
    fn lower_br_icmp(
        &mut self,
        arg0: &IntCC,
        arg1: ValueRegs,
        arg2: ValueRegs,
        arg3: &VecMachLabel,
        arg4: Type,
    ) -> Unit;
    fn int_zero_reg(&mut self, arg0: Type) -> ValueRegs;
    fn lower_cond_br(
        &mut self,
        arg0: &IntCC,
        arg1: ValueRegs,
        arg2: &VecMachLabel,
        arg3: Type,
    ) -> Unit;
    fn intcc_to_extend_op(&mut self, arg0: &IntCC) -> ExtendOp;
    fn lower_br_table(&mut self, arg0: Reg, arg1: &VecMachLabel) -> Unit;
    fn load_ra(&mut self) -> Reg;
    fn shift_int_to_most_significant(&mut self, arg0: Reg, arg1: Type) -> Reg;
    fn gen_call(
        &mut self,
        arg0: SigRef,
        arg1: ExternalName,
        arg2: RelocDistance,
        arg3: ValueSlice,
    ) -> InstOutput;
    fn gen_call_indirect(&mut self, arg0: SigRef, arg1: Value, arg2: ValueSlice) -> InstOutput;
    fn fp_reg(&mut self) -> PReg;
    fn sp_reg(&mut self) -> PReg;
    fn int_compare(&mut self, arg0: &IntCC, arg1: Reg, arg2: Reg) -> IntegerCompare;
    fn is_atomic_rmw_max_etc(&mut self, arg0: &AtomicRmwOp) -> Option<(AtomicRmwOp, bool)>;
    fn unpack_value_array_2(&mut self, arg0: &ValueArray2) -> (Value, Value);
    fn pack_value_array_2(&mut self, arg0: Value, arg1: Value) -> ValueArray2;
    fn unpack_value_array_3(&mut self, arg0: &ValueArray3) -> (Value, Value, Value);
    fn pack_value_array_3(&mut self, arg0: Value, arg1: Value, arg2: Value) -> ValueArray3;
    fn unpack_block_array_2(&mut self, arg0: &BlockArray2) -> (BlockCall, BlockCall);
    fn pack_block_array_2(&mut self, arg0: BlockCall, arg1: BlockCall) -> BlockArray2;
}

pub trait ContextIter {
    type Context;
    type Output;
    fn next(&mut self, ctx: &mut Self::Context) -> Option<Self::Output>;
}

pub struct ContextIterWrapper<Item, I: Iterator<Item = Item>, C: Context> {
    iter: I,
    _ctx: PhantomData<C>,
}
impl<Item, I: Iterator<Item = Item>, C: Context> From<I> for ContextIterWrapper<Item, I, C> {
    fn from(iter: I) -> Self {
        Self {
            iter,
            _ctx: PhantomData,
        }
    }
}
impl<Item, I: Iterator<Item = Item>, C: Context> ContextIter for ContextIterWrapper<Item, I, C> {
    type Context = C;
    type Output = Item;
    fn next(&mut self, _ctx: &mut Self::Context) -> Option<Self::Output> {
        self.iter.next()
    }
}

/// Internal type SideEffectNoResult: defined at src/prelude_lower.isle line 282.
#[derive(Clone, Debug)]
pub enum SideEffectNoResult {
    Inst {
        inst: MInst,
    },
    Inst2 {
        inst1: MInst,
        inst2: MInst,
    },
    Inst3 {
        inst1: MInst,
        inst2: MInst,
        inst3: MInst,
    },
}

/// Internal type ProducesFlags: defined at src/prelude_lower.isle line 324.
#[derive(Clone, Debug)]
pub enum ProducesFlags {
    AlreadyExistingFlags,
    ProducesFlagsSideEffect { inst: MInst },
    ProducesFlagsTwiceSideEffect { inst1: MInst, inst2: MInst },
    ProducesFlagsReturnsReg { inst: MInst, result: Reg },
    ProducesFlagsReturnsResultWithConsumer { inst: MInst, result: Reg },
}

/// Internal type ConsumesFlags: defined at src/prelude_lower.isle line 346.
#[derive(Clone, Debug)]
pub enum ConsumesFlags {
    ConsumesFlagsSideEffect {
        inst: MInst,
    },
    ConsumesFlagsSideEffect2 {
        inst1: MInst,
        inst2: MInst,
    },
    ConsumesFlagsReturnsResultWithProducer {
        inst: MInst,
        result: Reg,
    },
    ConsumesFlagsReturnsReg {
        inst: MInst,
        result: Reg,
    },
    ConsumesFlagsTwiceReturnsValueRegs {
        inst1: MInst,
        inst2: MInst,
        result: ValueRegs,
    },
    ConsumesFlagsFourTimesReturnsValueRegs {
        inst1: MInst,
        inst2: MInst,
        inst3: MInst,
        inst4: MInst,
        result: ValueRegs,
    },
}

/// Internal type MInst: defined at src/isa/riscv64/inst.isle line 2.
#[derive(Clone, Debug)]
pub enum MInst {
    Nop0,
    Nop4,
    Lui {
        rd: WritableReg,
        imm: Imm20,
    },
    LoadConst32 {
        rd: WritableReg,
        imm: u32,
    },
    LoadConst64 {
        rd: WritableReg,
        imm: u64,
    },
    Auipc {
        rd: WritableReg,
        imm: Imm20,
    },
    FpuRR {
        alu_op: FpuOPRR,
        frm: OptionFloatRoundingMode,
        rd: WritableReg,
        rs: Reg,
    },
    AluRRR {
        alu_op: AluOPRRR,
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
    },
    FpuRRR {
        alu_op: FpuOPRRR,
        frm: OptionFloatRoundingMode,
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
    },
    FpuRRRR {
        alu_op: FpuOPRRRR,
        frm: OptionFloatRoundingMode,
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
        rs3: Reg,
    },
    AluRRImm12 {
        alu_op: AluOPRRI,
        rd: WritableReg,
        rs: Reg,
        imm12: Imm12,
    },
    Load {
        rd: WritableReg,
        op: LoadOP,
        flags: MemFlags,
        from: AMode,
    },
    Store {
        to: AMode,
        op: StoreOP,
        flags: MemFlags,
        src: Reg,
    },
    Args {
        args: VecArgPair,
    },
    Ret {
        rets: VecRetPair,
    },
    Extend {
        rd: WritableReg,
        rn: Reg,
        signed: bool,
        from_bits: u8,
        to_bits: u8,
    },
    AjustSp {
        amount: i64,
    },
    Call {
        info: BoxCallInfo,
    },
    CallInd {
        info: BoxCallIndInfo,
    },
    TrapIf {
        test: Reg,
        trap_code: TrapCode,
    },
    TrapIfC {
        rs1: Reg,
        rs2: Reg,
        cc: IntCC,
        trap_code: TrapCode,
    },
    Jal {
        dest: BranchTarget,
    },
    CondBr {
        taken: BranchTarget,
        not_taken: BranchTarget,
        kind: IntegerCompare,
    },
    LoadExtName {
        rd: WritableReg,
        name: BoxExternalName,
        offset: i64,
    },
    LoadAddr {
        rd: WritableReg,
        mem: AMode,
    },
    VirtualSPOffsetAdj {
        amount: i64,
    },
    Mov {
        rd: WritableReg,
        rm: Reg,
        ty: Type,
    },
    MovFromPReg {
        rd: WritableReg,
        rm: PReg,
    },
    Fence {
        pred: u8,
        succ: u8,
    },
    FenceI,
    ECall,
    EBreak,
    Udf {
        trap_code: TrapCode,
    },
    Jalr {
        rd: WritableReg,
        base: Reg,
        offset: Imm12,
    },
    Atomic {
        op: AtomicOP,
        rd: WritableReg,
        addr: Reg,
        src: Reg,
        amo: AMO,
    },
    AtomicStore {
        src: Reg,
        ty: Type,
        p: Reg,
    },
    AtomicLoad {
        rd: WritableReg,
        ty: Type,
        p: Reg,
    },
    AtomicRmwLoop {
        offset: Reg,
        op: AtomicRmwOp,
        dst: WritableReg,
        ty: Type,
        p: Reg,
        x: Reg,
        t0: WritableReg,
    },
    Select {
        dst: VecWritableReg,
        ty: Type,
        condition: Reg,
        x: ValueRegs,
        y: ValueRegs,
    },
    BrTable {
        index: Reg,
        tmp1: WritableReg,
        tmp2: WritableReg,
        targets: VecBranchTarget,
    },
    AtomicCas {
        offset: Reg,
        t0: WritableReg,
        dst: WritableReg,
        e: Reg,
        addr: Reg,
        v: Reg,
        ty: Type,
    },
    IntSelect {
        op: IntSelectOP,
        dst: VecWritableReg,
        x: ValueRegs,
        y: ValueRegs,
        ty: Type,
    },
    Csr {
        csr_op: CsrOP,
        rd: WritableReg,
        rs: OptionReg,
        imm: OptionUimm5,
        csr: CsrAddress,
    },
    Icmp {
        cc: IntCC,
        rd: WritableReg,
        a: ValueRegs,
        b: ValueRegs,
        ty: Type,
    },
    SelectReg {
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
        condition: IntegerCompare,
    },
    FcvtToInt {
        is_sat: bool,
        rd: WritableReg,
        tmp: WritableReg,
        rs: Reg,
        is_signed: bool,
        in_type: Type,
        out_type: Type,
    },
    SelectIf {
        if_spectre_guard: bool,
        rd: VecWritableReg,
        test: Reg,
        x: ValueRegs,
        y: ValueRegs,
    },
    RawData {
        data: VecU8,
    },
    Unwind {
        inst: UnwindInst,
    },
    DummyUse {
        reg: Reg,
    },
    FloatRound {
        op: FloatRoundOP,
        rd: WritableReg,
        int_tmp: WritableReg,
        f_tmp: WritableReg,
        rs: Reg,
        ty: Type,
    },
    FloatSelect {
        op: FloatSelectOP,
        rd: WritableReg,
        tmp: WritableReg,
        rs1: Reg,
        rs2: Reg,
        ty: Type,
    },
    FloatSelectPseudo {
        op: FloatSelectOP,
        rd: WritableReg,
        tmp: WritableReg,
        rs1: Reg,
        rs2: Reg,
        ty: Type,
    },
    Popcnt {
        sum: WritableReg,
        step: WritableReg,
        tmp: WritableReg,
        rs: Reg,
        ty: Type,
    },
    Cltz {
        leading: bool,
        sum: WritableReg,
        step: WritableReg,
        tmp: WritableReg,
        rs: Reg,
        ty: Type,
    },
    Rev8 {
        rs: Reg,
        step: WritableReg,
        tmp: WritableReg,
        rd: WritableReg,
    },
    Brev8 {
        rs: Reg,
        ty: Type,
        step: WritableReg,
        tmp: WritableReg,
        tmp2: WritableReg,
        rd: WritableReg,
    },
    StackProbeLoop {
        guard_size: u32,
        probe_count: u32,
        tmp: WritableReg,
    },
}

/// Internal type FloatSelectOP: defined at src/isa/riscv64/inst.isle line 340.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FloatSelectOP {
    Max,
    Min,
}

/// Internal type FloatRoundOP: defined at src/isa/riscv64/inst.isle line 345.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FloatRoundOP {
    Nearest,
    Ceil,
    Floor,
    Trunc,
}

/// Internal type CsrOP: defined at src/isa/riscv64/inst.isle line 352.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CsrOP {
    Csrrw,
    Csrrs,
    Csrrc,
    Csrrwi,
    Csrrsi,
    Csrrci,
}

/// Internal type IntSelectOP: defined at src/isa/riscv64/inst.isle line 361.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum IntSelectOP {
    Smax,
    Umax,
    Smin,
    Umin,
}

/// Internal type AtomicOP: defined at src/isa/riscv64/inst.isle line 368.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AtomicOP {
    LrW,
    ScW,
    AmoswapW,
    AmoaddW,
    AmoxorW,
    AmoandW,
    AmoorW,
    AmominW,
    AmomaxW,
    AmominuW,
    AmomaxuW,
    LrD,
    ScD,
    AmoswapD,
    AmoaddD,
    AmoxorD,
    AmoandD,
    AmoorD,
    AmominD,
    AmomaxD,
    AmominuD,
    AmomaxuD,
}

/// Internal type FpuOPRRRR: defined at src/isa/riscv64/inst.isle line 393.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPRRRR {
    FmaddS,
    FmsubS,
    FnmsubS,
    FnmaddS,
    FmaddD,
    FmsubD,
    FnmsubD,
    FnmaddD,
}

/// Internal type FClassResult: defined at src/isa/riscv64/inst.isle line 406.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FClassResult {
    NegInfinite,
    NegNormal,
    NegSubNormal,
    NegZero,
    PosZero,
    PosSubNormal,
    PosNormal,
    PosInfinite,
    SNaN,
    QNaN,
}

/// Internal type FpuOPRR: defined at src/isa/riscv64/inst.isle line 429.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPRR {
    FsqrtS,
    FcvtWS,
    FcvtWuS,
    FmvXW,
    FclassS,
    FcvtSw,
    FcvtSwU,
    FmvWX,
    FcvtLS,
    FcvtLuS,
    FcvtSL,
    FcvtSLU,
    FcvtLD,
    FcvtLuD,
    FmvXD,
    FcvtDL,
    FcvtDLu,
    FmvDX,
    FsqrtD,
    FcvtSD,
    FcvtDS,
    FclassD,
    FcvtWD,
    FcvtWuD,
    FcvtDW,
    FcvtDWU,
}

/// Internal type LoadOP: defined at src/isa/riscv64/inst.isle line 469.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum LoadOP {
    Lb,
    Lh,
    Lw,
    Lbu,
    Lhu,
    Lwu,
    Ld,
    Flw,
    Fld,
}

/// Internal type StoreOP: defined at src/isa/riscv64/inst.isle line 481.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum StoreOP {
    Sb,
    Sh,
    Sw,
    Sd,
    Fsw,
    Fsd,
}

/// Internal type AluOPRRR: defined at src/isa/riscv64/inst.isle line 490.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AluOPRRR {
    Add,
    Sub,
    Sll,
    Slt,
    SltU,
    Sgt,
    Sgtu,
    Xor,
    Srl,
    Sra,
    Or,
    And,
    Addw,
    Subw,
    Sllw,
    Srlw,
    Sraw,
    Mul,
    Mulh,
    Mulhsu,
    Mulhu,
    Div,
    DivU,
    Rem,
    RemU,
    Mulw,
    Divw,
    Divuw,
    Remw,
    Remuw,
    Adduw,
    Sh1add,
    Sh1adduw,
    Sh2add,
    Sh2adduw,
    Sh3add,
    Sh3adduw,
    Andn,
    Orn,
    Xnor,
    Max,
    Maxu,
    Min,
    Minu,
    Rol,
    Rolw,
    Ror,
    Rorw,
    Bclr,
    Bext,
    Binv,
    Bset,
    Clmul,
    Clmulh,
    Clmulr,
    Pack,
    Packw,
    Packh,
}

/// Internal type FpuOPRRR: defined at src/isa/riscv64/inst.isle line 570.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPRRR {
    FaddS,
    FsubS,
    FmulS,
    FdivS,
    FsgnjS,
    FsgnjnS,
    FsgnjxS,
    FminS,
    FmaxS,
    FeqS,
    FltS,
    FleS,
    FaddD,
    FsubD,
    FmulD,
    FdivD,
    FsgnjD,
    FsgnjnD,
    FsgnjxD,
    FminD,
    FmaxD,
    FeqD,
    FltD,
    FleD,
}

/// Internal type AluOPRRI: defined at src/isa/riscv64/inst.isle line 603.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AluOPRRI {
    Addi,
    Slti,
    SltiU,
    Xori,
    Ori,
    Andi,
    Slli,
    Srli,
    Srai,
    Addiw,
    Slliw,
    SrliW,
    Sraiw,
    SlliUw,
    Clz,
    Clzw,
    Ctz,
    Ctzw,
    Cpop,
    Cpopw,
    Sextb,
    Sexth,
    Zexth,
    Rori,
    Roriw,
    Rev8,
    Brev8,
    Orcb,
    Bclri,
    Bexti,
    Binvi,
    Bseti,
}

/// Internal type FRM: defined at src/isa/riscv64/inst.isle line 646.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FRM {
    RNE,
    RTZ,
    RDN,
    RUP,
    RMM,
    Fcsr,
}

/// Internal type FFlagsException: defined at src/isa/riscv64/inst.isle line 662.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FFlagsException {
    NV,
    DZ,
    OF,
    UF,
    NX,
}

/// Internal type FenceFm: defined at src/isa/riscv64/inst.isle line 681.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FenceFm {
    None,
    Tso,
}

/// Internal type ExtendOp: defined at src/isa/riscv64/inst.isle line 1045.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ExtendOp {
    Zero,
    Signed,
}

/// Internal type CmpResult: defined at src/isa/riscv64/inst.isle line 2205.
#[derive(Clone, Debug)]
pub enum CmpResult {
    Result { result: Reg, invert: bool },
}

// Generated as internal constructor for term output_reg.
pub fn constructor_output_reg<C: Context>(ctx: &mut C, arg0: Reg) -> InstOutput {
    let v1 = C::value_reg(ctx, arg0);
    let v2 = C::output(ctx, v1);
    // Rule at src/prelude_lower.isle line 55.
    return v2;
}

// Generated as internal constructor for term output_value.
pub fn constructor_output_value<C: Context>(ctx: &mut C, arg0: Value) -> InstOutput {
    let v1 = C::put_in_regs(ctx, arg0);
    let v2 = C::output(ctx, v1);
    // Rule at src/prelude_lower.isle line 59.
    return v2;
}

// Generated as internal constructor for term temp_reg.
pub fn constructor_temp_reg<C: Context>(ctx: &mut C, arg0: Type) -> Reg {
    let v1 = C::temp_writable_reg(ctx, arg0);
    let v2 = C::writable_reg_to_reg(ctx, v1);
    // Rule at src/prelude_lower.isle line 79.
    return v2;
}

// Generated as internal constructor for term value_regs_range.
pub fn constructor_value_regs_range<C: Context>(ctx: &mut C, arg0: ValueRegs) -> Range {
    let v2 = C::value_regs_len(ctx, arg0);
    let v3 = C::range(ctx, 0x0, v2);
    // Rule at src/prelude_lower.isle line 128.
    return v3;
}

// Generated as internal constructor for term lo_reg.
pub fn constructor_lo_reg<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v1 = C::put_in_regs(ctx, arg0);
    let v3 = C::value_regs_get(ctx, v1, 0x0);
    // Rule at src/prelude_lower.isle line 139.
    return v3;
}

// Generated as internal constructor for term emit_side_effect.
pub fn constructor_emit_side_effect<C: Context>(ctx: &mut C, arg0: &SideEffectNoResult) -> Unit {
    match arg0 {
        &SideEffectNoResult::Inst { inst: ref v1 } => {
            let v2 = C::emit(ctx, v1);
            // Rule at src/prelude_lower.isle line 292.
            return v2;
        }
        &SideEffectNoResult::Inst2 {
            inst1: ref v3,
            inst2: ref v4,
        } => {
            let v5 = C::emit(ctx, v3);
            let v6 = C::emit(ctx, v4);
            // Rule at src/prelude_lower.isle line 294.
            return v6;
        }
        &SideEffectNoResult::Inst3 {
            inst1: ref v7,
            inst2: ref v8,
            inst3: ref v9,
        } => {
            let v10 = C::emit(ctx, v7);
            let v11 = C::emit(ctx, v8);
            let v12 = C::emit(ctx, v9);
            // Rule at src/prelude_lower.isle line 297.
            return v12;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "emit_side_effect", "src/prelude_lower.isle line 291"
    )
}

// Generated as internal constructor for term side_effect.
pub fn constructor_side_effect<C: Context>(ctx: &mut C, arg0: &SideEffectNoResult) -> InstOutput {
    let v1 = constructor_emit_side_effect(ctx, arg0);
    let v2 = C::output_none(ctx);
    // Rule at src/prelude_lower.isle line 305.
    return v2;
}

// Generated as internal constructor for term side_effect_concat.
pub fn constructor_side_effect_concat<C: Context>(
    ctx: &mut C,
    arg0: &SideEffectNoResult,
    arg1: &SideEffectNoResult,
) -> SideEffectNoResult {
    match arg0 {
        &SideEffectNoResult::Inst { inst: ref v1 } => {
            match arg1 {
                &SideEffectNoResult::Inst { inst: ref v3 } => {
                    let v4 = SideEffectNoResult::Inst2 {
                        inst1: v1.clone(),
                        inst2: v3.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 310.
                    return v4;
                }
                &SideEffectNoResult::Inst2 {
                    inst1: ref v5,
                    inst2: ref v6,
                } => {
                    let v7 = SideEffectNoResult::Inst3 {
                        inst1: v1.clone(),
                        inst2: v5.clone(),
                        inst3: v6.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 312.
                    return v7;
                }
                _ => {}
            }
        }
        &SideEffectNoResult::Inst2 {
            inst1: ref v8,
            inst2: ref v9,
        } => {
            if let &SideEffectNoResult::Inst { inst: ref v3 } = arg1 {
                let v10 = SideEffectNoResult::Inst3 {
                    inst1: v8.clone(),
                    inst2: v9.clone(),
                    inst3: v3.clone(),
                };
                // Rule at src/prelude_lower.isle line 314.
                return v10;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "side_effect_concat", "src/prelude_lower.isle line 309"
    )
}

// Generated as internal constructor for term produces_flags_append.
pub fn constructor_produces_flags_append<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &MInst,
) -> ProducesFlags {
    if let &ProducesFlags::ProducesFlagsSideEffect { inst: ref v1 } = arg0 {
        let v3 = ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: v1.clone(),
            inst2: arg1.clone(),
        };
        // Rule at src/prelude_lower.isle line 339.
        return v3;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "produces_flags_append", "src/prelude_lower.isle line 338"
    )
}

// Generated as internal constructor for term produces_flags_get_reg.
pub fn constructor_produces_flags_get_reg<C: Context>(ctx: &mut C, arg0: &ProducesFlags) -> Reg {
    match arg0 {
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            // Rule at src/prelude_lower.isle line 364.
            return v2;
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v3,
            result: v4,
        } => {
            // Rule at src/prelude_lower.isle line 365.
            return v4;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "produces_flags_get_reg", "src/prelude_lower.isle line 363"
    )
}

// Generated as internal constructor for term produces_flags_ignore.
pub fn constructor_produces_flags_ignore<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
) -> ProducesFlags {
    match arg0 {
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            let v3 = ProducesFlags::ProducesFlagsSideEffect { inst: v1.clone() };
            // Rule at src/prelude_lower.isle line 370.
            return v3;
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v4,
            result: v5,
        } => {
            let v6 = ProducesFlags::ProducesFlagsSideEffect { inst: v4.clone() };
            // Rule at src/prelude_lower.isle line 372.
            return v6;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "produces_flags_ignore", "src/prelude_lower.isle line 369"
    )
}

// Generated as internal constructor for term consumes_flags_concat.
pub fn constructor_consumes_flags_concat<C: Context>(
    ctx: &mut C,
    arg0: &ConsumesFlags,
    arg1: &ConsumesFlags,
) -> ConsumesFlags {
    match arg0 {
        &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v8 } => {
            if let &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v9 } = arg1 {
                let v10 = ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: v8.clone(),
                    inst2: v9.clone(),
                };
                // Rule at src/prelude_lower.isle line 385.
                return v10;
            }
        }
        &ConsumesFlags::ConsumesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            if let &ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: ref v4,
                result: v5,
            } = arg1
            {
                let v6 = C::value_regs(ctx, v2, v5);
                let v7 = ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: v1.clone(),
                    inst2: v4.clone(),
                    result: v6,
                };
                // Rule at src/prelude_lower.isle line 379.
                return v7;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "consumes_flags_concat", "src/prelude_lower.isle line 378"
    )
}

// Generated as internal constructor for term with_flags.
pub fn constructor_with_flags<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> ValueRegs {
    match arg0 {
        &ProducesFlags::ProducesFlagsSideEffect { inst: ref v12 } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: ref v13,
                    result: v14,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v16 = C::emit(ctx, v13);
                    let v17 = C::value_reg(ctx, v14);
                    // Rule at src/prelude_lower.isle line 416.
                    return v17;
                }
                &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: ref v18,
                    inst2: ref v19,
                    result: v20,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v21 = C::emit(ctx, v18);
                    let v22 = C::emit(ctx, v19);
                    // Rule at src/prelude_lower.isle line 422.
                    return v20;
                }
                &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                    inst1: ref v23,
                    inst2: ref v24,
                    inst3: ref v25,
                    inst4: ref v26,
                    result: v27,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v28 = C::emit(ctx, v23);
                    let v29 = C::emit(ctx, v24);
                    let v30 = C::emit(ctx, v25);
                    let v31 = C::emit(ctx, v26);
                    // Rule at src/prelude_lower.isle line 434.
                    return v27;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: ref v32,
            inst2: ref v33,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: ref v13,
                    result: v14,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v36 = C::emit(ctx, v13);
                    let v37 = C::value_reg(ctx, v14);
                    // Rule at src/prelude_lower.isle line 450.
                    return v37;
                }
                &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: ref v18,
                    inst2: ref v19,
                    result: v20,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v38 = C::emit(ctx, v18);
                    let v39 = C::emit(ctx, v19);
                    // Rule at src/prelude_lower.isle line 457.
                    return v20;
                }
                &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                    inst1: ref v23,
                    inst2: ref v24,
                    inst3: ref v25,
                    inst4: ref v26,
                    result: v27,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v40 = C::emit(ctx, v23);
                    let v41 = C::emit(ctx, v24);
                    let v42 = C::emit(ctx, v25);
                    let v43 = C::emit(ctx, v26);
                    // Rule at src/prelude_lower.isle line 470.
                    return v27;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v1,
            result: v2,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v9 } => {
                    let v6 = C::emit(ctx, v1);
                    let v10 = C::emit(ctx, v9);
                    let v11 = C::value_reg(ctx, v2);
                    // Rule at src/prelude_lower.isle line 410.
                    return v11;
                }
                &ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
                    inst: ref v4,
                    result: v5,
                } => {
                    let v6 = C::emit(ctx, v1);
                    let v7 = C::emit(ctx, v4);
                    let v8 = C::value_regs(ctx, v2, v5);
                    // Rule at src/prelude_lower.isle line 402.
                    return v8;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "with_flags", "src/prelude_lower.isle line 400"
    )
}

// Generated as internal constructor for term with_flags_reg.
pub fn constructor_with_flags_reg<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> Reg {
    let v2 = constructor_with_flags(ctx, arg0, arg1);
    let v4 = C::value_regs_get(ctx, v2, 0x0);
    // Rule at src/prelude_lower.isle line 488.
    return v4;
}

// Generated as internal constructor for term flags_to_producesflags.
pub fn constructor_flags_to_producesflags<C: Context>(ctx: &mut C, arg0: Value) -> ProducesFlags {
    let v1 = C::mark_value_used(ctx, arg0);
    // Rule at src/prelude_lower.isle line 495.
    return ProducesFlags::AlreadyExistingFlags;
}

// Generated as internal constructor for term with_flags_side_effect.
pub fn constructor_with_flags_side_effect<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> SideEffectNoResult {
    match arg0 {
        &ProducesFlags::AlreadyExistingFlags => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v2 } => {
                    let v3 = SideEffectNoResult::Inst { inst: v2.clone() };
                    // Rule at src/prelude_lower.isle line 506.
                    return v3;
                }
                &ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: ref v4,
                    inst2: ref v5,
                } => {
                    let v6 = SideEffectNoResult::Inst2 {
                        inst1: v4.clone(),
                        inst2: v5.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 511.
                    return v6;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsSideEffect { inst: ref v7 } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v2 } => {
                    let v8 = SideEffectNoResult::Inst2 {
                        inst1: v7.clone(),
                        inst2: v2.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 516.
                    return v8;
                }
                &ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: ref v4,
                    inst2: ref v5,
                } => {
                    let v9 = SideEffectNoResult::Inst3 {
                        inst1: v7.clone(),
                        inst2: v4.clone(),
                        inst3: v5.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 521.
                    return v9;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: ref v10,
            inst2: ref v11,
        } => {
            if let &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v2 } = arg1 {
                let v12 = SideEffectNoResult::Inst3 {
                    inst1: v10.clone(),
                    inst2: v11.clone(),
                    inst3: v2.clone(),
                };
                // Rule at src/prelude_lower.isle line 526.
                return v12;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "with_flags_side_effect", "src/prelude_lower.isle line 504"
    )
}

// Generated as internal constructor for term lower_return.
pub fn constructor_lower_return<C: Context>(
    ctx: &mut C,
    arg0: Range,
    arg1: ValueSlice,
) -> InstOutput {
    let v2 = C::gen_return(ctx, arg1);
    let v3 = C::output_none(ctx);
    // Rule at src/prelude_lower.isle line 706.
    return v3;
}

// Generated as internal constructor for term value_regs_zero.
pub fn constructor_value_regs_zero<C: Context>(ctx: &mut C) -> ValueRegs {
    let v2 = C::imm(ctx, I64, 0x0);
    let v3 = C::imm(ctx, I64, 0x0);
    let v4 = C::value_regs(ctx, v2, v3);
    // Rule at src/isa/riscv64/inst.isle line 727.
    return v4;
}

// Generated as internal constructor for term gen_float_round.
pub fn constructor_gen_float_round<C: Context>(
    ctx: &mut C,
    arg0: &FloatRoundOP,
    arg1: Reg,
    arg2: Type,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, arg2);
    let v5 = C::temp_writable_reg(ctx, I64);
    let v7 = C::temp_writable_reg(ctx, F64);
    let v8 = MInst::FloatRound {
        op: arg0.clone(),
        rd: v3,
        int_tmp: v5,
        f_tmp: v7,
        rs: arg1,
        ty: arg2,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/riscv64/inst.isle line 732.
    return v10;
}

// Generated as internal constructor for term gen_float_select_pseudo.
pub fn constructor_gen_float_select_pseudo<C: Context>(
    ctx: &mut C,
    arg0: &FloatSelectOP,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, arg3);
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = MInst::FloatSelectPseudo {
        op: arg0.clone(),
        rd: v4,
        tmp: v6,
        rs1: arg1,
        rs2: arg2,
        ty: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/riscv64/inst.isle line 742.
    return v9;
}

// Generated as internal constructor for term gen_float_select.
pub fn constructor_gen_float_select<C: Context>(
    ctx: &mut C,
    arg0: &FloatSelectOP,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, arg3);
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = MInst::FloatSelect {
        op: arg0.clone(),
        rd: v4,
        tmp: v6,
        rs1: arg1,
        rs2: arg2,
        ty: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/riscv64/inst.isle line 751.
    return v9;
}

// Generated as internal constructor for term fpu_rr.
pub fn constructor_fpu_rr<C: Context>(ctx: &mut C, arg0: &FpuOPRR, arg1: Type, arg2: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, arg1);
    let v4 = C::gen_default_frm(ctx);
    let v5 = MInst::FpuRR {
        alu_op: arg0.clone(),
        frm: v4,
        rd: v3,
        rs: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/riscv64/inst.isle line 780.
    return v7;
}

// Generated as internal constructor for term alu_rrr.
pub fn constructor_alu_rrr<C: Context>(ctx: &mut C, arg0: &AluOPRRR, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::AluRRR {
        alu_op: arg0.clone(),
        rd: v4,
        rs1: arg1,
        rs2: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/riscv64/inst.isle line 787.
    return v7;
}

// Generated as internal constructor for term alu_add.
pub fn constructor_alu_add<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::Add, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 795.
    return v3;
}

// Generated as internal constructor for term alu_and.
pub fn constructor_alu_and<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::And, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 800.
    return v3;
}

// Generated as internal constructor for term alu_sub.
pub fn constructor_alu_sub<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 807.
    return v3;
}

// Generated as internal constructor for term fpu_rrr.
pub fn constructor_fpu_rrr<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRRR,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, arg1);
    let v5 = C::gen_default_frm(ctx);
    let v6 = MInst::FpuRRR {
        alu_op: arg0.clone(),
        frm: v5,
        rd: v4,
        rs1: arg2,
        rs2: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/riscv64/inst.isle line 815.
    return v8;
}

// Generated as internal constructor for term fpu_rrrr.
pub fn constructor_fpu_rrrr<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRRRR,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
    arg4: Reg,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, arg1);
    let v6 = C::gen_default_frm(ctx);
    let v7 = MInst::FpuRRRR {
        alu_op: arg0.clone(),
        frm: v6,
        rd: v5,
        rs1: arg2,
        rs2: arg3,
        rs3: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/inst.isle line 823.
    return v9;
}

// Generated as internal constructor for term alu_rr_imm12.
pub fn constructor_alu_rr_imm12<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRI,
    arg1: Reg,
    arg2: Imm12,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::AluRRImm12 {
        alu_op: arg0.clone(),
        rd: v4,
        rs: arg1,
        imm12: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/riscv64/inst.isle line 831.
    return v7;
}

// Generated as internal constructor for term alu_andi.
pub fn constructor_alu_andi<C: Context>(ctx: &mut C, arg0: Reg, arg1: i32) -> Reg {
    let v3 = C::imm12_const(ctx, arg1);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Andi, arg0, v3);
    // Rule at src/isa/riscv64/inst.isle line 837.
    return v4;
}

// Generated as internal constructor for term alu_slli.
pub fn constructor_alu_slli<C: Context>(ctx: &mut C, arg0: Reg, arg1: i32) -> Reg {
    let v3 = C::imm12_const(ctx, arg1);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Slli, arg0, v3);
    // Rule at src/isa/riscv64/inst.isle line 842.
    return v4;
}

// Generated as internal constructor for term alu_srli.
pub fn constructor_alu_srli<C: Context>(ctx: &mut C, arg0: Reg, arg1: i32) -> Reg {
    let v3 = C::imm12_const(ctx, arg1);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srli, arg0, v3);
    // Rule at src/isa/riscv64/inst.isle line 845.
    return v4;
}

// Generated as internal constructor for term alu_rr_funct12.
pub fn constructor_alu_rr_funct12<C: Context>(ctx: &mut C, arg0: &AluOPRRI, arg1: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = constructor_imm12_zero(ctx);
    let v5 = MInst::AluRRImm12 {
        alu_op: arg0.clone(),
        rd: v3,
        rs: arg1,
        imm12: v4,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/riscv64/inst.isle line 851.
    return v7;
}

// Generated as internal constructor for term select_addi.
pub fn constructor_select_addi<C: Context>(ctx: &mut C, arg0: Type) -> AluOPRRI {
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        // Rule at src/isa/riscv64/inst.isle line 868.
        return AluOPRRI::Addiw;
    }
    let v4 = C::fits_in_64(ctx, arg0);
    if let Some(v5) = v4 {
        // Rule at src/isa/riscv64/inst.isle line 869.
        return AluOPRRI::Addi;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "select_addi", "src/isa/riscv64/inst.isle line 867"
    )
}

// Generated as internal constructor for term sltiu.
pub fn constructor_sltiu<C: Context>(ctx: &mut C, arg0: Reg, arg1: Imm12) -> Reg {
    let v3 = constructor_alu_rr_imm12(ctx, &AluOPRRI::SltiU, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 874.
    return v3;
}

// Generated as internal constructor for term seqz.
pub fn constructor_seqz<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v2 = C::imm12_const(ctx, 0x1);
    let v3 = constructor_sltiu(ctx, arg0, v2);
    // Rule at src/isa/riscv64/inst.isle line 879.
    return v3;
}

// Generated as internal constructor for term bnot_128.
pub fn constructor_bnot_128<C: Context>(ctx: &mut C, arg0: ValueRegs) -> ValueRegs {
    let v2 = C::value_regs_get(ctx, arg0, 0x0);
    let v3 = constructor_gen_bit_not(ctx, v2);
    let v5 = C::value_regs_get(ctx, arg0, 0x1);
    let v6 = constructor_gen_bit_not(ctx, v5);
    let v7 = C::value_regs(ctx, v3, v6);
    // Rule at src/isa/riscv64/inst.isle line 885.
    return v7;
}

// Generated as internal constructor for term lower_bit_reverse.
pub fn constructor_lower_bit_reverse<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    match arg1 {
        I8 => {
            let v3 = constructor_gen_brev8(ctx, arg0, I8);
            // Rule at src/isa/riscv64/inst.isle line 896.
            return v3;
        }
        I16 => {
            let v5 = constructor_gen_brev8(ctx, arg0, I16);
            let v6 = constructor_gen_rev8(ctx, v5);
            let v9 = C::imm12_const(ctx, 0x30);
            let v10 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srli, v6, v9);
            // Rule at src/isa/riscv64/inst.isle line 900.
            return v10;
        }
        I32 => {
            let v12 = constructor_gen_brev8(ctx, arg0, I32);
            let v13 = constructor_gen_rev8(ctx, v12);
            let v15 = C::imm12_const(ctx, 0x20);
            let v16 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srli, v13, v15);
            // Rule at src/isa/riscv64/inst.isle line 908.
            return v16;
        }
        I64 => {
            let v17 = constructor_gen_rev8(ctx, arg0);
            let v19 = constructor_gen_brev8(ctx, v17, I64);
            // Rule at src/isa/riscv64/inst.isle line 916.
            return v19;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_bit_reverse", "src/isa/riscv64/inst.isle line 893"
    )
}

// Generated as internal constructor for term imm12_zero.
pub fn constructor_imm12_zero<C: Context>(ctx: &mut C) -> Imm12 {
    let v1 = C::imm12_const(ctx, 0x0);
    // Rule at src/isa/riscv64/inst.isle line 924.
    return v1;
}

// Generated as internal constructor for term lower_ctz.
pub fn constructor_lower_ctz<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v2 = C::has_zbb(ctx);
    match v2 {
        true => {
            match arg0 {
                I32 => {
                    let v8 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Ctzw, arg1);
                    // Rule at src/isa/riscv64/inst.isle line 938.
                    return v8;
                }
                I64 => {
                    let v6 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Ctz, arg1);
                    // Rule at src/isa/riscv64/inst.isle line 933.
                    return v6;
                }
                _ => {}
            }
            let v9 = C::has_zbs(ctx);
            if v9 == true {
                let v11 = C::ty_bits(ctx, arg0);
                let v12 = C::u8_as_i32(ctx, v11);
                let v13 = C::imm12_const(ctx, v12);
                let v14 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Bseti, arg1, v13);
                let v15 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Ctzw, arg1);
                // Rule at src/isa/riscv64/inst.isle line 944.
                return v15;
            }
        }
        false => {
            let v4 = constructor_gen_cltz(ctx, false, arg1, arg0);
            // Rule at src/isa/riscv64/inst.isle line 929.
            return v4;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_ctz", "src/isa/riscv64/inst.isle line 927"
    )
}

// Generated as internal constructor for term lower_ctz_128.
pub fn constructor_lower_ctz_128<C: Context>(ctx: &mut C, arg0: ValueRegs) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x0);
    let v4 = constructor_lower_ctz(ctx, I64, v3);
    let v6 = C::value_regs_get(ctx, arg0, 0x1);
    let v7 = constructor_lower_ctz(ctx, I64, v6);
    let v9 = C::load_u64_constant(ctx, 0x40);
    let v11 = C::zero_reg(ctx);
    let v12 = C::gen_select_reg(ctx, &IntCC::Equal, v9, v4, v7, v11);
    let v13 = constructor_alu_add(ctx, v4, v12);
    let v15 = C::load_u64_constant(ctx, 0x0);
    let v16 = C::value_regs(ctx, v13, v15);
    // Rule at src/isa/riscv64/inst.isle line 955.
    return v16;
}

// Generated as internal constructor for term lower_clz.
pub fn constructor_lower_clz<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v2 = C::has_zbb(ctx);
    match v2 {
        true => {
            match arg0 {
                I32 => {
                    let v8 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Clzw, arg1);
                    // Rule at src/isa/riscv64/inst.isle line 984.
                    return v8;
                }
                I64 => {
                    let v6 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Clz, arg1);
                    // Rule at src/isa/riscv64/inst.isle line 980.
                    return v6;
                }
                _ => {}
            }
            let v10 = C::value_reg(ctx, arg1);
            let v11 = constructor_ext_int_if_need(ctx, false, v10, arg0);
            let v12 = constructor_convert_valueregs_reg(ctx, v11);
            let v13 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Clz, v12);
            let v15 = C::ty_bits(ctx, arg0);
            let v16 = C::u8_as_i32(ctx, v15);
            let v18 = C::imm12_const_add(ctx, v16, -0x40);
            let v19 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addi, v13, v18);
            // Rule at src/isa/riscv64/inst.isle line 990.
            return v19;
        }
        false => {
            let v4 = constructor_gen_cltz(ctx, true, arg1, arg0);
            // Rule at src/isa/riscv64/inst.isle line 977.
            return v4;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_clz", "src/isa/riscv64/inst.isle line 975"
    )
}

// Generated as internal constructor for term lower_clz_i128.
pub fn constructor_lower_clz_i128<C: Context>(ctx: &mut C, arg0: ValueRegs) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x1);
    let v4 = constructor_lower_clz(ctx, I64, v3);
    let v6 = C::value_regs_get(ctx, arg0, 0x0);
    let v7 = constructor_lower_clz(ctx, I64, v6);
    let v9 = C::load_u64_constant(ctx, 0x40);
    let v11 = C::zero_reg(ctx);
    let v12 = C::gen_select_reg(ctx, &IntCC::Equal, v9, v4, v7, v11);
    let v13 = constructor_alu_add(ctx, v4, v12);
    let v15 = C::load_u64_constant(ctx, 0x0);
    let v16 = C::value_regs(ctx, v13, v15);
    // Rule at src/isa/riscv64/inst.isle line 1012.
    return v16;
}

// Generated as internal constructor for term ext_int_if_need.
pub fn constructor_ext_int_if_need<C: Context>(
    ctx: &mut C,
    arg0: bool,
    arg1: ValueRegs,
    arg2: Type,
) -> ValueRegs {
    match arg2 {
        I64 => {
            // Rule at src/isa/riscv64/inst.isle line 1033.
            return arg1;
        }
        I128 => {
            // Rule at src/isa/riscv64/inst.isle line 1034.
            return arg1;
        }
        _ => {}
    }
    match arg0 {
        true => {
            let v3 = C::fits_in_32(ctx, arg2);
            if let Some(v4) = v3 {
                let v5 = C::ty_int(ctx, v4);
                if let Some(v6) = v5 {
                    let v8 = constructor_sext(ctx, arg1, v6, I64);
                    // Rule at src/isa/riscv64/inst.isle line 1028.
                    return v8;
                }
            }
        }
        false => {
            let v3 = C::fits_in_32(ctx, arg2);
            if let Some(v4) = v3 {
                let v5 = C::ty_int(ctx, v4);
                if let Some(v6) = v5 {
                    let v9 = constructor_zext(ctx, arg1, v6, I64);
                    // Rule at src/isa/riscv64/inst.isle line 1030.
                    return v9;
                }
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "ext_int_if_need", "src/isa/riscv64/inst.isle line 1026"
    )
}

// Generated as internal constructor for term zext.
pub fn constructor_zext<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: Type,
    arg2: Type,
) -> ValueRegs {
    let v4 = constructor_extend(ctx, arg0, &ExtendOp::Zero, arg1, arg2);
    // Rule at src/isa/riscv64/inst.isle line 1039.
    return v4;
}

// Generated as internal constructor for term sext.
pub fn constructor_sext<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: Type,
    arg2: Type,
) -> ValueRegs {
    let v4 = constructor_extend(ctx, arg0, &ExtendOp::Signed, arg1, arg2);
    // Rule at src/isa/riscv64/inst.isle line 1043.
    return v4;
}

// Generated as internal constructor for term extend.
pub fn constructor_extend<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: &ExtendOp,
    arg2: Type,
    arg3: Type,
) -> ValueRegs {
    if arg2 == arg3 {
        // Rule at src/isa/riscv64/inst.isle line 1131.
        return arg0;
    }
    match arg1 {
        &ExtendOp::Zero => {
            if arg3 == I128 {
                let v48 = C::fits_in_64(ctx, arg2);
                if let Some(v49) = v48 {
                    let v9 = C::value_regs_get(ctx, arg0, 0x0);
                    let v50 = C::value_reg(ctx, v9);
                    let v61 = constructor_extend(ctx, v50, &ExtendOp::Zero, v49, I64);
                    let v62 = constructor_convert_valueregs_reg(ctx, v61);
                    let v64 = C::load_u64_constant(ctx, 0x0);
                    let v65 = C::value_regs(ctx, v62, v64);
                    // Rule at src/isa/riscv64/inst.isle line 1124.
                    return v65;
                }
            }
            match arg2 {
                I8 => {
                    let v6 = C::fits_in_64(ctx, arg3);
                    if let Some(v7) = v6 {
                        let v9 = C::value_regs_get(ctx, arg0, 0x0);
                        let v22 = C::imm12_const(ctx, 0xFF);
                        let v23 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Andi, v9, v22);
                        let v24 = C::value_reg(ctx, v23);
                        // Rule at src/isa/riscv64/inst.isle line 1069.
                        return v24;
                    }
                }
                I16 => {
                    let v6 = C::fits_in_64(ctx, arg3);
                    if let Some(v7) = v6 {
                        let v38 = C::has_zbb(ctx);
                        if v38 == true {
                            let v9 = C::value_regs_get(ctx, arg0, 0x0);
                            let v27 = C::imm12_const(ctx, 0x0);
                            let v46 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Zexth, v9, v27);
                            let v47 = C::value_reg(ctx, v46);
                            // Rule at src/isa/riscv64/inst.isle line 1109.
                            return v47;
                        }
                        let v30 = C::has_zbkb(ctx);
                        if v30 == true {
                            let v9 = C::value_regs_get(ctx, arg0, 0x0);
                            let v32 = C::zero_reg(ctx);
                            let v33 = constructor_alu_rrr(ctx, &AluOPRRR::Packw, v9, v32);
                            let v34 = C::value_reg(ctx, v33);
                            // Rule at src/isa/riscv64/inst.isle line 1084.
                            return v34;
                        }
                    }
                }
                I32 => {
                    if arg3 == I64 {
                        let v30 = C::has_zbkb(ctx);
                        if v30 == true {
                            let v9 = C::value_regs_get(ctx, arg0, 0x0);
                            let v32 = C::zero_reg(ctx);
                            let v36 = constructor_alu_rrr(ctx, &AluOPRRR::Pack, v9, v32);
                            let v37 = C::value_reg(ctx, v36);
                            // Rule at src/isa/riscv64/inst.isle line 1090.
                            return v37;
                        }
                    }
                }
                _ => {}
            }
        }
        &ExtendOp::Signed => {
            match arg3 {
                I64 => {
                    if arg2 == I32 {
                        let v9 = C::value_regs_get(ctx, arg0, 0x0);
                        let v27 = C::imm12_const(ctx, 0x0);
                        let v28 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addiw, v9, v27);
                        let v29 = C::value_reg(ctx, v28);
                        // Rule at src/isa/riscv64/inst.isle line 1075.
                        return v29;
                    }
                }
                I128 => {
                    let v48 = C::fits_in_64(ctx, arg2);
                    if let Some(v49) = v48 {
                        let v9 = C::value_regs_get(ctx, arg0, 0x0);
                        let v50 = C::value_reg(ctx, v9);
                        let v53 = constructor_extend(ctx, v50, &ExtendOp::Signed, v49, I64);
                        let v54 = constructor_convert_valueregs_reg(ctx, v53);
                        let v57 = C::imm12_const(ctx, 0x3F);
                        let v58 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srai, v54, v57);
                        let v59 = C::value_regs(ctx, v54, v58);
                        // Rule at src/isa/riscv64/inst.isle line 1116.
                        return v59;
                    }
                }
                _ => {}
            }
            match arg2 {
                I8 => {
                    let v6 = C::fits_in_64(ctx, arg3);
                    if let Some(v7) = v6 {
                        let v38 = C::has_zbb(ctx);
                        if v38 == true {
                            let v9 = C::value_regs_get(ctx, arg0, 0x0);
                            let v27 = C::imm12_const(ctx, 0x0);
                            let v40 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Sextb, v9, v27);
                            let v41 = C::value_reg(ctx, v40);
                            // Rule at src/isa/riscv64/inst.isle line 1097.
                            return v41;
                        }
                    }
                }
                I16 => {
                    let v6 = C::fits_in_64(ctx, arg3);
                    if let Some(v7) = v6 {
                        let v38 = C::has_zbb(ctx);
                        if v38 == true {
                            let v9 = C::value_regs_get(ctx, arg0, 0x0);
                            let v27 = C::imm12_const(ctx, 0x0);
                            let v43 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Sexth, v9, v27);
                            let v44 = C::value_reg(ctx, v43);
                            // Rule at src/isa/riscv64/inst.isle line 1103.
                            return v44;
                        }
                    }
                }
                _ => {}
            }
        }
        _ => {}
    }
    let v3 = C::fits_in_32(ctx, arg2);
    if let Some(v4) = v3 {
        let v6 = C::fits_in_64(ctx, arg3);
        if let Some(v7) = v6 {
            let v9 = C::value_regs_get(ctx, arg0, 0x0);
            let v11 = C::ty_bits(ctx, v4);
            let v12 = C::u8_as_u64(ctx, v11);
            let v13 = C::u64_sub(ctx, 0x40, v12);
            let v14 = C::imm_from_bits(ctx, v13);
            let v16 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Slli, v9, v14);
            let v17 = &constructor_extend_shift_op(ctx, arg1);
            let v18 = constructor_alu_rr_imm12(ctx, v17, v16, v14);
            let v19 = C::value_reg(ctx, v18);
            // Rule at src/isa/riscv64/inst.isle line 1060.
            return v19;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "extend", "src/isa/riscv64/inst.isle line 1051"
    )
}

// Generated as internal constructor for term extend_shift_op.
pub fn constructor_extend_shift_op<C: Context>(ctx: &mut C, arg0: &ExtendOp) -> AluOPRRI {
    match arg0 {
        &ExtendOp::Zero => {
            // Rule at src/isa/riscv64/inst.isle line 1055.
            return AluOPRRI::Srli;
        }
        &ExtendOp::Signed => {
            // Rule at src/isa/riscv64/inst.isle line 1056.
            return AluOPRRI::Srai;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "extend_shift_op", "src/isa/riscv64/inst.isle line 1054"
    )
}

// Generated as internal constructor for term lower_b128_binary.
pub fn constructor_lower_b128_binary<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRR,
    arg1: ValueRegs,
    arg2: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0);
    let v5 = C::value_regs_get(ctx, arg2, 0x0);
    let v6 = constructor_alu_rrr(ctx, arg0, v4, v5);
    let v8 = C::value_regs_get(ctx, arg1, 0x1);
    let v9 = C::value_regs_get(ctx, arg2, 0x1);
    let v10 = constructor_alu_rrr(ctx, arg0, v8, v9);
    let v11 = C::value_regs(ctx, v6, v10);
    // Rule at src/isa/riscv64/inst.isle line 1137.
    return v11;
}

// Generated as internal constructor for term lower_umlhi.
pub fn constructor_lower_umlhi<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    if arg0 == I64 {
        let v4 = constructor_alu_rrr(ctx, &AluOPRRR::Mulhu, arg1, arg2);
        // Rule at src/isa/riscv64/inst.isle line 1146.
        return v4;
    }
    let v7 = C::value_reg(ctx, arg1);
    let v8 = constructor_ext_int_if_need(ctx, false, v7, arg0);
    let v9 = constructor_convert_valueregs_reg(ctx, v8);
    let v10 = C::value_reg(ctx, arg2);
    let v11 = constructor_ext_int_if_need(ctx, false, v10, arg0);
    let v12 = constructor_convert_valueregs_reg(ctx, v11);
    let v13 = constructor_alu_rrr(ctx, &AluOPRRR::Mul, v9, v12);
    let v15 = C::ty_bits(ctx, arg0);
    let v16 = C::u8_as_i32(ctx, v15);
    let v17 = C::imm12_const(ctx, v16);
    let v18 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srli, v13, v17);
    // Rule at src/isa/riscv64/inst.isle line 1151.
    return v18;
}

// Generated as internal constructor for term lower_smlhi.
pub fn constructor_lower_smlhi<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    if arg0 == I64 {
        let v4 = constructor_alu_rrr(ctx, &AluOPRRR::Mulh, arg1, arg2);
        // Rule at src/isa/riscv64/inst.isle line 1157.
        return v4;
    }
    let v6 = constructor_alu_rrr(ctx, &AluOPRRR::Mul, arg1, arg2);
    let v8 = C::ty_bits(ctx, arg0);
    let v9 = C::u8_as_i32(ctx, v8);
    let v10 = C::imm12_const(ctx, v9);
    let v11 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srli, v6, v10);
    // Rule at src/isa/riscv64/inst.isle line 1162.
    return v11;
}

// Generated as internal constructor for term lower_rotl.
pub fn constructor_lower_rotl<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    match arg0 {
        I32 => {
            let v3 = C::has_zbb(ctx);
            match v3 {
                true => {
                    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Rolw, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1180.
                    return v9;
                }
                false => {
                    let v11 = constructor_lower_rotl_shift(ctx, I32, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1186.
                    return v11;
                }
                _ => {}
            }
        }
        I64 => {
            let v3 = C::has_zbb(ctx);
            match v3 {
                true => {
                    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Rol, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1170.
                    return v5;
                }
                false => {
                    let v7 = constructor_lower_rotl_shift(ctx, I64, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1176.
                    return v7;
                }
                _ => {}
            }
        }
        _ => {}
    }
    let v12 = constructor_lower_rotl_shift(ctx, arg0, arg1, arg2);
    // Rule at src/isa/riscv64/inst.isle line 1190.
    return v12;
}

// Generated as internal constructor for term lower_rotl_shift.
pub fn constructor_lower_rotl_shift<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> Reg {
    let v3 = C::gen_shamt(ctx, arg0, arg2);
    let v5 = C::value_regs_get(ctx, v3, 0x0);
    let v7 = C::value_regs_get(ctx, v3, 0x1);
    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, arg1, v5);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, arg1, v7);
    let v13 = C::zero_reg(ctx);
    let v14 = C::zero_reg(ctx);
    let v15 = C::gen_select_reg(ctx, &IntCC::Equal, v5, v13, v14, v11);
    let v17 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v9, v15);
    // Rule at src/isa/riscv64/inst.isle line 1199.
    return v17;
}

// Generated as internal constructor for term lower_rotr.
pub fn constructor_lower_rotr<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    match arg0 {
        I32 => {
            let v3 = C::has_zbb(ctx);
            match v3 {
                true => {
                    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Rorw, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1229.
                    return v9;
                }
                false => {
                    let v11 = constructor_lower_rotr_shift(ctx, I32, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1235.
                    return v11;
                }
                _ => {}
            }
        }
        I64 => {
            let v3 = C::has_zbb(ctx);
            match v3 {
                true => {
                    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Ror, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1220.
                    return v5;
                }
                false => {
                    let v7 = constructor_lower_rotr_shift(ctx, I64, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 1225.
                    return v7;
                }
                _ => {}
            }
        }
        _ => {}
    }
    let v12 = constructor_lower_rotr_shift(ctx, arg0, arg1, arg2);
    // Rule at src/isa/riscv64/inst.isle line 1239.
    return v12;
}

// Generated as internal constructor for term lower_rotr_shift.
pub fn constructor_lower_rotr_shift<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> Reg {
    let v3 = C::gen_shamt(ctx, arg0, arg2);
    let v5 = C::value_regs_get(ctx, v3, 0x0);
    let v7 = C::value_regs_get(ctx, v3, 0x1);
    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, arg1, v5);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, arg1, v7);
    let v13 = C::zero_reg(ctx);
    let v14 = C::zero_reg(ctx);
    let v15 = C::gen_select_reg(ctx, &IntCC::Equal, v5, v13, v14, v11);
    let v17 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v9, v15);
    // Rule at src/isa/riscv64/inst.isle line 1247.
    return v17;
}

// Generated as internal constructor for term lower_cls.
pub fn constructor_lower_cls<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v3 = C::value_reg(ctx, arg0);
    let v4 = constructor_ext_int_if_need(ctx, true, v3, arg1);
    let v5 = constructor_convert_valueregs_reg(ctx, v4);
    let v7 = C::zero_reg(ctx);
    let v8 = constructor_gen_bit_not(ctx, arg0);
    let v9 = C::gen_select_reg(ctx, &IntCC::SignedLessThan, v5, v7, v8, arg0);
    let v10 = constructor_lower_clz(ctx, arg1, v9);
    let v13 = C::imm12_const(ctx, -0x1);
    let v14 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addi, v10, v13);
    // Rule at src/isa/riscv64/inst.isle line 1262.
    return v14;
}

// Generated as internal constructor for term gen_cltz.
pub fn constructor_gen_cltz<C: Context>(ctx: &mut C, arg0: bool, arg1: Reg, arg2: Type) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = MInst::Cltz {
        leading: arg0,
        sum: v6,
        step: v5,
        tmp: v4,
        rs: arg1,
        ty: arg2,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/riscv64/inst.isle line 1274.
    return v9;
}

// Generated as internal constructor for term gen_popcnt.
pub fn constructor_gen_popcnt<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = MInst::Popcnt {
        sum: v5,
        step: v4,
        tmp: v3,
        rs: arg0,
        ty: arg1,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/inst.isle line 1284.
    return v8;
}

// Generated as internal constructor for term lower_popcnt.
pub fn constructor_lower_popcnt<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v2 = C::has_zbb(ctx);
    match v2 {
        true => {
            let v5 = C::value_reg(ctx, arg0);
            let v6 = constructor_ext_int_if_need(ctx, false, v5, arg1);
            let v7 = constructor_convert_valueregs_reg(ctx, v6);
            let v8 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Cpop, v7);
            // Rule at src/isa/riscv64/inst.isle line 1293.
            return v8;
        }
        false => {
            let v9 = constructor_gen_popcnt(ctx, arg0, arg1);
            // Rule at src/isa/riscv64/inst.isle line 1296.
            return v9;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_popcnt", "src/isa/riscv64/inst.isle line 1292"
    )
}

// Generated as internal constructor for term lower_popcnt_i128.
pub fn constructor_lower_popcnt_i128<C: Context>(ctx: &mut C, arg0: ValueRegs) -> ValueRegs {
    let v2 = C::value_regs_get(ctx, arg0, 0x0);
    let v4 = constructor_lower_popcnt(ctx, v2, I64);
    let v6 = C::value_regs_get(ctx, arg0, 0x1);
    let v7 = constructor_lower_popcnt(ctx, v6, I64);
    let v8 = constructor_alu_add(ctx, v4, v7);
    let v10 = C::load_u64_constant(ctx, 0x0);
    let v11 = C::value_regs(ctx, v8, v10);
    // Rule at src/isa/riscv64/inst.isle line 1302.
    return v11;
}

// Generated as internal constructor for term lower_i128_rotl.
pub fn constructor_lower_i128_rotl<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0);
    let v5 = C::gen_shamt(ctx, I128, v4);
    let v6 = C::value_regs_get(ctx, v5, 0x0);
    let v8 = C::value_regs_get(ctx, v5, 0x1);
    let v10 = C::value_regs_get(ctx, arg0, 0x0);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v10, v6);
    let v13 = C::value_regs_get(ctx, arg0, 0x1);
    let v14 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v13, v8);
    let v16 = C::zero_reg(ctx);
    let v17 = C::zero_reg(ctx);
    let v18 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v16, v17, v14);
    let v20 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v11, v18);
    let v21 = C::value_regs_get(ctx, arg0, 0x1);
    let v22 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v21, v6);
    let v23 = C::value_regs_get(ctx, arg0, 0x0);
    let v24 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v23, v8);
    let v25 = C::zero_reg(ctx);
    let v26 = C::zero_reg(ctx);
    let v27 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v25, v26, v24);
    let v28 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v22, v27);
    let v30 = C::load_u64_constant(ctx, 0x40);
    let v31 = C::value_regs_get(ctx, arg1, 0x0);
    let v33 = constructor_alu_andi(ctx, v31, 0x7F);
    let v35 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v33, v30, v28, v20);
    let v36 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v33, v30, v20, v28);
    let v37 = C::value_regs(ctx, v35, v36);
    // Rule at src/isa/riscv64/inst.isle line 1314.
    return v37;
}

// Generated as internal constructor for term lower_i128_rotr.
pub fn constructor_lower_i128_rotr<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0);
    let v5 = C::gen_shamt(ctx, I128, v4);
    let v6 = C::value_regs_get(ctx, v5, 0x0);
    let v8 = C::value_regs_get(ctx, v5, 0x1);
    let v10 = C::value_regs_get(ctx, arg0, 0x0);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v10, v6);
    let v13 = C::value_regs_get(ctx, arg0, 0x1);
    let v14 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v13, v8);
    let v16 = C::zero_reg(ctx);
    let v17 = C::zero_reg(ctx);
    let v18 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v16, v17, v14);
    let v20 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v11, v18);
    let v21 = C::value_regs_get(ctx, arg0, 0x1);
    let v22 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v21, v6);
    let v23 = C::value_regs_get(ctx, arg0, 0x0);
    let v24 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v23, v8);
    let v25 = C::zero_reg(ctx);
    let v26 = C::zero_reg(ctx);
    let v27 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v25, v26, v24);
    let v28 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v22, v27);
    let v30 = C::load_u64_constant(ctx, 0x40);
    let v31 = C::value_regs_get(ctx, arg1, 0x0);
    let v33 = constructor_alu_andi(ctx, v31, 0x7F);
    let v35 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v33, v30, v28, v20);
    let v36 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v33, v30, v20, v28);
    let v37 = C::value_regs(ctx, v35, v36);
    // Rule at src/isa/riscv64/inst.isle line 1343.
    return v37;
}

// Generated as internal constructor for term lower_i128_ishl.
pub fn constructor_lower_i128_ishl<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0);
    let v5 = C::gen_shamt(ctx, I128, v4);
    let v6 = C::value_regs_get(ctx, v5, 0x0);
    let v8 = C::value_regs_get(ctx, v5, 0x1);
    let v10 = C::value_regs_get(ctx, arg0, 0x0);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v10, v6);
    let v13 = C::value_regs_get(ctx, arg0, 0x0);
    let v14 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v13, v8);
    let v16 = C::zero_reg(ctx);
    let v17 = C::zero_reg(ctx);
    let v18 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v16, v17, v14);
    let v19 = C::value_regs_get(ctx, arg0, 0x1);
    let v20 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v19, v6);
    let v22 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v18, v20);
    let v24 = C::load_u64_constant(ctx, 0x40);
    let v25 = C::value_regs_get(ctx, arg1, 0x0);
    let v27 = constructor_alu_andi(ctx, v25, 0x7F);
    let v29 = C::zero_reg(ctx);
    let v30 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v27, v24, v29, v11);
    let v31 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v27, v24, v11, v22);
    let v32 = C::value_regs(ctx, v30, v31);
    // Rule at src/isa/riscv64/inst.isle line 1373.
    return v32;
}

// Generated as internal constructor for term lower_i128_ushr.
pub fn constructor_lower_i128_ushr<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0);
    let v5 = C::gen_shamt(ctx, I128, v4);
    let v6 = C::value_regs_get(ctx, v5, 0x0);
    let v8 = C::value_regs_get(ctx, v5, 0x1);
    let v10 = C::value_regs_get(ctx, arg0, 0x1);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v10, v8);
    let v13 = C::zero_reg(ctx);
    let v14 = C::zero_reg(ctx);
    let v15 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v13, v14, v11);
    let v17 = C::value_regs_get(ctx, arg0, 0x0);
    let v18 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v17, v6);
    let v20 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v15, v18);
    let v22 = C::load_u64_constant(ctx, 0x40);
    let v23 = C::value_regs_get(ctx, arg0, 0x1);
    let v24 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v23, v6);
    let v25 = C::value_regs_get(ctx, arg1, 0x0);
    let v27 = constructor_alu_andi(ctx, v25, 0x7F);
    let v29 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v27, v22, v24, v20);
    let v30 = C::zero_reg(ctx);
    let v31 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v27, v22, v30, v24);
    let v32 = C::value_regs(ctx, v29, v31);
    // Rule at src/isa/riscv64/inst.isle line 1395.
    return v32;
}

// Generated as internal constructor for term lower_i128_sshr.
pub fn constructor_lower_i128_sshr<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0);
    let v5 = C::gen_shamt(ctx, I128, v4);
    let v6 = C::value_regs_get(ctx, v5, 0x0);
    let v8 = C::value_regs_get(ctx, v5, 0x1);
    let v10 = C::value_regs_get(ctx, arg0, 0x1);
    let v11 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v10, v8);
    let v13 = C::zero_reg(ctx);
    let v14 = C::zero_reg(ctx);
    let v15 = C::gen_select_reg(ctx, &IntCC::Equal, v6, v13, v14, v11);
    let v17 = C::value_regs_get(ctx, arg0, 0x0);
    let v18 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v17, v6);
    let v20 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v15, v18);
    let v22 = C::load_u64_constant(ctx, 0x40);
    let v24 = C::value_regs_get(ctx, arg0, 0x1);
    let v25 = constructor_alu_rrr(ctx, &AluOPRRR::Sra, v24, v6);
    let v27 = constructor_load_imm12(ctx, -0x1);
    let v29 = C::value_regs_get(ctx, arg0, 0x1);
    let v30 = C::zero_reg(ctx);
    let v31 = C::zero_reg(ctx);
    let v32 = C::gen_select_reg(ctx, &IntCC::SignedLessThan, v29, v30, v27, v31);
    let v33 = C::load_u64_constant(ctx, 0x40);
    let v34 = C::value_regs_get(ctx, arg1, 0x0);
    let v36 = constructor_alu_andi(ctx, v34, 0x7F);
    let v38 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v36, v33, v25, v20);
    let v39 = C::gen_select_reg(ctx, &IntCC::UnsignedGreaterThanOrEqual, v36, v33, v32, v25);
    let v40 = C::value_regs(ctx, v38, v39);
    // Rule at src/isa/riscv64/inst.isle line 1420.
    return v40;
}

// Generated as internal constructor for term load_imm12.
pub fn constructor_load_imm12<C: Context>(ctx: &mut C, arg0: i32) -> Reg {
    let v2 = C::zero_reg(ctx);
    let v3 = C::imm12_const(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addi, v2, v3);
    // Rule at src/isa/riscv64/inst.isle line 1448.
    return v4;
}

// Generated as internal constructor for term lower_cls_i128.
pub fn constructor_lower_cls_i128<C: Context>(ctx: &mut C, arg0: ValueRegs) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x1);
    let v4 = C::zero_reg(ctx);
    let v6 = C::value_regs_get(ctx, arg0, 0x0);
    let v7 = constructor_gen_bit_not(ctx, v6);
    let v8 = C::value_regs_get(ctx, arg0, 0x0);
    let v9 = C::gen_select_reg(ctx, &IntCC::SignedLessThan, v3, v4, v7, v8);
    let v10 = C::value_regs_get(ctx, arg0, 0x1);
    let v11 = C::zero_reg(ctx);
    let v12 = C::value_regs_get(ctx, arg0, 0x1);
    let v13 = constructor_gen_bit_not(ctx, v12);
    let v14 = C::value_regs_get(ctx, arg0, 0x1);
    let v15 = C::gen_select_reg(ctx, &IntCC::SignedLessThan, v10, v11, v13, v14);
    let v16 = C::value_regs(ctx, v9, v15);
    let v17 = constructor_lower_clz_i128(ctx, v16);
    let v18 = C::value_regs_get(ctx, v17, 0x0);
    let v21 = C::imm12_const(ctx, -0x1);
    let v22 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addi, v18, v21);
    let v24 = C::load_u64_constant(ctx, 0x0);
    let v25 = C::value_regs(ctx, v22, v24);
    // Rule at src/isa/riscv64/inst.isle line 1453.
    return v25;
}

// Generated as internal constructor for term gen_load.
pub fn constructor_gen_load<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Offset32,
    arg2: &LoadOP,
    arg3: MemFlags,
    arg4: Type,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, arg4);
    let v7 = C::gen_amode(ctx, arg0, arg1, I64);
    let v8 = MInst::Load {
        rd: v5,
        op: arg2.clone(),
        flags: arg3,
        from: v7,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/inst.isle line 1488.
    return v10;
}

// Generated as internal constructor for term gen_load_128.
pub fn constructor_gen_load_128<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Offset32,
    arg2: MemFlags,
) -> ValueRegs {
    let v5 = constructor_gen_load(ctx, arg0, arg1, &LoadOP::Ld, arg2, I64);
    let v7 = C::offset32_add(ctx, arg1, 0x8);
    let v8 = constructor_gen_load(ctx, arg0, v7, &LoadOP::Ld, arg2, I64);
    let v9 = C::value_regs(ctx, v5, v8);
    // Rule at src/isa/riscv64/inst.isle line 1496.
    return v9;
}

// Generated as internal constructor for term gen_store.
pub fn constructor_gen_store<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Offset32,
    arg2: &StoreOP,
    arg3: MemFlags,
    arg4: Reg,
) -> InstOutput {
    let v6 = C::gen_amode(ctx, arg0, arg1, I64);
    let v7 = MInst::Store {
        to: v6,
        op: arg2.clone(),
        flags: arg3,
        src: arg4,
    };
    let v8 = SideEffectNoResult::Inst { inst: v7 };
    let v9 = constructor_side_effect(ctx, &v8);
    // Rule at src/isa/riscv64/inst.isle line 1511.
    return v9;
}

// Generated as internal constructor for term gen_store_128.
pub fn constructor_gen_store_128<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Offset32,
    arg2: MemFlags,
    arg3: ValueRegs,
) -> InstOutput {
    let v5 = C::gen_amode(ctx, arg0, arg1, I64);
    let v8 = C::value_regs_get(ctx, arg3, 0x0);
    let v11 = C::offset32_add(ctx, arg1, 0x8);
    let v12 = C::gen_amode(ctx, arg0, v11, I64);
    let v14 = C::value_regs_get(ctx, arg3, 0x1);
    let v9 = MInst::Store {
        to: v5,
        op: StoreOP::Sd,
        flags: arg2,
        src: v8,
    };
    let v15 = MInst::Store {
        to: v12,
        op: StoreOP::Sd,
        flags: arg2,
        src: v14,
    };
    let v16 = SideEffectNoResult::Inst2 {
        inst1: v9,
        inst2: v15,
    };
    let v17 = constructor_side_effect(ctx, &v16);
    // Rule at src/isa/riscv64/inst.isle line 1517.
    return v17;
}

// Generated as internal constructor for term gen_atomic.
pub fn constructor_gen_atomic<C: Context>(
    ctx: &mut C,
    arg0: &AtomicOP,
    arg1: Reg,
    arg2: Reg,
    arg3: AMO,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = MInst::Atomic {
        op: arg0.clone(),
        rd: v5,
        addr: arg1,
        src: arg2,
        amo: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/inst.isle line 1530.
    return v8;
}

// Generated as internal constructor for term get_atomic_rmw_op.
pub fn constructor_get_atomic_rmw_op<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &AtomicRmwOp,
) -> AtomicOP {
    match arg0 {
        I32 => {
            match arg1 {
                &AtomicRmwOp::Add => {
                    // Rule at src/isa/riscv64/inst.isle line 1539.
                    return AtomicOP::AmoaddW;
                }
                &AtomicRmwOp::And => {
                    // Rule at src/isa/riscv64/inst.isle line 1546.
                    return AtomicOP::AmoandW;
                }
                &AtomicRmwOp::Or => {
                    // Rule at src/isa/riscv64/inst.isle line 1554.
                    return AtomicOP::AmoorW;
                }
                &AtomicRmwOp::Smax => {
                    // Rule at src/isa/riscv64/inst.isle line 1562.
                    return AtomicOP::AmomaxW;
                }
                &AtomicRmwOp::Smin => {
                    // Rule at src/isa/riscv64/inst.isle line 1570.
                    return AtomicOP::AmominW;
                }
                &AtomicRmwOp::Umax => {
                    // Rule at src/isa/riscv64/inst.isle line 1578.
                    return AtomicOP::AmomaxuW;
                }
                &AtomicRmwOp::Umin => {
                    // Rule at src/isa/riscv64/inst.isle line 1587.
                    return AtomicOP::AmominuW;
                }
                &AtomicRmwOp::Xchg => {
                    // Rule at src/isa/riscv64/inst.isle line 1595.
                    return AtomicOP::AmoswapW;
                }
                &AtomicRmwOp::Xor => {
                    // Rule at src/isa/riscv64/inst.isle line 1603.
                    return AtomicOP::AmoxorW;
                }
                _ => {}
            }
        }
        I64 => {
            match arg1 {
                &AtomicRmwOp::Add => {
                    // Rule at src/isa/riscv64/inst.isle line 1542.
                    return AtomicOP::AmoaddD;
                }
                &AtomicRmwOp::And => {
                    // Rule at src/isa/riscv64/inst.isle line 1550.
                    return AtomicOP::AmoandD;
                }
                &AtomicRmwOp::Or => {
                    // Rule at src/isa/riscv64/inst.isle line 1558.
                    return AtomicOP::AmoorD;
                }
                &AtomicRmwOp::Smax => {
                    // Rule at src/isa/riscv64/inst.isle line 1566.
                    return AtomicOP::AmomaxD;
                }
                &AtomicRmwOp::Smin => {
                    // Rule at src/isa/riscv64/inst.isle line 1574.
                    return AtomicOP::AmominD;
                }
                &AtomicRmwOp::Umax => {
                    // Rule at src/isa/riscv64/inst.isle line 1583.
                    return AtomicOP::AmomaxuD;
                }
                &AtomicRmwOp::Umin => {
                    // Rule at src/isa/riscv64/inst.isle line 1591.
                    return AtomicOP::AmominuD;
                }
                &AtomicRmwOp::Xchg => {
                    // Rule at src/isa/riscv64/inst.isle line 1599.
                    return AtomicOP::AmoswapD;
                }
                &AtomicRmwOp::Xor => {
                    // Rule at src/isa/riscv64/inst.isle line 1607.
                    return AtomicOP::AmoxorD;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "get_atomic_rmw_op", "src/isa/riscv64/inst.isle line 1537"
    )
}

// Generated as internal constructor for term gen_atomic_load.
pub fn constructor_gen_atomic_load<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::AtomicLoad {
        rd: v3,
        ty: arg1,
        p: arg0,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/riscv64/inst.isle line 1616.
    return v6;
}

// Generated as internal constructor for term gen_atomic_store.
pub fn constructor_gen_atomic_store<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Type,
    arg2: Reg,
) -> InstOutput {
    let v3 = MInst::AtomicStore {
        src: arg2,
        ty: arg1,
        p: arg0,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    let v5 = constructor_side_effect(ctx, &v4);
    // Rule at src/isa/riscv64/inst.isle line 1625.
    return v5;
}

// Generated as internal constructor for term gen_bit_not.
pub fn constructor_gen_bit_not<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v3 = C::imm12_const(ctx, -0x1);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Xori, arg0, v3);
    // Rule at src/isa/riscv64/inst.isle line 1631.
    return v4;
}

// Generated as internal constructor for term f_arithmatic_op.
pub fn constructor_f_arithmatic_op<C: Context>(ctx: &mut C, arg0: Type, arg1: &Opcode) -> FpuOPRRR {
    match arg0 {
        F32 => {
            match arg1 {
                &Opcode::Fadd => {
                    // Rule at src/isa/riscv64/inst.isle line 1638.
                    return FpuOPRRR::FaddS;
                }
                &Opcode::Fsub => {
                    // Rule at src/isa/riscv64/inst.isle line 1646.
                    return FpuOPRRR::FsubS;
                }
                &Opcode::Fmul => {
                    // Rule at src/isa/riscv64/inst.isle line 1653.
                    return FpuOPRRR::FmulS;
                }
                &Opcode::Fdiv => {
                    // Rule at src/isa/riscv64/inst.isle line 1661.
                    return FpuOPRRR::FdivS;
                }
                _ => {}
            }
        }
        F64 => {
            match arg1 {
                &Opcode::Fadd => {
                    // Rule at src/isa/riscv64/inst.isle line 1642.
                    return FpuOPRRR::FaddD;
                }
                &Opcode::Fsub => {
                    // Rule at src/isa/riscv64/inst.isle line 1649.
                    return FpuOPRRR::FsubD;
                }
                &Opcode::Fmul => {
                    // Rule at src/isa/riscv64/inst.isle line 1657.
                    return FpuOPRRR::FmulD;
                }
                &Opcode::Fdiv => {
                    // Rule at src/isa/riscv64/inst.isle line 1665.
                    return FpuOPRRR::FdivD;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "f_arithmatic_op", "src/isa/riscv64/inst.isle line 1636"
    )
}

// Generated as internal constructor for term f_copysign_op.
pub fn constructor_f_copysign_op<C: Context>(ctx: &mut C, arg0: Type) -> FpuOPRRR {
    match arg0 {
        F32 => {
            // Rule at src/isa/riscv64/inst.isle line 1678.
            return FpuOPRRR::FsgnjS;
        }
        F64 => {
            // Rule at src/isa/riscv64/inst.isle line 1679.
            return FpuOPRRR::FsgnjD;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "f_copysign_op", "src/isa/riscv64/inst.isle line 1677"
    )
}

// Generated as internal constructor for term f_copy_neg_sign_op.
pub fn constructor_f_copy_neg_sign_op<C: Context>(ctx: &mut C, arg0: Type) -> FpuOPRRR {
    match arg0 {
        F32 => {
            // Rule at src/isa/riscv64/inst.isle line 1683.
            return FpuOPRRR::FsgnjnS;
        }
        F64 => {
            // Rule at src/isa/riscv64/inst.isle line 1684.
            return FpuOPRRR::FsgnjnD;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "f_copy_neg_sign_op", "src/isa/riscv64/inst.isle line 1682"
    )
}

// Generated as internal constructor for term fabs_copy_sign.
pub fn constructor_fabs_copy_sign<C: Context>(ctx: &mut C, arg0: Type) -> FpuOPRRR {
    match arg0 {
        F32 => {
            // Rule at src/isa/riscv64/inst.isle line 1687.
            return FpuOPRRR::FsgnjxS;
        }
        F64 => {
            // Rule at src/isa/riscv64/inst.isle line 1688.
            return FpuOPRRR::FsgnjxD;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fabs_copy_sign", "src/isa/riscv64/inst.isle line 1686"
    )
}

// Generated as internal constructor for term gen_select.
pub fn constructor_gen_select<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: ValueRegs,
    arg3: ValueRegs,
) -> ValueRegs {
    let v4 = &C::alloc_vec_writable(ctx, arg0);
    let v5 = &C::vec_writable_clone(ctx, v4);
    let v6 = MInst::Select {
        dst: v4.clone(),
        ty: arg0,
        condition: arg1,
        x: arg2,
        y: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::vec_writable_to_regs(ctx, v5);
    // Rule at src/isa/riscv64/inst.isle line 1707.
    return v8;
}

// Generated as internal constructor for term gen_bitselect.
pub fn constructor_gen_bitselect<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::And, arg1, arg2);
    let v6 = constructor_gen_bit_not(ctx, arg1);
    let v7 = constructor_alu_rrr(ctx, &AluOPRRR::And, v6, arg3);
    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v5, v7);
    // Rule at src/isa/riscv64/inst.isle line 1728.
    return v9;
}

// Generated as internal constructor for term gen_int_select.
pub fn constructor_gen_int_select<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &IntSelectOP,
    arg2: ValueRegs,
    arg3: ValueRegs,
) -> ValueRegs {
    let v4 = &C::alloc_vec_writable(ctx, arg0);
    let v5 = &C::vec_writable_clone(ctx, v4);
    let v6 = MInst::IntSelect {
        op: arg1.clone(),
        dst: v5.clone(),
        x: arg2,
        y: arg3,
        ty: arg0,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::vec_writable_to_regs(ctx, v4);
    // Rule at src/isa/riscv64/inst.isle line 1741.
    return v8;
}

// Generated as internal constructor for term udf.
pub fn constructor_udf<C: Context>(ctx: &mut C, arg0: &TrapCode) -> InstOutput {
    let v1 = MInst::Udf {
        trap_code: arg0.clone(),
    };
    let v2 = SideEffectNoResult::Inst { inst: v1 };
    let v3 = constructor_side_effect(ctx, &v2);
    // Rule at src/isa/riscv64/inst.isle line 1751.
    return v3;
}

// Generated as internal constructor for term int_load_op.
pub fn constructor_int_load_op<C: Context>(ctx: &mut C, arg0: bool, arg1: u8) -> LoadOP {
    match arg1 {
        0x8 => {
            match arg0 {
                true => {
                    // Rule at src/isa/riscv64/inst.isle line 1767.
                    return LoadOP::Lb;
                }
                false => {
                    // Rule at src/isa/riscv64/inst.isle line 1763.
                    return LoadOP::Lbu;
                }
                _ => {}
            }
        }
        0x10 => {
            match arg0 {
                true => {
                    // Rule at src/isa/riscv64/inst.isle line 1774.
                    return LoadOP::Lh;
                }
                false => {
                    // Rule at src/isa/riscv64/inst.isle line 1771.
                    return LoadOP::Lhu;
                }
                _ => {}
            }
        }
        0x20 => {
            match arg0 {
                true => {
                    // Rule at src/isa/riscv64/inst.isle line 1780.
                    return LoadOP::Lw;
                }
                false => {
                    // Rule at src/isa/riscv64/inst.isle line 1777.
                    return LoadOP::Lwu;
                }
                _ => {}
            }
        }
        0x40 => {
            // Rule at src/isa/riscv64/inst.isle line 1784.
            return LoadOP::Ld;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "int_load_op", "src/isa/riscv64/inst.isle line 1761"
    )
}

// Generated as internal constructor for term gen_fcvt_int.
pub fn constructor_gen_fcvt_int<C: Context>(
    ctx: &mut C,
    arg0: bool,
    arg1: Reg,
    arg2: bool,
    arg3: Type,
    arg4: Type,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, arg4);
    let v7 = C::temp_writable_reg(ctx, F64);
    let v8 = MInst::FcvtToInt {
        is_sat: arg0,
        rd: v5,
        tmp: v7,
        rs: arg1,
        is_signed: arg2,
        in_type: arg3,
        out_type: arg4,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/inst.isle line 1797.
    return v10;
}

// Generated as internal constructor for term lower_float_binary.
pub fn constructor_lower_float_binary<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRR,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
) -> Reg {
    let v4 = C::move_f_to_x(ctx, arg1, arg3);
    let v5 = C::move_f_to_x(ctx, arg2, arg3);
    let v6 = constructor_alu_rrr(ctx, arg0, v4, v5);
    let v7 = C::move_x_to_f(ctx, v6, arg3);
    // Rule at src/isa/riscv64/inst.isle line 1810.
    return v7;
}

// Generated as internal constructor for term lower_float_bnot.
pub fn constructor_lower_float_bnot<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v2 = C::move_f_to_x(ctx, arg0, arg1);
    let v3 = constructor_gen_bit_not(ctx, v2);
    let v4 = C::move_x_to_f(ctx, v3, arg1);
    // Rule at src/isa/riscv64/inst.isle line 1822.
    return v4;
}

// Generated as internal constructor for term convert_valueregs_reg.
pub fn constructor_convert_valueregs_reg<C: Context>(ctx: &mut C, arg0: ValueRegs) -> Reg {
    let v2 = C::value_regs_get(ctx, arg0, 0x0);
    // Rule at src/isa/riscv64/inst.isle line 1834.
    return v2;
}

// Generated as internal constructor for term lower_icmp.
pub fn constructor_lower_icmp<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: ValueRegs,
    arg2: ValueRegs,
    arg3: Type,
) -> Reg {
    let v4 = &C::signed_cond_code(ctx, arg0);
    if let Some(v5) = v4 {
        let v7 = constructor_ext_int_if_need(ctx, true, arg1, arg3);
        let v8 = constructor_ext_int_if_need(ctx, true, arg2, arg3);
        let v9 = constructor_gen_icmp(ctx, arg0, v7, v8, arg3);
        // Rule at src/isa/riscv64/inst.isle line 1840.
        return v9;
    }
    let v11 = constructor_ext_int_if_need(ctx, false, arg1, arg3);
    let v12 = constructor_ext_int_if_need(ctx, false, arg2, arg3);
    let v13 = constructor_gen_icmp(ctx, arg0, v11, v12, arg3);
    // Rule at src/isa/riscv64/inst.isle line 1843.
    return v13;
}

// Generated as internal constructor for term i128_sub.
pub fn constructor_i128_sub<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg0, 0x0);
    let v5 = C::value_regs_get(ctx, arg1, 0x0);
    let v6 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v4, v5);
    let v8 = C::value_regs_get(ctx, arg0, 0x0);
    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::SltU, v8, v6);
    let v11 = C::value_regs_get(ctx, arg0, 0x1);
    let v12 = C::value_regs_get(ctx, arg1, 0x1);
    let v13 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v11, v12);
    let v14 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v13, v9);
    let v15 = C::value_regs(ctx, v6, v14);
    // Rule at src/isa/riscv64/inst.isle line 1849.
    return v15;
}

// Generated as internal constructor for term gen_fabs.
pub fn constructor_gen_fabs<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v2 = &constructor_fabs_copy_sign(ctx, arg1);
    let v3 = constructor_fpu_rrr(ctx, v2, arg1, arg0, arg0);
    // Rule at src/isa/riscv64/inst.isle line 1864.
    return v3;
}

// Generated as internal constructor for term lower_uadd_overflow.
pub fn constructor_lower_uadd_overflow<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Type,
) -> ValueRegs {
    if arg2 == I64 {
        let v3 = constructor_alu_add(ctx, arg0, arg1);
        let v5 = C::value_reg(ctx, v3);
        let v6 = C::value_reg(ctx, arg0);
        let v8 = constructor_gen_icmp(ctx, &IntCC::UnsignedLessThan, v5, v6, I64);
        let v9 = C::value_regs(ctx, v3, v8);
        // Rule at src/isa/riscv64/inst.isle line 1870.
        return v9;
    }
    let v10 = C::fits_in_32(ctx, arg2);
    if let Some(v11) = v10 {
        let v13 = C::value_reg(ctx, arg0);
        let v14 = constructor_ext_int_if_need(ctx, false, v13, v11);
        let v15 = constructor_convert_valueregs_reg(ctx, v14);
        let v16 = C::value_reg(ctx, arg1);
        let v17 = constructor_ext_int_if_need(ctx, false, v16, v11);
        let v18 = constructor_convert_valueregs_reg(ctx, v17);
        let v19 = constructor_alu_add(ctx, v15, v18);
        let v20 = C::ty_bits(ctx, v11);
        let v21 = C::u8_as_i32(ctx, v20);
        let v22 = constructor_alu_srli(ctx, v19, v21);
        let v23 = C::value_regs(ctx, v19, v22);
        // Rule at src/isa/riscv64/inst.isle line 1877.
        return v23;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_uadd_overflow", "src/isa/riscv64/inst.isle line 1868"
    )
}

// Generated as internal constructor for term gen_jump.
pub fn constructor_gen_jump<C: Context>(ctx: &mut C, arg0: MachLabel) -> MInst {
    let v1 = C::label_to_br_target(ctx, arg0);
    let v2 = MInst::Jal { dest: v1 };
    // Rule at src/isa/riscv64/inst.isle line 1892.
    return v2;
}

// Generated as internal constructor for term lower_branch.
pub fn constructor_lower_branch<C: Context>(
    ctx: &mut C,
    arg0: Inst,
    arg1: &VecMachLabel,
) -> Option<Unit> {
    let v1 = &C::inst_data(ctx, arg0);
    match v1 {
        &InstructionData::BranchTable {
            opcode: ref v69,
            arg: v70,
            table: v71,
        } => {
            if let &Opcode::BrTable = v69 {
                let v72 = C::put_in_reg(ctx, v70);
                let v73 = C::lower_br_table(ctx, v72, arg1);
                // Rule at src/isa/riscv64/inst.isle line 1976.
                return Some(v73);
            }
        }
        &InstructionData::Brif {
            opcode: ref v10,
            arg: v11,
            blocks: ref v12,
        } => {
            if let &Opcode::Brif = v10 {
                let v13 = C::value_type(ctx, v11);
                if v13 == I128 {
                    let v22 = C::zero_reg(ctx);
                    let v23 = C::zero_reg(ctx);
                    let v24 = C::value_regs(ctx, v22, v23);
                    let v25 = C::put_in_regs(ctx, v11);
                    let v27 = constructor_gen_icmp(ctx, &IntCC::NotEqual, v25, v24, I128);
                    let v28 = C::value_reg(ctx, v27);
                    let v30 = C::lower_cond_br(ctx, &IntCC::NotEqual, v28, arg1, I64);
                    // Rule at src/isa/riscv64/inst.isle line 1945.
                    return Some(v30);
                }
                let v31 = C::maybe_uextend(ctx, v11);
                if let Some(v32) = v31 {
                    let v33 = C::def_inst(ctx, v32);
                    if let Some(v34) = v33 {
                        let v35 = &C::inst_data(ctx, v34);
                        match v35 {
                            &InstructionData::FloatCompare {
                                opcode: ref v46,
                                args: ref v47,
                                cond: ref v48,
                            } => {
                                if let &Opcode::Fcmp = v46 {
                                    let v53 = C::floatcc_unordered(ctx, v48);
                                    match v53 {
                                        true => {
                                            let v6 = C::vec_label_get(ctx, arg1, 0x0);
                                            let v54 = C::label_to_br_target(ctx, v6);
                                            let v56 = C::vec_label_get(ctx, arg1, 0x1);
                                            let v57 = C::label_to_br_target(ctx, v56);
                                            let v58 = &C::floatcc_inverse(ctx, v48);
                                            let v49 = C::unpack_value_array_2(ctx, v47);
                                            let v59 = C::put_in_reg(ctx, v49.0);
                                            let v60 = C::put_in_reg(ctx, v49.1);
                                            let v52 = C::value_type(ctx, v49.0);
                                            let v61 =
                                                &constructor_emit_fcmp(ctx, v58, v52, v59, v60);
                                            let v62 = &constructor_cond_br(ctx, v61, v57, v54);
                                            let v63 = constructor_emit_side_effect(ctx, v62);
                                            // Rule at src/isa/riscv64/inst.isle line 1957.
                                            return Some(v63);
                                        }
                                        false => {
                                            let v6 = C::vec_label_get(ctx, arg1, 0x0);
                                            let v54 = C::label_to_br_target(ctx, v6);
                                            let v56 = C::vec_label_get(ctx, arg1, 0x1);
                                            let v57 = C::label_to_br_target(ctx, v56);
                                            let v49 = C::unpack_value_array_2(ctx, v47);
                                            let v64 = C::put_in_reg(ctx, v49.0);
                                            let v65 = C::put_in_reg(ctx, v49.1);
                                            let v52 = C::value_type(ctx, v49.0);
                                            let v66 =
                                                &constructor_emit_fcmp(ctx, v48, v52, v64, v65);
                                            let v67 = &constructor_cond_br(ctx, v66, v54, v57);
                                            let v68 = constructor_emit_side_effect(ctx, v67);
                                            // Rule at src/isa/riscv64/inst.isle line 1964.
                                            return Some(v68);
                                        }
                                        _ => {}
                                    }
                                }
                            }
                            &InstructionData::IntCompare {
                                opcode: ref v36,
                                args: ref v37,
                                cond: ref v38,
                            } => {
                                if let &Opcode::Icmp = v36 {
                                    let v39 = C::unpack_value_array_2(ctx, v37);
                                    let v43 = C::put_in_regs(ctx, v39.0);
                                    let v44 = C::put_in_regs(ctx, v39.1);
                                    let v42 = C::value_type(ctx, v39.0);
                                    let v45 = C::lower_br_icmp(ctx, v38, v43, v44, arg1, v42);
                                    // Rule at src/isa/riscv64/inst.isle line 1952.
                                    return Some(v45);
                                }
                            }
                            _ => {}
                        }
                    }
                }
                let v18 = C::put_in_regs(ctx, v11);
                let v20 = constructor_normalize_cmp_value(ctx, v13, v18, &ExtendOp::Zero);
                let v21 = C::lower_cond_br(ctx, &IntCC::NotEqual, v20, arg1, v13);
                // Rule at src/isa/riscv64/inst.isle line 1941.
                return Some(v21);
            }
        }
        &InstructionData::Jump {
            opcode: ref v2,
            destination: v3,
        } => {
            if let &Opcode::Jump = v2 {
                let v6 = C::vec_label_get(ctx, arg1, 0x0);
                let v7 = &constructor_gen_jump(ctx, v6);
                let v8 = SideEffectNoResult::Inst { inst: v7.clone() };
                let v9 = constructor_emit_side_effect(ctx, &v8);
                // Rule at src/isa/riscv64/inst.isle line 1899.
                return Some(v9);
            }
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term normalize_cmp_value.
pub fn constructor_normalize_cmp_value<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: ValueRegs,
    arg2: &ExtendOp,
) -> ValueRegs {
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        let v6 = constructor_extend(ctx, arg1, arg2, v2, I64);
        // Rule at src/isa/riscv64/inst.isle line 1922.
        return v6;
    }
    match arg0 {
        I64 => {
            // Rule at src/isa/riscv64/inst.isle line 1925.
            return arg1;
        }
        I128 => {
            // Rule at src/isa/riscv64/inst.isle line 1926.
            return arg1;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "normalize_cmp_value", "src/isa/riscv64/inst.isle line 1920"
    )
}

// Generated as internal constructor for term truthy_to_reg.
pub fn constructor_truthy_to_reg<C: Context>(ctx: &mut C, arg0: Type, arg1: ValueRegs) -> Reg {
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        let v5 = C::value_regs_get(ctx, arg1, 0x0);
        // Rule at src/isa/riscv64/inst.isle line 1932.
        return v5;
    }
    if arg0 == I128 {
        let v5 = C::value_regs_get(ctx, arg1, 0x0);
        let v7 = C::value_regs_get(ctx, arg1, 0x1);
        let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v5, v7);
        // Rule at src/isa/riscv64/inst.isle line 1934.
        return v9;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "truthy_to_reg", "src/isa/riscv64/inst.isle line 1931"
    )
}

// Generated as internal constructor for term gen_andn.
pub fn constructor_gen_andn<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::Andn, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 1984.
    return v3;
}

// Generated as internal constructor for term gen_orn.
pub fn constructor_gen_orn<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::Orn, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 1989.
    return v3;
}

// Generated as internal constructor for term gen_rev8.
pub fn constructor_gen_rev8<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v1 = C::has_zbb(ctx);
    match v1 {
        true => {
            let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Rev8, arg0);
            // Rule at src/isa/riscv64/inst.isle line 1993.
            return v3;
        }
        false => {
            let v5 = C::temp_writable_reg(ctx, I64);
            let v6 = C::temp_writable_reg(ctx, I64);
            let v7 = C::temp_writable_reg(ctx, I64);
            let v8 = MInst::Rev8 {
                rs: arg0,
                step: v7,
                tmp: v6,
                rd: v5,
            };
            let v9 = C::emit(ctx, &v8);
            let v10 = C::writable_reg_to_reg(ctx, v5);
            // Rule at src/isa/riscv64/inst.isle line 1999.
            return v10;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "gen_rev8", "src/isa/riscv64/inst.isle line 1992"
    )
}

// Generated as internal constructor for term gen_brev8.
pub fn constructor_gen_brev8<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v2 = C::has_zbkb(ctx);
    match v2 {
        true => {
            let v4 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Brev8, arg0);
            // Rule at src/isa/riscv64/inst.isle line 2010.
            return v4;
        }
        false => {
            let v6 = C::temp_writable_reg(ctx, I64);
            let v7 = C::temp_writable_reg(ctx, I64);
            let v8 = C::temp_writable_reg(ctx, I64);
            let v9 = C::temp_writable_reg(ctx, I64);
            let v10 = MInst::Brev8 {
                rs: arg0,
                ty: arg1,
                step: v8,
                tmp: v6,
                tmp2: v7,
                rd: v9,
            };
            let v11 = C::emit(ctx, &v10);
            let v12 = C::writable_reg_to_reg(ctx, v9);
            // Rule at src/isa/riscv64/inst.isle line 2015.
            return v12;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "gen_brev8", "src/isa/riscv64/inst.isle line 2009"
    )
}

// Generated as internal constructor for term neg.
pub fn constructor_neg<C: Context>(ctx: &mut C, arg0: Type, arg1: ValueRegs) -> ValueRegs {
    if arg0 == I128 {
        let v12 = constructor_value_regs_zero(ctx);
        let v13 = constructor_i128_sub(ctx, v12, arg1);
        // Rule at src/isa/riscv64/inst.isle line 2032.
        return v13;
    }
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::ty_int(ctx, v2);
        if let Some(v4) = v3 {
            let v7 = C::zero_reg(ctx);
            let v9 = C::value_regs_get(ctx, arg1, 0x0);
            let v10 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v7, v9);
            let v11 = C::value_reg(ctx, v10);
            // Rule at src/isa/riscv64/inst.isle line 2028.
            return v11;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "neg", "src/isa/riscv64/inst.isle line 2027"
    )
}

// Generated as internal constructor for term max.
pub fn constructor_max<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::ty_int(ctx, v2);
        if let Some(v4) = v3 {
            let v7 = C::has_zbb(ctx);
            match v7 {
                true => {
                    let v9 = constructor_alu_rrr(ctx, &AluOPRRR::Max, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 2038.
                    return v9;
                }
                false => {
                    let v11 =
                        C::gen_select_reg(ctx, &IntCC::SignedGreaterThan, arg1, arg2, arg1, arg2);
                    // Rule at src/isa/riscv64/inst.isle line 2042.
                    return v11;
                }
                _ => {}
            }
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "max", "src/isa/riscv64/inst.isle line 2037"
    )
}

// Generated as internal constructor for term lower_iabs.
pub fn constructor_lower_iabs<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        let v5 = C::value_reg(ctx, arg1);
        let v6 = constructor_ext_int_if_need(ctx, true, v5, v2);
        let v7 = constructor_convert_valueregs_reg(ctx, v6);
        let v9 = C::value_reg(ctx, v7);
        let v10 = constructor_neg(ctx, I64, v9);
        let v11 = constructor_convert_valueregs_reg(ctx, v10);
        let v12 = constructor_max(ctx, I64, v7, v11);
        // Rule at src/isa/riscv64/inst.isle line 2054.
        return v12;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_iabs", "src/isa/riscv64/inst.isle line 2047"
    )
}

// Generated as internal constructor for term gen_trapif.
pub fn constructor_gen_trapif<C: Context>(ctx: &mut C, arg0: Reg, arg1: &TrapCode) -> InstOutput {
    let v2 = MInst::TrapIf {
        test: arg0,
        trap_code: arg1.clone(),
    };
    let v3 = SideEffectNoResult::Inst { inst: v2 };
    let v4 = constructor_side_effect(ctx, &v3);
    // Rule at src/isa/riscv64/inst.isle line 2061.
    return v4;
}

// Generated as internal constructor for term gen_trapifc.
pub fn constructor_gen_trapifc<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Reg,
    arg2: Reg,
    arg3: &TrapCode,
) -> InstOutput {
    let v4 = MInst::TrapIfC {
        rs1: arg1,
        rs2: arg2,
        cc: arg0.clone(),
        trap_code: arg3.clone(),
    };
    let v5 = SideEffectNoResult::Inst { inst: v4 };
    let v6 = constructor_side_effect(ctx, &v5);
    // Rule at src/isa/riscv64/inst.isle line 2066.
    return v6;
}

// Generated as internal constructor for term gen_div_overflow.
pub fn constructor_gen_div_overflow<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Type,
) -> InstOutput {
    let v4 = constructor_load_imm12(ctx, -0x1);
    let v6 = constructor_load_imm12(ctx, 0x1);
    let v8 = constructor_alu_slli(ctx, v6, 0x3F);
    let v9 = C::shift_int_to_most_significant(ctx, arg0, arg2);
    let v11 = C::value_reg(ctx, v4);
    let v12 = C::value_reg(ctx, arg1);
    let v13 = constructor_gen_icmp(ctx, &IntCC::Equal, v11, v12, arg2);
    let v14 = C::value_reg(ctx, v8);
    let v15 = C::value_reg(ctx, v9);
    let v16 = constructor_gen_icmp(ctx, &IntCC::Equal, v14, v15, arg2);
    let v17 = constructor_alu_and(ctx, v13, v16);
    let v19 = constructor_gen_trapif(ctx, v17, &TrapCode::IntegerOverflow);
    // Rule at src/isa/riscv64/inst.isle line 2075.
    return v19;
}

// Generated as internal constructor for term gen_div_by_zero.
pub fn constructor_gen_div_by_zero<C: Context>(ctx: &mut C, arg0: Reg) -> InstOutput {
    let v2 = C::zero_reg(ctx);
    let v4 = constructor_gen_trapifc(
        ctx,
        &IntCC::Equal,
        v2,
        arg0,
        &TrapCode::IntegerDivisionByZero,
    );
    // Rule at src/isa/riscv64/inst.isle line 2087.
    return v4;
}

// Generated as internal constructor for term madd.
pub fn constructor_madd<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &AluOPRRR::Mul, arg0, arg1);
    let v5 = constructor_alu_add(ctx, v4, arg2);
    // Rule at src/isa/riscv64/inst.isle line 2101.
    return v5;
}

// Generated as internal constructor for term umulh.
pub fn constructor_umulh<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::Mulhu, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 2107.
    return v3;
}

// Generated as internal constructor for term lower_bmask.
pub fn constructor_lower_bmask<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Type,
    arg2: ValueRegs,
) -> ValueRegs {
    if arg0 == I128 {
        if arg1 == I128 {
            let v30 = constructor_lower_bmask(ctx, I64, I128, arg2);
            let v31 = C::value_regs_get(ctx, v30, 0x0);
            let v32 = C::value_regs_get(ctx, v30, 0x0);
            let v33 = C::value_regs(ctx, v31, v32);
            // Rule at src/isa/riscv64/inst.isle line 2147.
            return v33;
        }
        let v4 = C::fits_in_64(ctx, arg1);
        if let Some(v5) = v4 {
            let v25 = constructor_lower_bmask(ctx, I64, v5, arg2);
            let v26 = C::value_regs_get(ctx, v25, 0x0);
            let v27 = C::value_regs_get(ctx, v25, 0x0);
            let v28 = C::value_regs(ctx, v26, v27);
            // Rule at src/isa/riscv64/inst.isle line 2138.
            return v28;
        }
    }
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        if arg1 == I128 {
            let v17 = C::value_regs_get(ctx, arg2, 0x0);
            let v19 = C::value_regs_get(ctx, arg2, 0x1);
            let v21 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v17, v19);
            let v23 = C::value_reg(ctx, v21);
            let v24 = constructor_lower_bmask(ctx, v2, I64, v23);
            // Rule at src/isa/riscv64/inst.isle line 2128.
            return v24;
        }
        let v4 = C::fits_in_64(ctx, arg1);
        if let Some(v5) = v4 {
            let v8 = constructor_normalize_cmp_value(ctx, v5, arg2, &ExtendOp::Zero);
            let v9 = constructor_convert_valueregs_reg(ctx, v8);
            let v10 = C::zero_reg(ctx);
            let v12 = constructor_load_imm12(ctx, -0x1);
            let v14 = C::gen_select_reg(ctx, &IntCC::Equal, v10, v9, v10, v12);
            let v15 = C::value_reg(ctx, v14);
            // Rule at src/isa/riscv64/inst.isle line 2118.
            return v15;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_bmask", "src/isa/riscv64/inst.isle line 2112"
    )
}

// Generated as internal constructor for term gen_mov_from_preg.
pub fn constructor_gen_mov_from_preg<C: Context>(ctx: &mut C, arg0: PReg) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::MovFromPReg { rd: v2, rm: arg0 };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src/isa/riscv64/inst.isle line 2158.
    return v5;
}

// Generated as internal constructor for term not.
pub fn constructor_not<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v3 = C::imm_from_bits(ctx, 0x1);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Xori, arg0, v3);
    // Rule at src/isa/riscv64/inst.isle line 2173.
    return v4;
}

// Generated as internal constructor for term emit_or.
pub fn constructor_emit_or<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::Or, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 2176.
    return v3;
}

// Generated as internal constructor for term emit_and.
pub fn constructor_emit_and<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = constructor_alu_rrr(ctx, &AluOPRRR::And, arg0, arg1);
    // Rule at src/isa/riscv64/inst.isle line 2179.
    return v3;
}

// Generated as internal constructor for term is_not_nan.
pub fn constructor_is_not_nan<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v2 = constructor_feq(ctx, arg0, arg1, arg1);
    // Rule at src/isa/riscv64/inst.isle line 2182.
    return v2;
}

// Generated as internal constructor for term feq.
pub fn constructor_feq<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    match arg0 {
        F32 => {
            let v5 = constructor_fpu_rrr(ctx, &FpuOPRRR::FeqS, I64, arg1, arg2);
            // Rule at src/isa/riscv64/inst.isle line 2185.
            return v5;
        }
        F64 => {
            let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::FeqD, I64, arg1, arg2);
            // Rule at src/isa/riscv64/inst.isle line 2186.
            return v7;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "feq", "src/isa/riscv64/inst.isle line 2184"
    )
}

// Generated as internal constructor for term flt.
pub fn constructor_flt<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    match arg0 {
        F32 => {
            let v5 = constructor_fpu_rrr(ctx, &FpuOPRRR::FltS, I64, arg1, arg2);
            // Rule at src/isa/riscv64/inst.isle line 2189.
            return v5;
        }
        F64 => {
            let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::FltD, I64, arg1, arg2);
            // Rule at src/isa/riscv64/inst.isle line 2190.
            return v7;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "flt", "src/isa/riscv64/inst.isle line 2188"
    )
}

// Generated as internal constructor for term fle.
pub fn constructor_fle<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    match arg0 {
        F32 => {
            let v5 = constructor_fpu_rrr(ctx, &FpuOPRRR::FleS, I64, arg1, arg2);
            // Rule at src/isa/riscv64/inst.isle line 2193.
            return v5;
        }
        F64 => {
            let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::FleD, I64, arg1, arg2);
            // Rule at src/isa/riscv64/inst.isle line 2194.
            return v7;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fle", "src/isa/riscv64/inst.isle line 2192"
    )
}

// Generated as internal constructor for term fgt.
pub fn constructor_fgt<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v3 = constructor_flt(ctx, arg0, arg2, arg1);
    // Rule at src/isa/riscv64/inst.isle line 2197.
    return v3;
}

// Generated as internal constructor for term fge.
pub fn constructor_fge<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v3 = constructor_fle(ctx, arg0, arg2, arg1);
    // Rule at src/isa/riscv64/inst.isle line 2200.
    return v3;
}

// Generated as internal constructor for term ordered.
pub fn constructor_ordered<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v3 = constructor_is_not_nan(ctx, arg0, arg1);
    let v4 = constructor_is_not_nan(ctx, arg0, arg2);
    let v5 = constructor_emit_and(ctx, v3, v4);
    // Rule at src/isa/riscv64/inst.isle line 2203.
    return v5;
}

// Generated as internal constructor for term cmp_result.
pub fn constructor_cmp_result<C: Context>(ctx: &mut C, arg0: Reg) -> CmpResult {
    let v2 = CmpResult::Result {
        result: arg0,
        invert: false,
    };
    // Rule at src/isa/riscv64/inst.isle line 2213.
    return v2;
}

// Generated as internal constructor for term cmp_result_invert.
pub fn constructor_cmp_result_invert<C: Context>(ctx: &mut C, arg0: Reg) -> CmpResult {
    let v2 = CmpResult::Result {
        result: arg0,
        invert: true,
    };
    // Rule at src/isa/riscv64/inst.isle line 2218.
    return v2;
}

// Generated as internal constructor for term cond_br.
pub fn constructor_cond_br<C: Context>(
    ctx: &mut C,
    arg0: &CmpResult,
    arg1: BranchTarget,
    arg2: BranchTarget,
) -> SideEffectNoResult {
    let v3 = constructor_cmp_integer_compare(ctx, arg0);
    let v4 = MInst::CondBr {
        taken: arg1,
        not_taken: arg2,
        kind: v3,
    };
    let v5 = SideEffectNoResult::Inst { inst: v4 };
    // Rule at src/isa/riscv64/inst.isle line 2222.
    return v5;
}

// Generated as internal constructor for term cmp_integer_compare.
pub fn constructor_cmp_integer_compare<C: Context>(
    ctx: &mut C,
    arg0: &CmpResult,
) -> IntegerCompare {
    if let &CmpResult::Result {
        result: v1,
        invert: v2,
    } = arg0
    {
        match v2 {
            true => {
                let v4 = C::zero_reg(ctx);
                let v7 = C::int_compare(ctx, &IntCC::Equal, v1, v4);
                // Rule at src/isa/riscv64/inst.isle line 2238.
                return v7;
            }
            false => {
                let v4 = C::zero_reg(ctx);
                let v5 = C::int_compare(ctx, &IntCC::NotEqual, v1, v4);
                // Rule at src/isa/riscv64/inst.isle line 2234.
                return v5;
            }
            _ => {}
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "cmp_integer_compare", "src/isa/riscv64/inst.isle line 2231"
    )
}

// Generated as internal constructor for term cmp_value.
pub fn constructor_cmp_value<C: Context>(ctx: &mut C, arg0: &CmpResult) -> Reg {
    if let &CmpResult::Result {
        result: v1,
        invert: v2,
    } = arg0
    {
        match v2 {
            true => {
                let v3 = constructor_not(ctx, v1);
                // Rule at src/isa/riscv64/inst.isle line 2244.
                return v3;
            }
            false => {
                // Rule at src/isa/riscv64/inst.isle line 2243.
                return v1;
            }
            _ => {}
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "cmp_value", "src/isa/riscv64/inst.isle line 2242"
    )
}

// Generated as internal constructor for term emit_fcmp.
pub fn constructor_emit_fcmp<C: Context>(
    ctx: &mut C,
    arg0: &FloatCC,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
) -> CmpResult {
    match arg0 {
        &FloatCC::Equal => {
            let v7 = constructor_feq(ctx, arg1, arg2, arg3);
            let v8 = &constructor_cmp_result(ctx, v7);
            // Rule at src/isa/riscv64/inst.isle line 2262.
            return v8.clone();
        }
        &FloatCC::GreaterThan => {
            let v21 = constructor_fgt(ctx, arg1, arg2, arg3);
            let v22 = &constructor_cmp_result(ctx, v21);
            // Rule at src/isa/riscv64/inst.isle line 2293.
            return v22.clone();
        }
        &FloatCC::GreaterThanOrEqual => {
            let v23 = constructor_fge(ctx, arg1, arg2, arg3);
            let v24 = &constructor_cmp_result(ctx, v23);
            // Rule at src/isa/riscv64/inst.isle line 2298.
            return v24.clone();
        }
        &FloatCC::LessThan => {
            let v10 = constructor_flt(ctx, arg1, arg2, arg3);
            let v18 = &constructor_cmp_result(ctx, v10);
            // Rule at src/isa/riscv64/inst.isle line 2283.
            return v18.clone();
        }
        &FloatCC::LessThanOrEqual => {
            let v19 = constructor_fle(ctx, arg1, arg2, arg3);
            let v20 = &constructor_cmp_result(ctx, v19);
            // Rule at src/isa/riscv64/inst.isle line 2288.
            return v20.clone();
        }
        &FloatCC::NotEqual => {
            let v7 = constructor_feq(ctx, arg1, arg2, arg3);
            let v9 = &constructor_cmp_result_invert(ctx, v7);
            // Rule at src/isa/riscv64/inst.isle line 2268.
            return v9.clone();
        }
        &FloatCC::Ordered => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v5 = &constructor_cmp_result(ctx, v4);
            // Rule at src/isa/riscv64/inst.isle line 2251.
            return v5.clone();
        }
        &FloatCC::OrderedNotEqual => {
            let v10 = constructor_flt(ctx, arg1, arg2, arg3);
            let v11 = constructor_fgt(ctx, arg1, arg2, arg3);
            let v12 = constructor_emit_or(ctx, v10, v11);
            let v13 = &constructor_cmp_result(ctx, v12);
            // Rule at src/isa/riscv64/inst.isle line 2273.
            return v13.clone();
        }
        &FloatCC::Unordered => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v6 = &constructor_cmp_result_invert(ctx, v4);
            // Rule at src/isa/riscv64/inst.isle line 2257.
            return v6.clone();
        }
        &FloatCC::UnorderedOrEqual => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v14 = constructor_not(ctx, v4);
            let v15 = constructor_feq(ctx, arg1, arg2, arg3);
            let v16 = constructor_emit_or(ctx, v14, v15);
            let v17 = &constructor_cmp_result(ctx, v16);
            // Rule at src/isa/riscv64/inst.isle line 2278.
            return v17.clone();
        }
        &FloatCC::UnorderedOrGreaterThan => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v30 = constructor_fle(ctx, arg1, arg2, arg3);
            let v31 = constructor_emit_and(ctx, v4, v30);
            let v32 = &constructor_cmp_result_invert(ctx, v31);
            // Rule at src/isa/riscv64/inst.isle line 2316.
            return v32.clone();
        }
        &FloatCC::UnorderedOrGreaterThanOrEqual => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v33 = constructor_flt(ctx, arg1, arg2, arg3);
            let v34 = constructor_emit_and(ctx, v4, v33);
            let v35 = &constructor_cmp_result_invert(ctx, v34);
            // Rule at src/isa/riscv64/inst.isle line 2322.
            return v35.clone();
        }
        &FloatCC::UnorderedOrLessThan => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v25 = constructor_fge(ctx, arg1, arg2, arg3);
            let v26 = constructor_emit_and(ctx, v4, v25);
            let v27 = &constructor_cmp_result_invert(ctx, v26);
            // Rule at src/isa/riscv64/inst.isle line 2304.
            return v27.clone();
        }
        &FloatCC::UnorderedOrLessThanOrEqual => {
            let v4 = constructor_ordered(ctx, arg1, arg2, arg3);
            let v11 = constructor_fgt(ctx, arg1, arg2, arg3);
            let v28 = constructor_emit_and(ctx, v4, v11);
            let v29 = &constructor_cmp_result_invert(ctx, v28);
            // Rule at src/isa/riscv64/inst.isle line 2310.
            return v29.clone();
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "emit_fcmp", "src/isa/riscv64/inst.isle line 2247"
    )
}

// Generated as internal constructor for term lower.
pub fn constructor_lower<C: Context>(ctx: &mut C, arg0: Inst) -> Option<InstOutput> {
    let v4 = &C::inst_data(ctx, arg0);
    match v4 {
        &InstructionData::AtomicCas {
            opcode: ref v528,
            args: ref v529,
            flags: v530,
        } => {
            if let &Opcode::AtomicCas = v528 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v464 = C::valid_atomic_transaction(ctx, v3);
                    if let Some(v465) = v464 {
                        let v498 = C::temp_writable_reg(ctx, v465);
                        let v535 = C::temp_writable_reg(ctx, v465);
                        let v531 = C::unpack_value_array_3(ctx, v529);
                        let v536 = C::put_in_reg(ctx, v531.0);
                        let v537 = constructor_gen_atomic_offset(ctx, v536, v465);
                        let v538 = C::put_in_regs(ctx, v531.1);
                        let v539 = constructor_ext_int_if_need(ctx, false, v538, v465);
                        let v540 = constructor_convert_valueregs_reg(ctx, v539);
                        let v541 = C::put_in_reg(ctx, v531.0);
                        let v542 = constructor_gen_atomic_p(ctx, v541, v465);
                        let v543 = C::put_in_reg(ctx, v531.2);
                        let v544 = MInst::AtomicCas {
                            offset: v537,
                            t0: v498,
                            dst: v535,
                            e: v540,
                            addr: v542,
                            v: v543,
                            ty: v465,
                        };
                        let v545 = C::emit(ctx, &v544);
                        let v546 = C::writable_reg_to_reg(ctx, v535);
                        let v547 = constructor_output_reg(ctx, v546);
                        // Rule at src/isa/riscv64/lower.isle line 557.
                        return Some(v547);
                    }
                }
            }
        }
        &InstructionData::AtomicRmw {
            opcode: ref v466,
            args: ref v467,
            flags: v468,
            op: ref v469,
        } => {
            if let &Opcode::AtomicRmw = v466 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v464 = C::valid_atomic_transaction(ctx, v3);
                    if let Some(v465) = v464 {
                        let v479 = C::fits_in_16(ctx, v465);
                        if let Some(v480) = v479 {
                            let v485 = C::is_atomic_rmw_max_etc(ctx, v469);
                            if let Some(v486) = v485 {
                                match v486.1 {
                                    true => {
                                        let v470 = C::unpack_value_array_2(ctx, v467);
                                        let v481 = C::put_in_reg(ctx, v470.0);
                                        let v489 = C::put_in_regs(ctx, v470.1);
                                        let v490 =
                                            constructor_ext_int_if_need(ctx, true, v489, v480);
                                        let v491 = constructor_convert_valueregs_reg(ctx, v490);
                                        let v492 = constructor_gen_atomic_rmw_loop(
                                            ctx, &v486.0, v480, v481, v491,
                                        );
                                        let v493 = constructor_output_reg(ctx, v492);
                                        // Rule at src/isa/riscv64/lower.isle line 489.
                                        return Some(v493);
                                    }
                                    false => {
                                        let v470 = C::unpack_value_array_2(ctx, v467);
                                        let v481 = C::put_in_reg(ctx, v470.0);
                                        let v489 = C::put_in_regs(ctx, v470.1);
                                        let v494 =
                                            constructor_ext_int_if_need(ctx, false, v489, v480);
                                        let v495 = constructor_convert_valueregs_reg(ctx, v494);
                                        let v496 = constructor_gen_atomic_rmw_loop(
                                            ctx, &v486.0, v480, v481, v495,
                                        );
                                        let v497 = constructor_output_reg(ctx, v496);
                                        // Rule at src/isa/riscv64/lower.isle line 495.
                                        return Some(v497);
                                    }
                                    _ => {}
                                }
                            }
                            let v470 = C::unpack_value_array_2(ctx, v467);
                            let v481 = C::put_in_reg(ctx, v470.0);
                            let v482 = C::put_in_reg(ctx, v470.1);
                            let v483 = constructor_gen_atomic_rmw_loop(ctx, v469, v480, v481, v482);
                            let v484 = constructor_output_reg(ctx, v483);
                            // Rule at src/isa/riscv64/lower.isle line 482.
                            return Some(v484);
                        }
                        match v469 {
                            &AtomicRmwOp::Nand => {
                                let v470 = C::unpack_value_array_2(ctx, v467);
                                let v481 = C::put_in_reg(ctx, v470.0);
                                let v482 = C::put_in_reg(ctx, v470.1);
                                let v508 = constructor_gen_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRmwOp::Nand,
                                    v465,
                                    v481,
                                    v482,
                                );
                                let v509 = constructor_output_reg(ctx, v508);
                                // Rule at src/isa/riscv64/lower.isle line 522.
                                return Some(v509);
                            }
                            &AtomicRmwOp::Sub => {
                                let v498 = C::temp_writable_reg(ctx, v465);
                                let v499 = C::zero_reg(ctx);
                                let v470 = C::unpack_value_array_2(ctx, v467);
                                let v475 = C::put_in_reg(ctx, v470.1);
                                let v500 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v499, v475);
                                let v502 =
                                    &constructor_get_atomic_rmw_op(ctx, v465, &AtomicRmwOp::Add);
                                let v503 = C::put_in_reg(ctx, v470.0);
                                let v504 = C::atomic_amo(ctx);
                                let v505 = constructor_gen_atomic(ctx, v502, v503, v500, v504);
                                let v506 = constructor_output_reg(ctx, v505);
                                // Rule at src/isa/riscv64/lower.isle line 504.
                                return Some(v506);
                            }
                            _ => {}
                        }
                        let v473 = &constructor_get_atomic_rmw_op(ctx, v465, v469);
                        let v470 = C::unpack_value_array_2(ctx, v467);
                        let v474 = C::put_in_reg(ctx, v470.0);
                        let v475 = C::put_in_reg(ctx, v470.1);
                        let v476 = C::atomic_amo(ctx);
                        let v477 = constructor_gen_atomic(ctx, v473, v474, v475, v476);
                        let v478 = constructor_output_reg(ctx, v477);
                        // Rule at src/isa/riscv64/lower.isle line 475.
                        return Some(v478);
                    }
                }
            }
        }
        &InstructionData::Binary {
            opcode: ref v28,
            args: ref v29,
        } => {
            match v28 {
                &Opcode::Smin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v64 = C::put_in_regs(ctx, v30.0);
                        let v3 = C::value_type(ctx, v2);
                        let v640 = constructor_ext_int_if_need(ctx, true, v64, v3);
                        let v67 = C::put_in_regs(ctx, v30.1);
                        let v641 = constructor_ext_int_if_need(ctx, true, v67, v3);
                        let v645 =
                            constructor_gen_int_select(ctx, v3, &IntSelectOP::Smin, v640, v641);
                        let v646 = C::output(ctx, v645);
                        // Rule at src/isa/riscv64/lower.isle line 666.
                        return Some(v646);
                    }
                }
                &Opcode::Umin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v64 = C::put_in_regs(ctx, v30.0);
                        let v3 = C::value_type(ctx, v2);
                        let v648 = constructor_ext_int_if_need(ctx, false, v64, v3);
                        let v67 = C::put_in_regs(ctx, v30.1);
                        let v649 = constructor_ext_int_if_need(ctx, false, v67, v3);
                        let v653 =
                            constructor_gen_int_select(ctx, v3, &IntSelectOP::Umin, v648, v649);
                        let v654 = C::output(ctx, v653);
                        // Rule at src/isa/riscv64/lower.isle line 675.
                        return Some(v654);
                    }
                }
                &Opcode::Smax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v64 = C::put_in_regs(ctx, v30.0);
                        let v3 = C::value_type(ctx, v2);
                        let v640 = constructor_ext_int_if_need(ctx, true, v64, v3);
                        let v67 = C::put_in_regs(ctx, v30.1);
                        let v641 = constructor_ext_int_if_need(ctx, true, v67, v3);
                        let v642 =
                            constructor_gen_int_select(ctx, v3, &IntSelectOP::Smax, v640, v641);
                        let v643 = C::output(ctx, v642);
                        // Rule at src/isa/riscv64/lower.isle line 661.
                        return Some(v643);
                    }
                }
                &Opcode::Umax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v64 = C::put_in_regs(ctx, v30.0);
                        let v3 = C::value_type(ctx, v2);
                        let v648 = constructor_ext_int_if_need(ctx, false, v64, v3);
                        let v67 = C::put_in_regs(ctx, v30.1);
                        let v649 = constructor_ext_int_if_need(ctx, false, v67, v3);
                        let v650 =
                            constructor_gen_int_select(ctx, v3, &IntSelectOP::Umax, v648, v649);
                        let v651 = C::output(ctx, v650);
                        // Rule at src/isa/riscv64/lower.isle line 670.
                        return Some(v651);
                    }
                }
                &Opcode::Iadd => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v54 = C::def_inst(ctx, v30.0);
                            if let Some(v55) = v54 {
                                let v56 = &C::inst_data(ctx, v55);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v57,
                                    imm: v58,
                                } = v56
                                {
                                    if let &Opcode::Iconst = v57 {
                                        let v59 = C::u64_from_imm64(ctx, v58);
                                        let v60 = C::imm12_from_u64(ctx, v59);
                                        if let Some(v61) = v60 {
                                            let v50 = &constructor_select_addi(ctx, v39);
                                            let v35 = C::put_in_reg(ctx, v30.1);
                                            let v62 = constructor_alu_rr_imm12(ctx, v50, v35, v61);
                                            let v63 = constructor_output_reg(ctx, v62);
                                            // Rule at src/isa/riscv64/lower.isle line 40.
                                            return Some(v63);
                                        }
                                    }
                                }
                            }
                            let v42 = C::def_inst(ctx, v30.1);
                            if let Some(v43) = v42 {
                                let v44 = &C::inst_data(ctx, v43);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v45,
                                    imm: v46,
                                } = v44
                                {
                                    if let &Opcode::Iconst = v45 {
                                        let v47 = C::u64_from_imm64(ctx, v46);
                                        let v48 = C::imm12_from_u64(ctx, v47);
                                        if let Some(v49) = v48 {
                                            let v50 = &constructor_select_addi(ctx, v39);
                                            let v51 = C::put_in_reg(ctx, v30.0);
                                            let v52 = constructor_alu_rr_imm12(ctx, v50, v51, v49);
                                            let v53 = constructor_output_reg(ctx, v52);
                                            // Rule at src/isa/riscv64/lower.isle line 37.
                                            return Some(v53);
                                        }
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v66 = C::value_regs_get(ctx, v64, 0x0);
                            let v67 = C::put_in_regs(ctx, v30.1);
                            let v68 = C::value_regs_get(ctx, v67, 0x0);
                            let v69 = constructor_alu_add(ctx, v66, v68);
                            let v71 = C::put_in_regs(ctx, v30.1);
                            let v72 = C::value_regs_get(ctx, v71, 0x0);
                            let v73 = constructor_alu_rrr(ctx, &AluOPRRR::SltU, v69, v72);
                            let v74 = C::put_in_regs(ctx, v30.0);
                            let v76 = C::value_regs_get(ctx, v74, 0x1);
                            let v77 = C::put_in_regs(ctx, v30.1);
                            let v78 = C::value_regs_get(ctx, v77, 0x1);
                            let v79 = constructor_alu_add(ctx, v76, v78);
                            let v80 = constructor_alu_add(ctx, v79, v73);
                            let v81 = C::value_regs(ctx, v69, v80);
                            let v82 = C::output(ctx, v81);
                            // Rule at src/isa/riscv64/lower.isle line 44.
                            return Some(v82);
                        }
                        let v26 = C::fits_in_32(ctx, v3);
                        if let Some(v27) = v26 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v36 = constructor_alu_rrr(ctx, &AluOPRRR::Addw, v34, v35);
                            let v37 = constructor_output_reg(ctx, v36);
                            // Rule at src/isa/riscv64/lower.isle line 29.
                            return Some(v37);
                        }
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v40 = constructor_alu_add(ctx, v34, v35);
                            let v41 = constructor_output_reg(ctx, v40);
                            // Rule at src/isa/riscv64/lower.isle line 33.
                            return Some(v41);
                        }
                    }
                }
                &Opcode::Isub => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v102 = C::put_in_regs(ctx, v30.1);
                            let v103 = constructor_i128_sub(ctx, v64, v102);
                            let v104 = C::output(ctx, v103);
                            // Rule at src/isa/riscv64/lower.isle line 73.
                            return Some(v104);
                        }
                        let v26 = C::fits_in_32(ctx, v3);
                        if let Some(v27) = v26 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v100 = constructor_alu_rrr(ctx, &AluOPRRR::Subw, v34, v35);
                            let v101 = constructor_output_reg(ctx, v100);
                            // Rule at src/isa/riscv64/lower.isle line 70.
                            return Some(v101);
                        }
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v97 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v34, v35);
                            let v98 = constructor_output_reg(ctx, v97);
                            // Rule at src/isa/riscv64/lower.isle line 67.
                            return Some(v98);
                        }
                    }
                }
                &Opcode::Imul => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v66 = C::value_regs_get(ctx, v64, 0x0);
                            let v131 = C::value_regs_get(ctx, v64, 0x1);
                            let v119 = C::put_in_regs(ctx, v30.1);
                            let v132 = C::value_regs_get(ctx, v119, 0x0);
                            let v133 = C::value_regs_get(ctx, v119, 0x1);
                            let v134 = constructor_umulh(ctx, v66, v132);
                            let v135 = constructor_madd(ctx, v66, v133, v134);
                            let v136 = constructor_madd(ctx, v131, v132, v135);
                            let v137 = C::zero_reg(ctx);
                            let v138 = constructor_madd(ctx, v66, v132, v137);
                            let v139 = C::value_regs(ctx, v138, v136);
                            let v140 = C::output(ctx, v139);
                            // Rule at src/isa/riscv64/lower.isle line 98.
                            return Some(v140);
                        }
                        let v26 = C::fits_in_32(ctx, v3);
                        if let Some(v27) = v26 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v114 = constructor_alu_rrr(ctx, &AluOPRRR::Mulw, v34, v35);
                            let v115 = constructor_output_reg(ctx, v114);
                            // Rule at src/isa/riscv64/lower.isle line 86.
                            return Some(v115);
                        }
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v111 = constructor_alu_rrr(ctx, &AluOPRRR::Mul, v34, v35);
                            let v112 = constructor_output_reg(ctx, v111);
                            // Rule at src/isa/riscv64/lower.isle line 84.
                            return Some(v112);
                        }
                    }
                }
                &Opcode::Umulhi => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v125 = constructor_ext_int_if_need(ctx, false, v64, v39);
                            let v126 = constructor_convert_valueregs_reg(ctx, v125);
                            let v119 = C::put_in_regs(ctx, v30.1);
                            let v127 = constructor_ext_int_if_need(ctx, false, v119, v39);
                            let v128 = constructor_convert_valueregs_reg(ctx, v127);
                            let v129 = constructor_lower_umlhi(ctx, v39, v126, v128);
                            let v130 = constructor_output_reg(ctx, v129);
                            // Rule at src/isa/riscv64/lower.isle line 94.
                            return Some(v130);
                        }
                    }
                }
                &Opcode::Smulhi => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v117 = constructor_ext_int_if_need(ctx, true, v64, v39);
                            let v118 = constructor_convert_valueregs_reg(ctx, v117);
                            let v119 = C::put_in_regs(ctx, v30.1);
                            let v120 = constructor_ext_int_if_need(ctx, true, v119, v39);
                            let v121 = constructor_convert_valueregs_reg(ctx, v120);
                            let v122 = constructor_lower_smlhi(ctx, v39, v118, v121);
                            let v123 = constructor_output_reg(ctx, v122);
                            // Rule at src/isa/riscv64/lower.isle line 90.
                            return Some(v123);
                        }
                    }
                }
                &Opcode::Udiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I64 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v169 = C::put_in_reg(ctx, v30.1);
                            let v170 = constructor_gen_div_by_zero(ctx, v169);
                            let v172 = C::put_in_reg(ctx, v30.0);
                            let v162 = C::put_in_reg(ctx, v30.1);
                            let v173 = constructor_alu_rrr(ctx, &AluOPRRR::DivU, v172, v162);
                            let v174 = constructor_output_reg(ctx, v173);
                            // Rule at src/isa/riscv64/lower.isle line 147.
                            return Some(v174);
                        }
                        let v26 = C::fits_in_32(ctx, v3);
                        if let Some(v27) = v26 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v141 = C::put_in_regs(ctx, v30.1);
                            let v142 = constructor_ext_int_if_need(ctx, false, v141, v27);
                            let v143 = constructor_convert_valueregs_reg(ctx, v142);
                            let v144 = constructor_gen_div_by_zero(ctx, v143);
                            let v146 = C::put_in_regs(ctx, v30.0);
                            let v147 = constructor_ext_int_if_need(ctx, false, v146, v27);
                            let v148 = constructor_convert_valueregs_reg(ctx, v147);
                            let v149 = constructor_alu_rrr(ctx, &AluOPRRR::Divuw, v148, v143);
                            let v150 = constructor_output_reg(ctx, v149);
                            // Rule at src/isa/riscv64/lower.isle line 127.
                            return Some(v150);
                        }
                    }
                }
                &Opcode::Sdiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I64 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v161 = constructor_gen_div_overflow(ctx, v34, v35, I64);
                            let v162 = C::put_in_reg(ctx, v30.1);
                            let v163 = constructor_gen_div_by_zero(ctx, v162);
                            let v165 = C::put_in_reg(ctx, v30.0);
                            let v166 = C::put_in_reg(ctx, v30.1);
                            let v167 = constructor_alu_rrr(ctx, &AluOPRRR::Div, v165, v166);
                            let v168 = constructor_output_reg(ctx, v167);
                            // Rule at src/isa/riscv64/lower.isle line 141.
                            return Some(v168);
                        }
                        let v26 = C::fits_in_32(ctx, v3);
                        if let Some(v27) = v26 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v151 = constructor_ext_int_if_need(ctx, true, v64, v27);
                            let v152 = constructor_convert_valueregs_reg(ctx, v151);
                            let v119 = C::put_in_regs(ctx, v30.1);
                            let v153 = constructor_ext_int_if_need(ctx, true, v119, v27);
                            let v154 = constructor_convert_valueregs_reg(ctx, v153);
                            let v155 = constructor_gen_div_overflow(ctx, v152, v154, v27);
                            let v156 = constructor_gen_div_by_zero(ctx, v154);
                            let v158 = constructor_alu_rrr(ctx, &AluOPRRR::Divw, v152, v154);
                            let v159 = constructor_output_reg(ctx, v158);
                            // Rule at src/isa/riscv64/lower.isle line 133.
                            return Some(v159);
                        }
                    }
                }
                &Opcode::Urem => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v141 = C::put_in_regs(ctx, v30.1);
                                let v200 = constructor_ext_int_if_need(ctx, false, v141, I32);
                                let v201 = constructor_convert_valueregs_reg(ctx, v200);
                                let v202 = constructor_gen_div_by_zero(ctx, v201);
                                let v197 = C::put_in_reg(ctx, v30.0);
                                let v203 = constructor_alu_rrr(ctx, &AluOPRRR::Remuw, v197, v201);
                                let v204 = constructor_output_reg(ctx, v203);
                                // Rule at src/isa/riscv64/lower.isle line 172.
                                return Some(v204);
                            }
                            I64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v169 = C::put_in_reg(ctx, v30.1);
                                let v170 = constructor_gen_div_by_zero(ctx, v169);
                                let v172 = C::put_in_reg(ctx, v30.0);
                                let v162 = C::put_in_reg(ctx, v30.1);
                                let v209 = constructor_alu_rrr(ctx, &AluOPRRR::RemU, v172, v162);
                                let v210 = constructor_output_reg(ctx, v209);
                                // Rule at src/isa/riscv64/lower.isle line 183.
                                return Some(v210);
                            }
                            _ => {}
                        }
                        let v175 = C::fits_in_16(ctx, v3);
                        if let Some(v176) = v175 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v141 = C::put_in_regs(ctx, v30.1);
                            let v177 = constructor_ext_int_if_need(ctx, false, v141, v176);
                            let v178 = constructor_convert_valueregs_reg(ctx, v177);
                            let v179 = constructor_gen_div_by_zero(ctx, v178);
                            let v146 = C::put_in_regs(ctx, v30.0);
                            let v181 = constructor_ext_int_if_need(ctx, false, v146, v176);
                            let v182 = constructor_convert_valueregs_reg(ctx, v181);
                            let v183 = constructor_alu_rrr(ctx, &AluOPRRR::Remuw, v182, v178);
                            let v184 = constructor_output_reg(ctx, v183);
                            // Rule at src/isa/riscv64/lower.isle line 154.
                            return Some(v184);
                        }
                    }
                }
                &Opcode::Srem => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v141 = C::put_in_regs(ctx, v30.1);
                                let v194 = constructor_ext_int_if_need(ctx, true, v141, I32);
                                let v195 = constructor_convert_valueregs_reg(ctx, v194);
                                let v196 = constructor_gen_div_by_zero(ctx, v195);
                                let v197 = C::put_in_reg(ctx, v30.0);
                                let v198 = constructor_alu_rrr(ctx, &AluOPRRR::Remw, v197, v195);
                                let v199 = constructor_output_reg(ctx, v198);
                                // Rule at src/isa/riscv64/lower.isle line 166.
                                return Some(v199);
                            }
                            I64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v169 = C::put_in_reg(ctx, v30.1);
                                let v170 = constructor_gen_div_by_zero(ctx, v169);
                                let v172 = C::put_in_reg(ctx, v30.0);
                                let v162 = C::put_in_reg(ctx, v30.1);
                                let v206 = constructor_alu_rrr(ctx, &AluOPRRR::Rem, v172, v162);
                                let v207 = constructor_output_reg(ctx, v206);
                                // Rule at src/isa/riscv64/lower.isle line 178.
                                return Some(v207);
                            }
                            _ => {}
                        }
                        let v175 = C::fits_in_16(ctx, v3);
                        if let Some(v176) = v175 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v141 = C::put_in_regs(ctx, v30.1);
                            let v185 = constructor_ext_int_if_need(ctx, true, v141, v176);
                            let v186 = constructor_convert_valueregs_reg(ctx, v185);
                            let v187 = constructor_gen_div_by_zero(ctx, v186);
                            let v146 = C::put_in_regs(ctx, v30.0);
                            let v189 = constructor_ext_int_if_need(ctx, true, v146, v176);
                            let v190 = constructor_convert_valueregs_reg(ctx, v189);
                            let v191 = constructor_alu_rrr(ctx, &AluOPRRR::Remw, v190, v186);
                            let v192 = constructor_output_reg(ctx, v191);
                            // Rule at src/isa/riscv64/lower.isle line 160.
                            return Some(v192);
                        }
                    }
                }
                &Opcode::Band => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v227 = C::has_zbb(ctx);
                        if v227 == true {
                            let v3 = C::value_type(ctx, v2);
                            if v3 == I128 {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v54 = C::def_inst(ctx, v30.0);
                                if let Some(v55) = v54 {
                                    let v56 = &C::inst_data(ctx, v55);
                                    if let &InstructionData::Unary {
                                        opcode: ref v231,
                                        arg: v232,
                                    } = v56
                                    {
                                        if let &Opcode::Bnot = v231 {
                                            let v141 = C::put_in_regs(ctx, v30.1);
                                            let v246 = C::value_regs_get(ctx, v141, 0x0);
                                            let v247 = C::put_in_regs(ctx, v232);
                                            let v248 = C::value_regs_get(ctx, v247, 0x0);
                                            let v249 = constructor_gen_andn(ctx, v246, v248);
                                            let v71 = C::put_in_regs(ctx, v30.1);
                                            let v250 = C::value_regs_get(ctx, v71, 0x1);
                                            let v251 = C::put_in_regs(ctx, v232);
                                            let v252 = C::value_regs_get(ctx, v251, 0x1);
                                            let v253 = constructor_gen_andn(ctx, v250, v252);
                                            let v254 = C::value_regs(ctx, v249, v253);
                                            let v255 = C::output(ctx, v254);
                                            // Rule at src/isa/riscv64/lower.isle line 223.
                                            return Some(v255);
                                        }
                                    }
                                }
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::Unary {
                                        opcode: ref v225,
                                        arg: v226,
                                    } = v44
                                    {
                                        if let &Opcode::Bnot = v225 {
                                            let v64 = C::put_in_regs(ctx, v30.0);
                                            let v66 = C::value_regs_get(ctx, v64, 0x0);
                                            let v236 = C::put_in_regs(ctx, v226);
                                            let v237 = C::value_regs_get(ctx, v236, 0x0);
                                            let v238 = constructor_gen_andn(ctx, v66, v237);
                                            let v239 = C::put_in_regs(ctx, v30.0);
                                            let v240 = C::value_regs_get(ctx, v239, 0x1);
                                            let v241 = C::put_in_regs(ctx, v226);
                                            let v242 = C::value_regs_get(ctx, v241, 0x1);
                                            let v243 = constructor_gen_andn(ctx, v240, v242);
                                            let v244 = C::value_regs(ctx, v238, v243);
                                            let v245 = C::output(ctx, v244);
                                            // Rule at src/isa/riscv64/lower.isle line 217.
                                            return Some(v245);
                                        }
                                    }
                                }
                            }
                            let v38 = C::fits_in_64(ctx, v3);
                            if let Some(v39) = v38 {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v54 = C::def_inst(ctx, v30.0);
                                if let Some(v55) = v54 {
                                    let v56 = &C::inst_data(ctx, v55);
                                    if let &InstructionData::Unary {
                                        opcode: ref v231,
                                        arg: v232,
                                    } = v56
                                    {
                                        if let &Opcode::Bnot = v231 {
                                            let v169 = C::put_in_reg(ctx, v30.1);
                                            let v233 = C::put_in_reg(ctx, v232);
                                            let v234 = constructor_gen_andn(ctx, v169, v233);
                                            let v235 = constructor_output_reg(ctx, v234);
                                            // Rule at src/isa/riscv64/lower.isle line 214.
                                            return Some(v235);
                                        }
                                    }
                                }
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::Unary {
                                        opcode: ref v225,
                                        arg: v226,
                                    } = v44
                                    {
                                        if let &Opcode::Bnot = v225 {
                                            let v34 = C::put_in_reg(ctx, v30.0);
                                            let v228 = C::put_in_reg(ctx, v226);
                                            let v229 = constructor_gen_andn(ctx, v34, v228);
                                            let v230 = constructor_output_reg(ctx, v229);
                                            // Rule at src/isa/riscv64/lower.isle line 211.
                                            return Some(v230);
                                        }
                                    }
                                }
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v42 = C::def_inst(ctx, v30.1);
                            if let Some(v43) = v42 {
                                let v44 = &C::inst_data(ctx, v43);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v45,
                                    imm: v46,
                                } = v44
                                {
                                    if let &Opcode::Iconst = v45 {
                                        let v47 = C::u64_from_imm64(ctx, v46);
                                        let v48 = C::imm12_from_u64(ctx, v47);
                                        if let Some(v49) = v48 {
                                            let v34 = C::put_in_reg(ctx, v30.0);
                                            let v215 = constructor_alu_rr_imm12(
                                                ctx,
                                                &AluOPRRI::Andi,
                                                v34,
                                                v49,
                                            );
                                            let v216 = constructor_output_reg(ctx, v215);
                                            // Rule at src/isa/riscv64/lower.isle line 193.
                                            return Some(v216);
                                        }
                                    }
                                }
                            }
                            let v54 = C::def_inst(ctx, v30.0);
                            if let Some(v55) = v54 {
                                let v56 = &C::inst_data(ctx, v55);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v57,
                                    imm: v58,
                                } = v56
                                {
                                    if let &Opcode::Iconst = v57 {
                                        let v59 = C::u64_from_imm64(ctx, v58);
                                        let v60 = C::imm12_from_u64(ctx, v59);
                                        if let Some(v61) = v60 {
                                            let v169 = C::put_in_reg(ctx, v30.1);
                                            let v217 = constructor_alu_rr_imm12(
                                                ctx,
                                                &AluOPRRI::Andi,
                                                v169,
                                                v61,
                                            );
                                            let v218 = constructor_output_reg(ctx, v217);
                                            // Rule at src/isa/riscv64/lower.isle line 196.
                                            return Some(v218);
                                        }
                                    }
                                }
                            }
                        }
                        match v3 {
                            I128 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v219 =
                                    constructor_lower_b128_binary(ctx, &AluOPRRR::And, v64, v102);
                                let v220 = C::output(ctx, v219);
                                // Rule at src/isa/riscv64/lower.isle line 199.
                                return Some(v220);
                            }
                            F32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v35 = C::put_in_reg(ctx, v30.1);
                                let v221 = constructor_lower_float_binary(
                                    ctx,
                                    &AluOPRRR::And,
                                    v34,
                                    v35,
                                    F32,
                                );
                                let v222 = constructor_output_reg(ctx, v221);
                                // Rule at src/isa/riscv64/lower.isle line 202.
                                return Some(v222);
                            }
                            F64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v35 = C::put_in_reg(ctx, v30.1);
                                let v223 = constructor_lower_float_binary(
                                    ctx,
                                    &AluOPRRR::And,
                                    v34,
                                    v35,
                                    F64,
                                );
                                let v224 = constructor_output_reg(ctx, v223);
                                // Rule at src/isa/riscv64/lower.isle line 204.
                                return Some(v224);
                            }
                            _ => {}
                        }
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v212 = constructor_alu_rrr(ctx, &AluOPRRR::And, v34, v35);
                            let v213 = constructor_output_reg(ctx, v212);
                            // Rule at src/isa/riscv64/lower.isle line 189.
                            return Some(v213);
                        }
                    }
                }
                &Opcode::Bor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v227 = C::has_zbb(ctx);
                        if v227 == true {
                            let v3 = C::value_type(ctx, v2);
                            if v3 == I128 {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v54 = C::def_inst(ctx, v30.0);
                                if let Some(v55) = v54 {
                                    let v56 = &C::inst_data(ctx, v55);
                                    if let &InstructionData::Unary {
                                        opcode: ref v231,
                                        arg: v232,
                                    } = v56
                                    {
                                        if let &Opcode::Bnot = v231 {
                                            let v141 = C::put_in_regs(ctx, v30.1);
                                            let v246 = C::value_regs_get(ctx, v141, 0x0);
                                            let v247 = C::put_in_regs(ctx, v232);
                                            let v248 = C::value_regs_get(ctx, v247, 0x0);
                                            let v278 = constructor_gen_orn(ctx, v246, v248);
                                            let v71 = C::put_in_regs(ctx, v30.1);
                                            let v250 = C::value_regs_get(ctx, v71, 0x1);
                                            let v251 = C::put_in_regs(ctx, v232);
                                            let v252 = C::value_regs_get(ctx, v251, 0x1);
                                            let v279 = constructor_gen_orn(ctx, v250, v252);
                                            let v280 = C::value_regs(ctx, v278, v279);
                                            let v281 = C::output(ctx, v280);
                                            // Rule at src/isa/riscv64/lower.isle line 265.
                                            return Some(v281);
                                        }
                                    }
                                }
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::Unary {
                                        opcode: ref v225,
                                        arg: v226,
                                    } = v44
                                    {
                                        if let &Opcode::Bnot = v225 {
                                            let v64 = C::put_in_regs(ctx, v30.0);
                                            let v66 = C::value_regs_get(ctx, v64, 0x0);
                                            let v236 = C::put_in_regs(ctx, v226);
                                            let v237 = C::value_regs_get(ctx, v236, 0x0);
                                            let v274 = constructor_gen_orn(ctx, v66, v237);
                                            let v239 = C::put_in_regs(ctx, v30.0);
                                            let v240 = C::value_regs_get(ctx, v239, 0x1);
                                            let v241 = C::put_in_regs(ctx, v226);
                                            let v242 = C::value_regs_get(ctx, v241, 0x1);
                                            let v275 = constructor_gen_orn(ctx, v240, v242);
                                            let v276 = C::value_regs(ctx, v274, v275);
                                            let v277 = C::output(ctx, v276);
                                            // Rule at src/isa/riscv64/lower.isle line 259.
                                            return Some(v277);
                                        }
                                    }
                                }
                            }
                            let v38 = C::fits_in_64(ctx, v3);
                            if let Some(v39) = v38 {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v54 = C::def_inst(ctx, v30.0);
                                if let Some(v55) = v54 {
                                    let v56 = &C::inst_data(ctx, v55);
                                    if let &InstructionData::Unary {
                                        opcode: ref v231,
                                        arg: v232,
                                    } = v56
                                    {
                                        if let &Opcode::Bnot = v231 {
                                            let v169 = C::put_in_reg(ctx, v30.1);
                                            let v233 = C::put_in_reg(ctx, v232);
                                            let v272 = constructor_gen_orn(ctx, v169, v233);
                                            let v273 = constructor_output_reg(ctx, v272);
                                            // Rule at src/isa/riscv64/lower.isle line 255.
                                            return Some(v273);
                                        }
                                    }
                                }
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::Unary {
                                        opcode: ref v225,
                                        arg: v226,
                                    } = v44
                                    {
                                        if let &Opcode::Bnot = v225 {
                                            let v34 = C::put_in_reg(ctx, v30.0);
                                            let v228 = C::put_in_reg(ctx, v226);
                                            let v270 = constructor_gen_orn(ctx, v34, v228);
                                            let v271 = constructor_output_reg(ctx, v270);
                                            // Rule at src/isa/riscv64/lower.isle line 252.
                                            return Some(v271);
                                        }
                                    }
                                }
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v42 = C::def_inst(ctx, v30.1);
                            if let Some(v43) = v42 {
                                let v44 = &C::inst_data(ctx, v43);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v45,
                                    imm: v46,
                                } = v44
                                {
                                    if let &Opcode::Iconst = v45 {
                                        let v47 = C::u64_from_imm64(ctx, v46);
                                        let v48 = C::imm12_from_u64(ctx, v47);
                                        if let Some(v49) = v48 {
                                            let v34 = C::put_in_reg(ctx, v30.0);
                                            let v260 = constructor_alu_rr_imm12(
                                                ctx,
                                                &AluOPRRI::Ori,
                                                v34,
                                                v49,
                                            );
                                            let v261 = constructor_output_reg(ctx, v260);
                                            // Rule at src/isa/riscv64/lower.isle line 236.
                                            return Some(v261);
                                        }
                                    }
                                }
                            }
                            let v54 = C::def_inst(ctx, v30.0);
                            if let Some(v55) = v54 {
                                let v56 = &C::inst_data(ctx, v55);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v57,
                                    imm: v58,
                                } = v56
                                {
                                    if let &Opcode::Iconst = v57 {
                                        let v59 = C::u64_from_imm64(ctx, v58);
                                        let v60 = C::imm12_from_u64(ctx, v59);
                                        if let Some(v61) = v60 {
                                            let v169 = C::put_in_reg(ctx, v30.1);
                                            let v262 = constructor_alu_rr_imm12(
                                                ctx,
                                                &AluOPRRI::Ori,
                                                v169,
                                                v61,
                                            );
                                            let v263 = constructor_output_reg(ctx, v262);
                                            // Rule at src/isa/riscv64/lower.isle line 239.
                                            return Some(v263);
                                        }
                                    }
                                }
                            }
                        }
                        match v3 {
                            I128 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v264 =
                                    constructor_lower_b128_binary(ctx, &AluOPRRR::Or, v64, v102);
                                let v265 = C::output(ctx, v264);
                                // Rule at src/isa/riscv64/lower.isle line 241.
                                return Some(v265);
                            }
                            F32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v35 = C::put_in_reg(ctx, v30.1);
                                let v266 = constructor_lower_float_binary(
                                    ctx,
                                    &AluOPRRR::Or,
                                    v34,
                                    v35,
                                    F32,
                                );
                                let v267 = constructor_output_reg(ctx, v266);
                                // Rule at src/isa/riscv64/lower.isle line 243.
                                return Some(v267);
                            }
                            F64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v35 = C::put_in_reg(ctx, v30.1);
                                let v268 = constructor_lower_float_binary(
                                    ctx,
                                    &AluOPRRR::Or,
                                    v34,
                                    v35,
                                    F64,
                                );
                                let v269 = constructor_output_reg(ctx, v268);
                                // Rule at src/isa/riscv64/lower.isle line 245.
                                return Some(v269);
                            }
                            _ => {}
                        }
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v257 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v34, v35);
                            let v258 = constructor_output_reg(ctx, v257);
                            // Rule at src/isa/riscv64/lower.isle line 232.
                            return Some(v258);
                        }
                    }
                }
                &Opcode::Bxor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v42 = C::def_inst(ctx, v30.1);
                            if let Some(v43) = v42 {
                                let v44 = &C::inst_data(ctx, v43);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v45,
                                    imm: v46,
                                } = v44
                                {
                                    if let &Opcode::Iconst = v45 {
                                        let v47 = C::u64_from_imm64(ctx, v46);
                                        let v48 = C::imm12_from_u64(ctx, v47);
                                        if let Some(v49) = v48 {
                                            let v34 = C::put_in_reg(ctx, v30.0);
                                            let v286 = constructor_alu_rr_imm12(
                                                ctx,
                                                &AluOPRRI::Xori,
                                                v34,
                                                v49,
                                            );
                                            let v287 = constructor_output_reg(ctx, v286);
                                            // Rule at src/isa/riscv64/lower.isle line 278.
                                            return Some(v287);
                                        }
                                    }
                                }
                            }
                            let v54 = C::def_inst(ctx, v30.0);
                            if let Some(v55) = v54 {
                                let v56 = &C::inst_data(ctx, v55);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v57,
                                    imm: v58,
                                } = v56
                                {
                                    if let &Opcode::Iconst = v57 {
                                        let v59 = C::u64_from_imm64(ctx, v58);
                                        let v60 = C::imm12_from_u64(ctx, v59);
                                        if let Some(v61) = v60 {
                                            let v169 = C::put_in_reg(ctx, v30.1);
                                            let v288 = constructor_alu_rr_imm12(
                                                ctx,
                                                &AluOPRRI::Xori,
                                                v169,
                                                v61,
                                            );
                                            let v289 = constructor_output_reg(ctx, v288);
                                            // Rule at src/isa/riscv64/lower.isle line 281.
                                            return Some(v289);
                                        }
                                    }
                                }
                            }
                        }
                        match v3 {
                            I128 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v290 =
                                    constructor_lower_b128_binary(ctx, &AluOPRRR::Xor, v64, v102);
                                let v291 = C::output(ctx, v290);
                                // Rule at src/isa/riscv64/lower.isle line 283.
                                return Some(v291);
                            }
                            F32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v35 = C::put_in_reg(ctx, v30.1);
                                let v292 = constructor_lower_float_binary(
                                    ctx,
                                    &AluOPRRR::Xor,
                                    v34,
                                    v35,
                                    F32,
                                );
                                let v293 = constructor_output_reg(ctx, v292);
                                // Rule at src/isa/riscv64/lower.isle line 285.
                                return Some(v293);
                            }
                            F64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v35 = C::put_in_reg(ctx, v30.1);
                                let v294 = constructor_lower_float_binary(
                                    ctx,
                                    &AluOPRRR::Xor,
                                    v34,
                                    v35,
                                    F64,
                                );
                                let v295 = constructor_output_reg(ctx, v294);
                                // Rule at src/isa/riscv64/lower.isle line 287.
                                return Some(v295);
                            }
                            _ => {}
                        }
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v35 = C::put_in_reg(ctx, v30.1);
                            let v283 = constructor_alu_rrr(ctx, &AluOPRRR::Xor, v34, v35);
                            let v284 = constructor_output_reg(ctx, v283);
                            // Rule at src/isa/riscv64/lower.isle line 274.
                            return Some(v284);
                        }
                    }
                }
                &Opcode::Rotl => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v102 = C::put_in_regs(ctx, v30.1);
                            let v422 = constructor_lower_i128_rotl(ctx, v64, v102);
                            let v423 = C::output(ctx, v422);
                            // Rule at src/isa/riscv64/lower.isle line 427.
                            return Some(v423);
                        }
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v125 = constructor_ext_int_if_need(ctx, false, v64, v39);
                            let v126 = constructor_convert_valueregs_reg(ctx, v125);
                            let v119 = C::put_in_regs(ctx, v30.1);
                            let v132 = C::value_regs_get(ctx, v119, 0x0);
                            let v420 = constructor_lower_rotl(ctx, v39, v126, v132);
                            let v421 = constructor_output_reg(ctx, v420);
                            // Rule at src/isa/riscv64/lower.isle line 424.
                            return Some(v421);
                        }
                    }
                }
                &Opcode::Rotr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v102 = C::put_in_regs(ctx, v30.1);
                            let v426 = constructor_lower_i128_rotr(ctx, v64, v102);
                            let v427 = C::output(ctx, v426);
                            // Rule at src/isa/riscv64/lower.isle line 434.
                            return Some(v427);
                        }
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v64 = C::put_in_regs(ctx, v30.0);
                            let v125 = constructor_ext_int_if_need(ctx, false, v64, v39);
                            let v126 = constructor_convert_valueregs_reg(ctx, v125);
                            let v119 = C::put_in_regs(ctx, v30.1);
                            let v132 = C::value_regs_get(ctx, v119, 0x0);
                            let v424 = constructor_lower_rotr(ctx, v39, v126, v132);
                            let v425 = constructor_output_reg(ctx, v424);
                            // Rule at src/isa/riscv64/lower.isle line 431.
                            return Some(v425);
                        }
                    }
                }
                &Opcode::Ishl => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v339 = C::imm12_and(ctx, v49, 0x7);
                                                let v340 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Slliw,
                                                    v34,
                                                    v339,
                                                );
                                                let v341 = constructor_output_reg(ctx, v340);
                                                // Rule at src/isa/riscv64/lower.isle line 349.
                                                return Some(v341);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v335 = constructor_alu_andi(ctx, v333, 0x7);
                                let v336 = constructor_alu_rrr(ctx, &AluOPRRR::Sllw, v34, v335);
                                let v337 = constructor_output_reg(ctx, v336);
                                // Rule at src/isa/riscv64/lower.isle line 346.
                                return Some(v337);
                            }
                            I16 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v346 = C::imm12_and(ctx, v49, 0xF);
                                                let v347 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Slliw,
                                                    v34,
                                                    v346,
                                                );
                                                let v348 = constructor_output_reg(ctx, v347);
                                                // Rule at src/isa/riscv64/lower.isle line 355.
                                                return Some(v348);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v343 = constructor_alu_andi(ctx, v333, 0xF);
                                let v344 = constructor_alu_rrr(ctx, &AluOPRRR::Sllw, v34, v343);
                                let v345 = constructor_output_reg(ctx, v344);
                                // Rule at src/isa/riscv64/lower.isle line 352.
                                return Some(v345);
                            }
                            I32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v351 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Slliw,
                                                    v34,
                                                    v49,
                                                );
                                                let v352 = constructor_output_reg(ctx, v351);
                                                // Rule at src/isa/riscv64/lower.isle line 360.
                                                return Some(v352);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v349 = constructor_alu_rrr(ctx, &AluOPRRR::Sllw, v34, v333);
                                let v350 = constructor_output_reg(ctx, v349);
                                // Rule at src/isa/riscv64/lower.isle line 358.
                                return Some(v350);
                            }
                            I64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v354 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Slli,
                                                    v34,
                                                    v49,
                                                );
                                                let v355 = constructor_output_reg(ctx, v354);
                                                // Rule at src/isa/riscv64/lower.isle line 363.
                                                return Some(v355);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v357 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v34, v333);
                                let v358 = constructor_output_reg(ctx, v357);
                                // Rule at src/isa/riscv64/lower.isle line 365.
                                return Some(v358);
                            }
                            I128 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v359 = constructor_lower_i128_ishl(ctx, v64, v102);
                                let v360 = C::output(ctx, v359);
                                // Rule at src/isa/riscv64/lower.isle line 368.
                                return Some(v360);
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Ushr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v64 = C::put_in_regs(ctx, v30.0);
                                                let v363 = constructor_ext_int_if_need(
                                                    ctx, false, v64, I8,
                                                );
                                                let v364 =
                                                    constructor_convert_valueregs_reg(ctx, v363);
                                                let v369 = C::imm12_and(ctx, v49, 0x7);
                                                let v370 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::SrliW,
                                                    v364,
                                                    v369,
                                                );
                                                let v371 = constructor_output_reg(ctx, v370);
                                                // Rule at src/isa/riscv64/lower.isle line 375.
                                                return Some(v371);
                                            }
                                        }
                                    }
                                }
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v363 = constructor_ext_int_if_need(ctx, false, v64, I8);
                                let v364 = constructor_convert_valueregs_reg(ctx, v363);
                                let v119 = C::put_in_regs(ctx, v30.1);
                                let v132 = C::value_regs_get(ctx, v119, 0x0);
                                let v365 = constructor_alu_andi(ctx, v132, 0x7);
                                let v366 = constructor_alu_rrr(ctx, &AluOPRRR::Srlw, v364, v365);
                                let v367 = constructor_output_reg(ctx, v366);
                                // Rule at src/isa/riscv64/lower.isle line 372.
                                return Some(v367);
                            }
                            I16 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v64 = C::put_in_regs(ctx, v30.0);
                                                let v373 = constructor_ext_int_if_need(
                                                    ctx, false, v64, I16,
                                                );
                                                let v374 =
                                                    constructor_convert_valueregs_reg(ctx, v373);
                                                let v378 = C::imm12_and(ctx, v49, 0xF);
                                                let v379 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::SrliW,
                                                    v374,
                                                    v378,
                                                );
                                                let v380 = constructor_output_reg(ctx, v379);
                                                // Rule at src/isa/riscv64/lower.isle line 381.
                                                return Some(v380);
                                            }
                                        }
                                    }
                                }
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v373 = constructor_ext_int_if_need(ctx, false, v64, I16);
                                let v374 = constructor_convert_valueregs_reg(ctx, v373);
                                let v119 = C::put_in_regs(ctx, v30.1);
                                let v132 = C::value_regs_get(ctx, v119, 0x0);
                                let v375 = constructor_alu_andi(ctx, v132, 0xF);
                                let v376 = constructor_alu_rrr(ctx, &AluOPRRR::Srlw, v374, v375);
                                let v377 = constructor_output_reg(ctx, v376);
                                // Rule at src/isa/riscv64/lower.isle line 378.
                                return Some(v377);
                            }
                            I32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v383 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::SrliW,
                                                    v34,
                                                    v49,
                                                );
                                                let v384 = constructor_output_reg(ctx, v383);
                                                // Rule at src/isa/riscv64/lower.isle line 386.
                                                return Some(v384);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v381 = constructor_alu_rrr(ctx, &AluOPRRR::Srlw, v34, v333);
                                let v382 = constructor_output_reg(ctx, v381);
                                // Rule at src/isa/riscv64/lower.isle line 384.
                                return Some(v382);
                            }
                            I64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v386 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Srli,
                                                    v34,
                                                    v49,
                                                );
                                                let v387 = constructor_output_reg(ctx, v386);
                                                // Rule at src/isa/riscv64/lower.isle line 389.
                                                return Some(v387);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v389 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v34, v333);
                                let v390 = constructor_output_reg(ctx, v389);
                                // Rule at src/isa/riscv64/lower.isle line 391.
                                return Some(v390);
                            }
                            I128 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v391 = constructor_lower_i128_ushr(ctx, v64, v102);
                                let v392 = C::output(ctx, v391);
                                // Rule at src/isa/riscv64/lower.isle line 394.
                                return Some(v392);
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Sshr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v64 = C::put_in_regs(ctx, v30.0);
                                                let v394 =
                                                    constructor_ext_int_if_need(ctx, true, v64, I8);
                                                let v395 =
                                                    constructor_convert_valueregs_reg(ctx, v394);
                                                let v369 = C::imm12_and(ctx, v49, 0x7);
                                                let v399 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Srai,
                                                    v395,
                                                    v369,
                                                );
                                                let v400 = constructor_output_reg(ctx, v399);
                                                // Rule at src/isa/riscv64/lower.isle line 402.
                                                return Some(v400);
                                            }
                                        }
                                    }
                                }
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v394 = constructor_ext_int_if_need(ctx, true, v64, I8);
                                let v395 = constructor_convert_valueregs_reg(ctx, v394);
                                let v119 = C::put_in_regs(ctx, v30.1);
                                let v132 = C::value_regs_get(ctx, v119, 0x0);
                                let v365 = constructor_alu_andi(ctx, v132, 0x7);
                                let v396 = constructor_alu_rrr(ctx, &AluOPRRR::Sra, v395, v365);
                                let v397 = constructor_output_reg(ctx, v396);
                                // Rule at src/isa/riscv64/lower.isle line 399.
                                return Some(v397);
                            }
                            I16 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v64 = C::put_in_regs(ctx, v30.0);
                                                let v401 = constructor_ext_int_if_need(
                                                    ctx, true, v64, I16,
                                                );
                                                let v402 =
                                                    constructor_convert_valueregs_reg(ctx, v401);
                                                let v378 = C::imm12_and(ctx, v49, 0xF);
                                                let v405 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Srai,
                                                    v402,
                                                    v378,
                                                );
                                                let v406 = constructor_output_reg(ctx, v405);
                                                // Rule at src/isa/riscv64/lower.isle line 408.
                                                return Some(v406);
                                            }
                                        }
                                    }
                                }
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v401 = constructor_ext_int_if_need(ctx, true, v64, I16);
                                let v402 = constructor_convert_valueregs_reg(ctx, v401);
                                let v119 = C::put_in_regs(ctx, v30.1);
                                let v132 = C::value_regs_get(ctx, v119, 0x0);
                                let v375 = constructor_alu_andi(ctx, v132, 0xF);
                                let v403 = constructor_alu_rrr(ctx, &AluOPRRR::Sra, v402, v375);
                                let v404 = constructor_output_reg(ctx, v403);
                                // Rule at src/isa/riscv64/lower.isle line 405.
                                return Some(v404);
                            }
                            I32 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v411 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Sraiw,
                                                    v34,
                                                    v49,
                                                );
                                                let v412 = constructor_output_reg(ctx, v411);
                                                // Rule at src/isa/riscv64/lower.isle line 413.
                                                return Some(v412);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v408 = constructor_alu_rrr(ctx, &AluOPRRR::Sraw, v34, v333);
                                let v409 = constructor_output_reg(ctx, v408);
                                // Rule at src/isa/riscv64/lower.isle line 411.
                                return Some(v409);
                            }
                            I64 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v42 = C::def_inst(ctx, v30.1);
                                if let Some(v43) = v42 {
                                    let v44 = &C::inst_data(ctx, v43);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v45,
                                        imm: v46,
                                    } = v44
                                    {
                                        if let &Opcode::Iconst = v45 {
                                            let v47 = C::u64_from_imm64(ctx, v46);
                                            let v48 = C::imm12_from_u64(ctx, v47);
                                            if let Some(v49) = v48 {
                                                let v34 = C::put_in_reg(ctx, v30.0);
                                                let v415 = constructor_alu_rr_imm12(
                                                    ctx,
                                                    &AluOPRRI::Srai,
                                                    v34,
                                                    v49,
                                                );
                                                let v416 = constructor_output_reg(ctx, v415);
                                                // Rule at src/isa/riscv64/lower.isle line 417.
                                                return Some(v416);
                                            }
                                        }
                                    }
                                }
                                let v34 = C::put_in_reg(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v413 = constructor_alu_rrr(ctx, &AluOPRRR::Sra, v34, v333);
                                let v414 = constructor_output_reg(ctx, v413);
                                // Rule at src/isa/riscv64/lower.isle line 415.
                                return Some(v414);
                            }
                            I128 => {
                                let v30 = C::unpack_value_array_2(ctx, v29);
                                let v64 = C::put_in_regs(ctx, v30.0);
                                let v102 = C::put_in_regs(ctx, v30.1);
                                let v333 = C::value_regs_get(ctx, v102, 0x0);
                                let v417 = C::value_reg(ctx, v333);
                                let v418 = constructor_lower_i128_sshr(ctx, v64, v417);
                                let v419 = C::output(ctx, v418);
                                // Rule at src/isa/riscv64/lower.isle line 419.
                                return Some(v419);
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Fadd => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v557 = &constructor_f_arithmatic_op(ctx, v3, &Opcode::Fadd);
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v51 = C::put_in_reg(ctx, v30.0);
                        let v440 = C::put_in_reg(ctx, v30.1);
                        let v558 = constructor_fpu_rrr(ctx, v557, v3, v51, v440);
                        let v559 = constructor_output_reg(ctx, v558);
                        // Rule at src/isa/riscv64/lower.isle line 581.
                        return Some(v559);
                    }
                }
                &Opcode::Fsub => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v561 = &constructor_f_arithmatic_op(ctx, v3, &Opcode::Fsub);
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v51 = C::put_in_reg(ctx, v30.0);
                        let v440 = C::put_in_reg(ctx, v30.1);
                        let v562 = constructor_fpu_rrr(ctx, v561, v3, v51, v440);
                        let v563 = constructor_output_reg(ctx, v562);
                        // Rule at src/isa/riscv64/lower.isle line 584.
                        return Some(v563);
                    }
                }
                &Opcode::Fmul => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v565 = &constructor_f_arithmatic_op(ctx, v3, &Opcode::Fmul);
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v51 = C::put_in_reg(ctx, v30.0);
                        let v440 = C::put_in_reg(ctx, v30.1);
                        let v566 = constructor_fpu_rrr(ctx, v565, v3, v51, v440);
                        let v567 = constructor_output_reg(ctx, v566);
                        // Rule at src/isa/riscv64/lower.isle line 587.
                        return Some(v567);
                    }
                }
                &Opcode::Fdiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v569 = &constructor_f_arithmatic_op(ctx, v3, &Opcode::Fdiv);
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v51 = C::put_in_reg(ctx, v30.0);
                        let v440 = C::put_in_reg(ctx, v30.1);
                        let v570 = constructor_fpu_rrr(ctx, v569, v3, v51, v440);
                        let v571 = constructor_output_reg(ctx, v570);
                        // Rule at src/isa/riscv64/lower.isle line 590.
                        return Some(v571);
                    }
                }
                &Opcode::Fcopysign => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v439 = &constructor_f_copysign_op(ctx, v3);
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v51 = C::put_in_reg(ctx, v30.0);
                        let v440 = C::put_in_reg(ctx, v30.1);
                        let v441 = constructor_fpu_rrr(ctx, v439, v3, v51, v440);
                        let v442 = constructor_output_reg(ctx, v441);
                        // Rule at src/isa/riscv64/lower.isle line 456.
                        return Some(v442);
                    }
                }
                &Opcode::Fmin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v34 = C::put_in_reg(ctx, v30.0);
                        let v35 = C::put_in_reg(ctx, v30.1);
                        let v3 = C::value_type(ctx, v2);
                        let v573 =
                            constructor_gen_float_select(ctx, &FloatSelectOP::Min, v34, v35, v3);
                        let v574 = constructor_output_reg(ctx, v573);
                        // Rule at src/isa/riscv64/lower.isle line 594.
                        return Some(v574);
                    }
                }
                &Opcode::FminPseudo => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v34 = C::put_in_reg(ctx, v30.0);
                        let v35 = C::put_in_reg(ctx, v30.1);
                        let v3 = C::value_type(ctx, v2);
                        let v575 = constructor_gen_float_select_pseudo(
                            ctx,
                            &FloatSelectOP::Min,
                            v34,
                            v35,
                            v3,
                        );
                        let v576 = constructor_output_reg(ctx, v575);
                        // Rule at src/isa/riscv64/lower.isle line 598.
                        return Some(v576);
                    }
                }
                &Opcode::Fmax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v34 = C::put_in_reg(ctx, v30.0);
                        let v35 = C::put_in_reg(ctx, v30.1);
                        let v3 = C::value_type(ctx, v2);
                        let v578 =
                            constructor_gen_float_select(ctx, &FloatSelectOP::Max, v34, v35, v3);
                        let v579 = constructor_output_reg(ctx, v578);
                        // Rule at src/isa/riscv64/lower.isle line 602.
                        return Some(v579);
                    }
                }
                &Opcode::FmaxPseudo => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v30 = C::unpack_value_array_2(ctx, v29);
                        let v34 = C::put_in_reg(ctx, v30.0);
                        let v35 = C::put_in_reg(ctx, v30.1);
                        let v3 = C::value_type(ctx, v2);
                        let v580 = constructor_gen_float_select_pseudo(
                            ctx,
                            &FloatSelectOP::Max,
                            v34,
                            v35,
                            v3,
                        );
                        let v581 = constructor_output_reg(ctx, v580);
                        // Rule at src/isa/riscv64/lower.isle line 606.
                        return Some(v581);
                    }
                }
                &Opcode::Iconcat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v30 = C::unpack_value_array_2(ctx, v29);
                            let v34 = C::put_in_reg(ctx, v30.0);
                            let v635 = C::gen_move2(ctx, v34, I64, I64);
                            let v440 = C::put_in_reg(ctx, v30.1);
                            let v636 = C::gen_move2(ctx, v440, I64, I64);
                            let v637 = C::value_regs(ctx, v635, v636);
                            let v638 = C::output(ctx, v637);
                            // Rule at src/isa/riscv64/lower.isle line 653.
                            return Some(v638);
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::Call {
            opcode: ref v818,
            args: v819,
            func_ref: v820,
        } => {
            if let &Opcode::Call = v818 {
                let v822 = C::func_ref_data(ctx, v820);
                let v821 = C::value_list_slice(ctx, v819);
                let v826 = C::gen_call(ctx, v822.0, v822.1, v822.2, v821);
                // Rule at src/isa/riscv64/lower.isle line 884.
                return Some(v826);
            }
        }
        &InstructionData::CallIndirect {
            opcode: ref v827,
            args: v828,
            sig_ref: v829,
        } => {
            if let &Opcode::CallIndirect = v827 {
                let v830 = C::value_list_slice(ctx, v828);
                let v831 = C::value_slice_unwrap(ctx, v830);
                if let Some(v832) = v831 {
                    let v835 = C::gen_call_indirect(ctx, v829, v832.0, v832.1);
                    // Rule at src/isa/riscv64/lower.isle line 887.
                    return Some(v835);
                }
            }
        }
        &InstructionData::FloatCompare {
            opcode: ref v728,
            args: ref v729,
            cond: ref v730,
        } => {
            if let &Opcode::Fcmp = v728 {
                let v731 = C::unpack_value_array_2(ctx, v729);
                let v735 = C::put_in_reg(ctx, v731.0);
                let v736 = C::put_in_reg(ctx, v731.1);
                let v734 = C::value_type(ctx, v731.0);
                let v737 = &constructor_emit_fcmp(ctx, v730, v734, v735, v736);
                let v738 = constructor_cmp_value(ctx, v737);
                let v739 = constructor_output_reg(ctx, v738);
                // Rule at src/isa/riscv64/lower.isle line 774.
                return Some(v739);
            }
        }
        &InstructionData::FuncAddr {
            opcode: ref v740,
            func_ref: v741,
        } => {
            if let &Opcode::FuncAddr = v740 {
                let v742 = C::func_ref_data(ctx, v741);
                let v747 = C::load_ext_name(ctx, v742.1, 0x0);
                let v748 = constructor_output_reg(ctx, v747);
                // Rule at src/isa/riscv64/lower.isle line 779.
                return Some(v748);
            }
        }
        &InstructionData::IntAddTrap {
            opcode: ref v83,
            args: ref v84,
            code: ref v85,
        } => {
            if let &Opcode::UaddOverflowTrap = v83 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v38 = C::fits_in_64(ctx, v3);
                    if let Some(v39) = v38 {
                        let v86 = C::unpack_value_array_2(ctx, v84);
                        let v89 = C::put_in_reg(ctx, v86.0);
                        let v90 = C::put_in_reg(ctx, v86.1);
                        let v91 = constructor_lower_uadd_overflow(ctx, v89, v90, v39);
                        let v92 = C::value_regs_get(ctx, v91, 0x1);
                        let v93 = constructor_gen_trapif(ctx, v92, v85);
                        let v94 = C::value_regs_get(ctx, v91, 0x0);
                        let v95 = constructor_output_reg(ctx, v94);
                        // Rule at src/isa/riscv64/lower.isle line 58.
                        return Some(v95);
                    }
                }
            }
        }
        &InstructionData::IntCompare {
            opcode: ref v717,
            args: ref v718,
            cond: ref v719,
        } => {
            if let &Opcode::Icmp = v717 {
                let v720 = C::unpack_value_array_2(ctx, v718);
                let v724 = C::put_in_regs(ctx, v720.0);
                let v725 = C::put_in_regs(ctx, v720.1);
                let v723 = C::value_type(ctx, v720.0);
                let v726 = constructor_lower_icmp(ctx, v719, v724, v725, v723);
                let v727 = constructor_output_reg(ctx, v726);
                // Rule at src/isa/riscv64/lower.isle line 769.
                return Some(v727);
            }
        }
        &InstructionData::Load {
            opcode: ref v665,
            arg: v666,
            flags: v667,
            offset: v668,
        } => {
            match v665 {
                &Opcode::Load => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v669 = C::put_in_reg(ctx, v666);
                            let v694 = constructor_gen_load_128(ctx, v669, v668, v667);
                            let v695 = C::output(ctx, v694);
                            // Rule at src/isa/riscv64/lower.isle line 731.
                            return Some(v695);
                        }
                        let v669 = C::put_in_reg(ctx, v666);
                        let v691 = &C::load_op(ctx, v3);
                        let v692 = constructor_gen_load(ctx, v669, v668, v691, v667, v3);
                        let v693 = constructor_output_reg(ctx, v692);
                        // Rule at src/isa/riscv64/lower.isle line 727.
                        return Some(v693);
                    }
                }
                &Opcode::Uload8 => {
                    let v669 = C::put_in_reg(ctx, v666);
                    let v671 = &constructor_int_load_op(ctx, false, 0x8);
                    let v672 = constructor_gen_load(ctx, v669, v668, v671, v667, I64);
                    let v673 = constructor_output_reg(ctx, v672);
                    // Rule at src/isa/riscv64/lower.isle line 700.
                    return Some(v673);
                }
                &Opcode::Sload8 => {
                    let v669 = C::put_in_reg(ctx, v666);
                    let v674 = &constructor_int_load_op(ctx, true, 0x8);
                    let v675 = constructor_gen_load(ctx, v669, v668, v674, v667, I64);
                    let v676 = constructor_output_reg(ctx, v675);
                    // Rule at src/isa/riscv64/lower.isle line 704.
                    return Some(v676);
                }
                &Opcode::Uload16 => {
                    let v669 = C::put_in_reg(ctx, v666);
                    let v678 = &constructor_int_load_op(ctx, false, 0x10);
                    let v679 = constructor_gen_load(ctx, v669, v668, v678, v667, I64);
                    let v680 = constructor_output_reg(ctx, v679);
                    // Rule at src/isa/riscv64/lower.isle line 708.
                    return Some(v680);
                }
                &Opcode::Sload16 => {
                    let v669 = C::put_in_reg(ctx, v666);
                    let v681 = &constructor_int_load_op(ctx, true, 0x10);
                    let v682 = constructor_gen_load(ctx, v669, v668, v681, v667, I64);
                    let v683 = constructor_output_reg(ctx, v682);
                    // Rule at src/isa/riscv64/lower.isle line 713.
                    return Some(v683);
                }
                &Opcode::Uload32 => {
                    let v669 = C::put_in_reg(ctx, v666);
                    let v685 = &constructor_int_load_op(ctx, false, 0x20);
                    let v686 = constructor_gen_load(ctx, v669, v668, v685, v667, I64);
                    let v687 = constructor_output_reg(ctx, v686);
                    // Rule at src/isa/riscv64/lower.isle line 718.
                    return Some(v687);
                }
                &Opcode::Sload32 => {
                    let v669 = C::put_in_reg(ctx, v666);
                    let v688 = &constructor_int_load_op(ctx, true, 0x20);
                    let v689 = constructor_gen_load(ctx, v669, v668, v688, v667, I64);
                    let v690 = constructor_output_reg(ctx, v689);
                    // Rule at src/isa/riscv64/lower.isle line 723.
                    return Some(v690);
                }
                _ => {}
            }
        }
        &InstructionData::LoadNoOffset {
            opcode: ref v510,
            arg: v511,
            flags: v512,
        } => {
            match v510 {
                &Opcode::Bitcast => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v773 = C::put_in_regs(ctx, v511);
                        let v772 = C::value_type(ctx, v511);
                        let v3 = C::value_type(ctx, v2);
                        let v774 = C::gen_moves(ctx, v773, v772, v3);
                        let v775 = C::output(ctx, v774);
                        // Rule at src/isa/riscv64/lower.isle line 819.
                        return Some(v775);
                    }
                }
                &Opcode::AtomicLoad => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v464 = C::valid_atomic_transaction(ctx, v3);
                        if let Some(v465) = v464 {
                            let v513 = C::put_in_reg(ctx, v511);
                            let v514 = constructor_gen_atomic_load(ctx, v513, v465);
                            let v515 = constructor_output_reg(ctx, v514);
                            // Rule at src/isa/riscv64/lower.isle line 531.
                            return Some(v515);
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::MultiAry {
            opcode: ref v802,
            args: v803,
        } => {
            if let &Opcode::Return = v802 {
                let v804 = C::value_list_slice(ctx, v803);
                let v805 = C::value_slice_len(ctx, v804);
                let v806 = C::range(ctx, 0x0, v805);
                let v807 = constructor_lower_return(ctx, v806, v804);
                // Rule at src/isa/riscv64/lower.isle line 862.
                return Some(v807);
            }
        }
        &InstructionData::NullAry { opcode: ref v22 } => {
            match v22 {
                &Opcode::Debugtrap => {
                    let v656 = SideEffectNoResult::Inst {
                        inst: MInst::EBreak,
                    };
                    let v657 = constructor_side_effect(ctx, &v656);
                    // Rule at src/isa/riscv64/lower.isle line 680.
                    return Some(v657);
                }
                &Opcode::GetFramePointer => {
                    let v808 = C::fp_reg(ctx);
                    let v809 = constructor_gen_mov_from_preg(ctx, v808);
                    let v810 = constructor_output_reg(ctx, v809);
                    // Rule at src/isa/riscv64/lower.isle line 868.
                    return Some(v810);
                }
                &Opcode::GetStackPointer => {
                    let v811 = C::sp_reg(ctx);
                    let v812 = constructor_gen_mov_from_preg(ctx, v811);
                    let v813 = constructor_output_reg(ctx, v812);
                    // Rule at src/isa/riscv64/lower.isle line 871.
                    return Some(v813);
                }
                &Opcode::GetReturnAddress => {
                    let v814 = C::load_ra(ctx);
                    let v815 = constructor_output_reg(ctx, v814);
                    // Rule at src/isa/riscv64/lower.isle line 874.
                    return Some(v815);
                }
                &Opcode::Null => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v24 = C::imm(ctx, v3, 0x0);
                        let v25 = constructor_output_reg(ctx, v24);
                        // Rule at src/isa/riscv64/lower.isle line 24.
                        return Some(v25);
                    }
                }
                &Opcode::Fence => {
                    let v659 = MInst::Fence {
                        pred: 0xF,
                        succ: 0xF,
                    };
                    let v660 = SideEffectNoResult::Inst { inst: v659 };
                    let v661 = constructor_side_effect(ctx, &v660);
                    // Rule at src/isa/riscv64/lower.isle line 685.
                    return Some(v661);
                }
                _ => {}
            }
        }
        &InstructionData::StackLoad {
            opcode: ref v582,
            stack_slot: v583,
            offset: v584,
        } => {
            if let &Opcode::StackAddr = v582 {
                let v585 = C::gen_stack_addr(ctx, v583, v584);
                let v586 = constructor_output_reg(ctx, v585);
                // Rule at src/isa/riscv64/lower.isle line 611.
                return Some(v586);
            }
        }
        &InstructionData::Store {
            opcode: ref v696,
            args: ref v697,
            flags: v698,
            offset: v699,
        } => {
            match v696 {
                &Opcode::Store => {
                    let v700 = C::unpack_value_array_2(ctx, v697);
                    let v711 = C::value_type(ctx, v700.0);
                    if v711 == I128 {
                        let v703 = C::put_in_reg(ctx, v700.1);
                        let v715 = C::put_in_regs(ctx, v700.0);
                        let v716 = constructor_gen_store_128(ctx, v703, v699, v698, v715);
                        // Rule at src/isa/riscv64/lower.isle line 755.
                        return Some(v716);
                    }
                    let v703 = C::put_in_reg(ctx, v700.1);
                    let v712 = &C::store_op(ctx, v711);
                    let v713 = C::put_in_reg(ctx, v700.0);
                    let v714 = constructor_gen_store(ctx, v703, v699, v712, v698, v713);
                    // Rule at src/isa/riscv64/lower.isle line 751.
                    return Some(v714);
                }
                &Opcode::Istore8 => {
                    let v700 = C::unpack_value_array_2(ctx, v697);
                    let v703 = C::put_in_reg(ctx, v700.1);
                    let v705 = C::put_in_reg(ctx, v700.0);
                    let v706 = constructor_gen_store(ctx, v703, v699, &StoreOP::Sb, v698, v705);
                    // Rule at src/isa/riscv64/lower.isle line 737.
                    return Some(v706);
                }
                &Opcode::Istore16 => {
                    let v700 = C::unpack_value_array_2(ctx, v697);
                    let v703 = C::put_in_reg(ctx, v700.1);
                    let v705 = C::put_in_reg(ctx, v700.0);
                    let v708 = constructor_gen_store(ctx, v703, v699, &StoreOP::Sh, v698, v705);
                    // Rule at src/isa/riscv64/lower.isle line 741.
                    return Some(v708);
                }
                &Opcode::Istore32 => {
                    let v700 = C::unpack_value_array_2(ctx, v697);
                    let v703 = C::put_in_reg(ctx, v700.1);
                    let v705 = C::put_in_reg(ctx, v700.0);
                    let v710 = constructor_gen_store(ctx, v703, v699, &StoreOP::Sw, v698, v705);
                    // Rule at src/isa/riscv64/lower.isle line 746.
                    return Some(v710);
                }
                _ => {}
            }
        }
        &InstructionData::StoreNoOffset {
            opcode: ref v516,
            args: ref v517,
            flags: v518,
        } => {
            if let &Opcode::AtomicStore = v516 {
                let v519 = C::unpack_value_array_2(ctx, v517);
                let v522 = C::value_type(ctx, v519.0);
                let v523 = C::valid_atomic_transaction(ctx, v522);
                if let Some(v524) = v523 {
                    let v525 = C::put_in_reg(ctx, v519.1);
                    let v526 = C::put_in_reg(ctx, v519.0);
                    let v527 = constructor_gen_atomic_store(ctx, v525, v524, v526);
                    // Rule at src/isa/riscv64/lower.isle line 537.
                    return Some(v527);
                }
            }
        }
        &InstructionData::Ternary {
            opcode: ref v443,
            args: ref v444,
        } => {
            match v443 {
                &Opcode::Select => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v445 = C::unpack_value_array_3(ctx, v444);
                            let v604 = C::def_inst(ctx, v445.0);
                            if let Some(v605) = v604 {
                                let v606 = &C::inst_data(ctx, v605);
                                if let &InstructionData::IntCompare {
                                    opcode: ref v607,
                                    args: ref v608,
                                    cond: ref v609,
                                } = v606
                                {
                                    if let &Opcode::Icmp = v607 {
                                        let v610 = C::unpack_value_array_2(ctx, v608);
                                        let v614 = C::put_in_regs(ctx, v610.0);
                                        let v615 = &C::intcc_to_extend_op(ctx, v609);
                                        let v613 = C::value_type(ctx, v610.1);
                                        let v616 =
                                            constructor_normalize_cmp_value(ctx, v613, v614, v615);
                                        let v617 = constructor_convert_valueregs_reg(ctx, v616);
                                        let v618 = C::put_in_regs(ctx, v610.1);
                                        let v619 = &C::intcc_to_extend_op(ctx, v609);
                                        let v620 =
                                            constructor_normalize_cmp_value(ctx, v613, v618, v619);
                                        let v621 = constructor_convert_valueregs_reg(ctx, v620);
                                        let v622 = C::put_in_reg(ctx, v445.1);
                                        let v623 = C::put_in_reg(ctx, v445.2);
                                        let v624 =
                                            C::gen_select_reg(ctx, v609, v617, v621, v622, v623);
                                        let v625 = constructor_output_reg(ctx, v624);
                                        // Rule at src/isa/riscv64/lower.isle line 631.
                                        return Some(v625);
                                    }
                                }
                            }
                        }
                        let v445 = C::unpack_value_array_3(ctx, v444);
                        let v596 = C::put_in_regs(ctx, v445.0);
                        let v595 = C::value_type(ctx, v445.0);
                        let v598 =
                            constructor_normalize_cmp_value(ctx, v595, v596, &ExtendOp::Zero);
                        let v599 = constructor_truthy_to_reg(ctx, v595, v598);
                        let v600 = C::put_in_regs(ctx, v445.1);
                        let v601 = C::put_in_regs(ctx, v445.2);
                        let v602 = constructor_gen_select(ctx, v3, v599, v600, v601);
                        let v603 = C::output(ctx, v602);
                        // Rule at src/isa/riscv64/lower.isle line 628.
                        return Some(v603);
                    }
                }
                &Opcode::SelectSpectreGuard => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v445 = C::unpack_value_array_3(ctx, v444);
                        let v604 = C::def_inst(ctx, v445.0);
                        if let Some(v605) = v604 {
                            let v606 = &C::inst_data(ctx, v605);
                            if let &InstructionData::IntCompare {
                                opcode: ref v607,
                                args: ref v608,
                                cond: ref v609,
                            } = v606
                            {
                                if let &Opcode::Icmp = v607 {
                                    let v3 = C::value_type(ctx, v2);
                                    let v789 = &C::alloc_vec_writable(ctx, v3);
                                    let v610 = C::unpack_value_array_2(ctx, v608);
                                    let v790 = C::put_in_regs(ctx, v610.0);
                                    let v791 = C::put_in_regs(ctx, v610.1);
                                    let v788 = C::value_type(ctx, v610.0);
                                    let v792 = constructor_lower_icmp(ctx, v609, v790, v791, v788);
                                    let v793 = &C::vec_writable_clone(ctx, v789);
                                    let v794 = C::put_in_regs(ctx, v445.1);
                                    let v795 = C::put_in_regs(ctx, v445.2);
                                    let v796 = MInst::SelectIf {
                                        if_spectre_guard: true,
                                        rd: v793.clone(),
                                        test: v792,
                                        x: v794,
                                        y: v795,
                                    };
                                    let v797 = C::emit(ctx, &v796);
                                    let v798 = C::vec_writable_to_regs(ctx, v789);
                                    let v799 = C::output(ctx, v798);
                                    // Rule at src/isa/riscv64/lower.isle line 845.
                                    return Some(v799);
                                }
                            }
                        }
                        let v596 = C::put_in_regs(ctx, v445.0);
                        let v595 = C::value_type(ctx, v445.0);
                        let v598 =
                            constructor_normalize_cmp_value(ctx, v595, v596, &ExtendOp::Zero);
                        let v599 = constructor_truthy_to_reg(ctx, v595, v598);
                        let v600 = C::put_in_regs(ctx, v445.1);
                        let v601 = C::put_in_regs(ctx, v445.2);
                        let v3 = C::value_type(ctx, v2);
                        let v602 = constructor_gen_select(ctx, v3, v599, v600, v601);
                        let v603 = C::output(ctx, v602);
                        // Rule at src/isa/riscv64/lower.isle line 852.
                        return Some(v603);
                    }
                }
                &Opcode::Bitselect => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v445 = C::unpack_value_array_3(ctx, v444);
                        let v450 = C::put_in_reg(ctx, v445.0);
                        let v451 = C::put_in_reg(ctx, v445.1);
                        let v452 = C::put_in_reg(ctx, v445.2);
                        let v3 = C::value_type(ctx, v2);
                        let v626 = constructor_gen_bitselect(ctx, v3, v450, v451, v452);
                        let v627 = constructor_output_reg(ctx, v626);
                        // Rule at src/isa/riscv64/lower.isle line 640.
                        return Some(v627);
                    }
                }
                &Opcode::Fma => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v445 = C::unpack_value_array_3(ctx, v444);
                                let v450 = C::put_in_reg(ctx, v445.0);
                                let v451 = C::put_in_reg(ctx, v445.1);
                                let v452 = C::put_in_reg(ctx, v445.2);
                                let v453 = constructor_fpu_rrrr(
                                    ctx,
                                    &FpuOPRRRR::FmaddS,
                                    F64,
                                    v450,
                                    v451,
                                    v452,
                                );
                                let v454 = constructor_output_reg(ctx, v453);
                                // Rule at src/isa/riscv64/lower.isle line 460.
                                return Some(v454);
                            }
                            F64 => {
                                let v445 = C::unpack_value_array_3(ctx, v444);
                                let v450 = C::put_in_reg(ctx, v445.0);
                                let v451 = C::put_in_reg(ctx, v445.1);
                                let v452 = C::put_in_reg(ctx, v445.2);
                                let v456 = constructor_fpu_rrrr(
                                    ctx,
                                    &FpuOPRRRR::FmaddD,
                                    F64,
                                    v450,
                                    v451,
                                    v452,
                                );
                                let v457 = constructor_output_reg(ctx, v456);
                                // Rule at src/isa/riscv64/lower.isle line 462.
                                return Some(v457);
                            }
                            _ => {}
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::Trap {
            opcode: ref v662,
            code: ref v663,
        } => {
            match v662 {
                &Opcode::Trap => {
                    let v664 = constructor_udf(ctx, v663);
                    // Rule at src/isa/riscv64/lower.isle line 690.
                    return Some(v664);
                }
                &Opcode::ResumableTrap => {
                    let v664 = constructor_udf(ctx, v663);
                    // Rule at src/isa/riscv64/lower.isle line 695.
                    return Some(v664);
                }
                _ => {}
            }
        }
        &InstructionData::Unary {
            opcode: ref v105,
            arg: v106,
        } => {
            match v105 {
                &Opcode::Ineg => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v107 = C::put_in_regs(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v108 = constructor_neg(ctx, v3, v107);
                        let v109 = C::output(ctx, v108);
                        // Rule at src/isa/riscv64/lower.isle line 79.
                        return Some(v109);
                    }
                }
                &Opcode::Iabs => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v296 = C::put_in_reg(ctx, v106);
                            let v816 = constructor_lower_iabs(ctx, v39, v296);
                            let v817 = constructor_output_reg(ctx, v816);
                            // Rule at src/isa/riscv64/lower.isle line 879.
                            return Some(v817);
                        }
                    }
                }
                &Opcode::Bnot => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I128 => {
                                let v107 = C::put_in_regs(ctx, v106);
                                let v301 = constructor_bnot_128(ctx, v107);
                                let v302 = C::output(ctx, v301);
                                // Rule at src/isa/riscv64/lower.isle line 295.
                                return Some(v302);
                            }
                            F32 => {
                                let v296 = C::put_in_reg(ctx, v106);
                                let v303 = constructor_lower_float_bnot(ctx, v296, F32);
                                let v304 = constructor_output_reg(ctx, v303);
                                // Rule at src/isa/riscv64/lower.isle line 298.
                                return Some(v304);
                            }
                            F64 => {
                                let v296 = C::put_in_reg(ctx, v106);
                                let v305 = constructor_lower_float_bnot(ctx, v296, F64);
                                let v306 = constructor_output_reg(ctx, v305);
                                // Rule at src/isa/riscv64/lower.isle line 302.
                                return Some(v306);
                            }
                            _ => {}
                        }
                        let v296 = C::put_in_reg(ctx, v106);
                        let v298 = C::imm_from_neg_bits(ctx, -0x1);
                        let v299 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Xori, v296, v298);
                        let v300 = constructor_output_reg(ctx, v299);
                        // Rule at src/isa/riscv64/lower.isle line 292.
                        return Some(v300);
                    }
                }
                &Opcode::Bitrev => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v107 = C::put_in_regs(ctx, v106);
                            let v309 = C::value_regs_get(ctx, v107, 0x0);
                            let v310 = constructor_lower_bit_reverse(ctx, v309, I64);
                            let v311 = C::value_regs_get(ctx, v107, 0x1);
                            let v312 = constructor_lower_bit_reverse(ctx, v311, I64);
                            let v313 = C::value_regs(ctx, v312, v310);
                            let v314 = C::output(ctx, v313);
                            // Rule at src/isa/riscv64/lower.isle line 310.
                            return Some(v314);
                        }
                        let v296 = C::put_in_reg(ctx, v106);
                        let v307 = constructor_lower_bit_reverse(ctx, v296, v3);
                        let v308 = constructor_output_reg(ctx, v307);
                        // Rule at src/isa/riscv64/lower.isle line 307.
                        return Some(v308);
                    }
                }
                &Opcode::Clz => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v107 = C::put_in_regs(ctx, v106);
                            let v321 = constructor_lower_clz_i128(ctx, v107);
                            let v322 = C::output(ctx, v321);
                            // Rule at src/isa/riscv64/lower.isle line 327.
                            return Some(v322);
                        }
                        let v296 = C::put_in_reg(ctx, v106);
                        let v319 = constructor_lower_clz(ctx, v3, v296);
                        let v320 = constructor_output_reg(ctx, v319);
                        // Rule at src/isa/riscv64/lower.isle line 325.
                        return Some(v320);
                    }
                }
                &Opcode::Cls => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v107 = C::put_in_regs(ctx, v106);
                            let v430 = constructor_lower_cls_i128(ctx, v107);
                            let v431 = C::output(ctx, v430);
                            // Rule at src/isa/riscv64/lower.isle line 441.
                            return Some(v431);
                        }
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v296 = C::put_in_reg(ctx, v106);
                            let v428 = constructor_lower_cls(ctx, v296, v39);
                            let v429 = constructor_output_reg(ctx, v428);
                            // Rule at src/isa/riscv64/lower.isle line 439.
                            return Some(v429);
                        }
                    }
                }
                &Opcode::Ctz => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v107 = C::put_in_regs(ctx, v106);
                            let v317 = constructor_lower_ctz_128(ctx, v107);
                            let v318 = C::output(ctx, v317);
                            // Rule at src/isa/riscv64/lower.isle line 321.
                            return Some(v318);
                        }
                        let v296 = C::put_in_reg(ctx, v106);
                        let v315 = constructor_lower_ctz(ctx, v3, v296);
                        let v316 = constructor_output_reg(ctx, v315);
                        // Rule at src/isa/riscv64/lower.isle line 318.
                        return Some(v316);
                    }
                }
                &Opcode::Popcnt => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v107 = C::put_in_regs(ctx, v106);
                            let v330 = constructor_lower_popcnt_i128(ctx, v107);
                            let v331 = C::output(ctx, v330);
                            // Rule at src/isa/riscv64/lower.isle line 342.
                            return Some(v331);
                        }
                        let v38 = C::fits_in_64(ctx, v3);
                        if let Some(v39) = v38 {
                            let v296 = C::put_in_reg(ctx, v106);
                            let v328 = constructor_lower_popcnt(ctx, v296, v39);
                            let v329 = constructor_output_reg(ctx, v328);
                            // Rule at src/isa/riscv64/lower.isle line 340.
                            return Some(v329);
                        }
                    }
                }
                &Opcode::Sqrt => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v296 = C::put_in_reg(ctx, v106);
                                let v459 = constructor_fpu_rr(ctx, &FpuOPRR::FsqrtS, F64, v296);
                                let v460 = constructor_output_reg(ctx, v459);
                                // Rule at src/isa/riscv64/lower.isle line 467.
                                return Some(v460);
                            }
                            F64 => {
                                let v296 = C::put_in_reg(ctx, v106);
                                let v462 = constructor_fpu_rr(ctx, &FpuOPRR::FsqrtD, F64, v296);
                                let v463 = constructor_output_reg(ctx, v462);
                                // Rule at src/isa/riscv64/lower.isle line 470.
                                return Some(v463);
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Fneg => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v434 = &constructor_f_copy_neg_sign_op(ctx, v3);
                        let v435 = C::put_in_reg(ctx, v106);
                        let v436 = C::put_in_reg(ctx, v106);
                        let v437 = constructor_fpu_rrr(ctx, v434, v3, v435, v436);
                        let v438 = constructor_output_reg(ctx, v437);
                        // Rule at src/isa/riscv64/lower.isle line 452.
                        return Some(v438);
                    }
                }
                &Opcode::Fabs => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v432 = constructor_gen_fabs(ctx, v296, v3);
                        let v433 = constructor_output_reg(ctx, v432);
                        // Rule at src/isa/riscv64/lower.isle line 447.
                        return Some(v433);
                    }
                }
                &Opcode::Ceil => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v777 = constructor_gen_float_round(ctx, &FloatRoundOP::Ceil, v296, v3);
                        let v778 = constructor_output_reg(ctx, v777);
                        // Rule at src/isa/riscv64/lower.isle line 824.
                        return Some(v778);
                    }
                }
                &Opcode::Floor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v780 = constructor_gen_float_round(ctx, &FloatRoundOP::Floor, v296, v3);
                        let v781 = constructor_output_reg(ctx, v780);
                        // Rule at src/isa/riscv64/lower.isle line 830.
                        return Some(v781);
                    }
                }
                &Opcode::Trunc => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v783 = constructor_gen_float_round(ctx, &FloatRoundOP::Trunc, v296, v3);
                        let v784 = constructor_output_reg(ctx, v783);
                        // Rule at src/isa/riscv64/lower.isle line 834.
                        return Some(v784);
                    }
                }
                &Opcode::Nearest => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v786 =
                            constructor_gen_float_round(ctx, &FloatRoundOP::Nearest, v296, v3);
                        let v787 = constructor_output_reg(ctx, v786);
                        // Rule at src/isa/riscv64/lower.isle line 839.
                        return Some(v787);
                    }
                }
                &Opcode::IsNull => {
                    let v296 = C::put_in_reg(ctx, v106);
                    let v587 = constructor_seqz(ctx, v296);
                    let v588 = constructor_output_reg(ctx, v587);
                    // Rule at src/isa/riscv64/lower.isle line 617.
                    return Some(v588);
                }
                &Opcode::IsInvalid => {
                    let v296 = C::put_in_reg(ctx, v106);
                    let v591 = C::imm12_const(ctx, 0x1);
                    let v592 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addi, v296, v591);
                    let v593 = constructor_seqz(ctx, v592);
                    let v594 = constructor_output_reg(ctx, v593);
                    // Rule at src/isa/riscv64/lower.isle line 623.
                    return Some(v594);
                }
                &Opcode::Bmask => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v107 = C::put_in_regs(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v323 = C::value_type(ctx, v106);
                        let v800 = constructor_lower_bmask(ctx, v3, v323, v107);
                        let v801 = C::output(ctx, v800);
                        // Rule at src/isa/riscv64/lower.isle line 858.
                        return Some(v801);
                    }
                }
                &Opcode::Ireduce => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v107 = C::put_in_regs(ctx, v106);
                        let v309 = C::value_regs_get(ctx, v107, 0x0);
                        let v3 = C::value_type(ctx, v2);
                        let v548 = C::gen_move2(ctx, v309, v3, v3);
                        let v549 = constructor_output_reg(ctx, v548);
                        // Rule at src/isa/riscv64/lower.isle line 566.
                        return Some(v549);
                    }
                }
                &Opcode::Uextend => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v107 = C::put_in_regs(ctx, v106);
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v324 = constructor_zext(ctx, v107, v323, v3);
                        let v325 = C::output(ctx, v324);
                        // Rule at src/isa/riscv64/lower.isle line 331.
                        return Some(v325);
                    }
                }
                &Opcode::Sextend => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v107 = C::put_in_regs(ctx, v106);
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v326 = constructor_sext(ctx, v107, v323, v3);
                        let v327 = C::output(ctx, v326);
                        // Rule at src/isa/riscv64/lower.isle line 335.
                        return Some(v327);
                    }
                }
                &Opcode::Fpromote => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v551 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtDS, v3, v296);
                        let v552 = constructor_output_reg(ctx, v551);
                        // Rule at src/isa/riscv64/lower.isle line 571.
                        return Some(v552);
                    }
                }
                &Opcode::Fdemote => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v554 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtSD, v3, v296);
                        let v555 = constructor_output_reg(ctx, v554);
                        // Rule at src/isa/riscv64/lower.isle line 575.
                        return Some(v555);
                    }
                }
                &Opcode::FcvtToUint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v749 = constructor_gen_fcvt_int(ctx, false, v296, false, v323, v3);
                        let v750 = constructor_output_reg(ctx, v749);
                        // Rule at src/isa/riscv64/lower.isle line 784.
                        return Some(v750);
                    }
                }
                &Opcode::FcvtToSint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v751 = constructor_gen_fcvt_int(ctx, false, v296, true, v323, v3);
                        let v752 = constructor_output_reg(ctx, v751);
                        // Rule at src/isa/riscv64/lower.isle line 789.
                        return Some(v752);
                    }
                }
                &Opcode::FcvtToUintSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v755 = constructor_gen_fcvt_int(ctx, true, v296, false, v323, v3);
                        let v756 = constructor_output_reg(ctx, v755);
                        // Rule at src/isa/riscv64/lower.isle line 799.
                        return Some(v756);
                    }
                }
                &Opcode::FcvtToSintSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v296 = C::put_in_reg(ctx, v106);
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v753 = constructor_gen_fcvt_int(ctx, true, v296, true, v323, v3);
                        let v754 = constructor_output_reg(ctx, v753);
                        // Rule at src/isa/riscv64/lower.isle line 794.
                        return Some(v754);
                    }
                }
                &Opcode::FcvtFromUint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v760 = &C::int_convert_2_float_op(ctx, v323, false, v3);
                        let v435 = C::put_in_reg(ctx, v106);
                        let v761 = constructor_fpu_rr(ctx, v760, v3, v435);
                        let v762 = constructor_output_reg(ctx, v761);
                        // Rule at src/isa/riscv64/lower.isle line 809.
                        return Some(v762);
                    }
                }
                &Opcode::FcvtFromSint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v323 = C::value_type(ctx, v106);
                        let v3 = C::value_type(ctx, v2);
                        let v757 = &C::int_convert_2_float_op(ctx, v323, true, v3);
                        let v435 = C::put_in_reg(ctx, v106);
                        let v758 = constructor_fpu_rr(ctx, v757, v3, v435);
                        let v759 = constructor_output_reg(ctx, v758);
                        // Rule at src/isa/riscv64/lower.isle line 804.
                        return Some(v759);
                    }
                }
                &Opcode::Isplit => {
                    let v107 = C::put_in_regs(ctx, v106);
                    let v309 = C::value_regs_get(ctx, v107, 0x0);
                    let v628 = C::gen_move2(ctx, v309, I64, I64);
                    let v629 = C::put_in_regs(ctx, v106);
                    let v630 = C::value_regs_get(ctx, v629, 0x1);
                    let v631 = C::gen_move2(ctx, v630, I64, I64);
                    let v632 = C::value_reg(ctx, v628);
                    let v633 = C::value_reg(ctx, v631);
                    let v634 = C::output_pair(ctx, v632, v633);
                    // Rule at src/isa/riscv64/lower.isle line 645.
                    return Some(v634);
                }
                _ => {}
            }
        }
        &InstructionData::UnaryGlobalValue {
            opcode: ref v763,
            global_value: v764,
        } => {
            if let &Opcode::SymbolValue = v763 {
                let v765 = C::symbol_value_data(ctx, v764);
                if let Some(v766) = v765 {
                    let v770 = C::load_ext_name(ctx, v766.0, v766.2);
                    let v771 = constructor_output_reg(ctx, v770);
                    // Rule at src/isa/riscv64/lower.isle line 814.
                    return Some(v771);
                }
            }
        }
        &InstructionData::UnaryIeee32 {
            opcode: ref v10,
            imm: v11,
        } => {
            if let &Opcode::F32const = v10 {
                let v12 = C::u64_from_ieee32(ctx, v11);
                let v14 = C::imm(ctx, F32, v12);
                let v15 = constructor_output_reg(ctx, v14);
                // Rule at src/isa/riscv64/lower.isle line 14.
                return Some(v15);
            }
        }
        &InstructionData::UnaryIeee64 {
            opcode: ref v16,
            imm: v17,
        } => {
            if let &Opcode::F64const = v16 {
                let v18 = C::u64_from_ieee64(ctx, v17);
                let v20 = C::imm(ctx, F64, v18);
                let v21 = constructor_output_reg(ctx, v20);
                // Rule at src/isa/riscv64/lower.isle line 19.
                return Some(v21);
            }
        }
        &InstructionData::UnaryImm {
            opcode: ref v5,
            imm: v6,
        } => {
            if let &Opcode::Iconst = v5 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v7 = C::u64_from_imm64(ctx, v6);
                    let v8 = C::imm(ctx, v3, v7);
                    let v9 = constructor_output_reg(ctx, v8);
                    // Rule at src/isa/riscv64/lower.isle line 9.
                    return Some(v9);
                }
            }
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term gen_atomic_rmw_loop.
pub fn constructor_gen_atomic_rmw_loop<C: Context>(
    ctx: &mut C,
    arg0: &AtomicRmwOp,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = constructor_gen_atomic_offset(ctx, arg2, arg1);
    let v8 = constructor_gen_atomic_p(ctx, arg2, arg1);
    let v9 = MInst::AtomicRmwLoop {
        offset: v7,
        op: arg0.clone(),
        dst: v5,
        ty: arg1,
        p: v8,
        x: arg3,
        t0: v6,
    };
    let v10 = C::emit(ctx, &v9);
    let v11 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/lower.isle line 513.
    return v11;
}

// Generated as internal constructor for term gen_atomic_offset.
pub fn constructor_gen_atomic_offset<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = constructor_alu_andi(ctx, arg0, 0x3);
        let v6 = constructor_alu_slli(ctx, v5, 0x3);
        // Rule at src/isa/riscv64/lower.isle line 541.
        return v6;
    }
    let v7 = C::zero_reg(ctx);
    // Rule at src/isa/riscv64/lower.isle line 544.
    return v7;
}

// Generated as internal constructor for term gen_atomic_p.
pub fn constructor_gen_atomic_p<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = constructor_alu_andi(ctx, arg0, -0x4);
        // Rule at src/isa/riscv64/lower.isle line 548.
        return v5;
    }
    // Rule at src/isa/riscv64/lower.isle line 551.
    return arg0;
}

// Generated as internal constructor for term gen_icmp.
pub fn constructor_gen_icmp<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: ValueRegs,
    arg2: ValueRegs,
    arg3: Type,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = MInst::Icmp {
        cc: arg0.clone(),
        rd: v5,
        a: arg1,
        b: arg2,
        ty: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/riscv64/lower.isle line 761.
    return v8;
}
