{"Source Block": ["hdl/library/axi_dmac/request_arb.v@203:213@HdlIdDef", "reg eot_mem_src[0:2**ID_WIDTH-1];\nreg eot_mem_dest[0:2**ID_WIDTH-1];\nwire request_eot;\nwire source_eot;\n\nwire [ID_WIDTH-1:0] request_id;\nwire [ID_WIDTH-1:0] source_id;\nwire [ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@205:215", "wire request_eot;\nwire source_eot;\n\nwire [ID_WIDTH-1:0] request_id;\nwire [ID_WIDTH-1:0] source_id;\nwire [ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\n\nwire req_gen_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@204:214", "reg eot_mem_dest[0:2**ID_WIDTH-1];\nwire request_eot;\nwire source_eot;\n\nwire [ID_WIDTH-1:0] request_id;\nwire [ID_WIDTH-1:0] source_id;\nwire [ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\n\n"], ["hdl/library/axi_dmac/request_arb.v@201:211", "\n\nreg eot_mem_src[0:2**ID_WIDTH-1];\nreg eot_mem_dest[0:2**ID_WIDTH-1];\nwire request_eot;\nwire source_eot;\n\nwire [ID_WIDTH-1:0] request_id;\nwire [ID_WIDTH-1:0] source_id;\nwire [ID_WIDTH-1:0] response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@200:210", "localparam BURSTS_PER_TRANSFER_WIDTH = DMA_LENGTH_WIDTH - BYTES_PER_BURST_WIDTH;\n\n\nreg eot_mem_src[0:2**ID_WIDTH-1];\nreg eot_mem_dest[0:2**ID_WIDTH-1];\nwire request_eot;\nwire source_eot;\n\nwire [ID_WIDTH-1:0] request_id;\nwire [ID_WIDTH-1:0] source_id;\nwire [ID_WIDTH-1:0] response_id;\n"]], "Diff Content": {"Delete": [[208, "wire [ID_WIDTH-1:0] request_id;\n"]], "Add": []}}