Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 3a331fbf72ae4f8c9c68115ef08d1a5e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_flowing_light_behav xil_defaultlib.test_flowing_light xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port led [D:/work/flowing_light/flowing_light.srcs/sim_1/new/test.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flowing_light
Compiling module xil_defaultlib.test_flowing_light
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_flowing_light_behav
