Quartus II Archive log --	C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.qarlog

Archive:	C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.qar
Date:		Tue Dec 03 13:14:13 2013
Quartus II 64-Bit		13.0.0 Build 156 04/24/2013 SJ Full Version

	=========== Files Selected: ===========
C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.out.sdc
C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.qpf
C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.qsf
C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.sdc
C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject_assignment_defaults.qdf
C:/Users/pwhite8/vlsi/fpga/comparator_hw.tcl
C:/Users/pwhite8/vlsi/fpga/counter_hw.tcl
C:/Users/pwhite8/vlsi/fpga/dma_engine_hw.tcl
C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.cmp
C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.qsys
C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.sopcinfo
C:/Users/pwhite8/vlsi/fpga/final_fpga/software/FPGA/mem_init/final_fpga_onchip_mem.hex
C:/Users/pwhite8/vlsi/fpga/final_fpga/software/FPGA/mem_init/meminit.qip
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.qip
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter_002.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/sdrampack.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.cmp
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.ppf
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.qip
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_controller.sdc
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_controller.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.ocp
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.sdc
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_ic_tag_ram.mif
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_ociram_default_contents.mif
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_rf_ram_a.mif
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_rf_ram_b.mif
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.hex
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_sysid.v
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/first_nios2_system_cpu.sdc
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_addressing.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_avdetect.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_rcontrol.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/regfile_final.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd
C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/vga.vhd
C:/Users/pwhite8/vlsi/fpga/grab_if_hw.tcl
C:/Users/pwhite8/vlsi/fpga/incremental_db/compiled_partitions/DE2_BaseProject.db_info
C:/Users/pwhite8/vlsi/fpga/regfile_final_hw.tcl
C:/Users/pwhite8/vlsi/fpga/regfile_hw.tcl
C:/Users/pwhite8/vlsi/fpga/stp6.stp
C:/Users/pwhite8/vlsi/fpga/stp6_auto_stripped.stp
C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd
	======= Total: 107 files to archive =======

	================ Status: ===============
All files archived successfully.
