{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 14:36:08 2012 " "Info: Processing started: Tue May 15 14:36:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_top " "Info (12023): Found entity 1: KP_top" {  } { { "KP/KP_top.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_smachine.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_smachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_sMachine " "Info (12023): Found entity 1: KP_sMachine" {  } { { "KP/KP_sMachine.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_sMachine.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_scan.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Scan " "Info (12023): Found entity 1: KP_Scan" {  } { { "KP/KP_Scan.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_Scan.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_read.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Read " "Info (12023): Found entity 1: KP_Read" {  } { { "KP/KP_Read.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_Read.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_latch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Latch " "Info (12023): Found entity 1: KP_Latch" {  } { { "KP/KP_Latch.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_Latch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_key_ascii.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_key_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Key_Ascii " "Info (12023): Found entity 1: KP_Key_Ascii" {  } { { "KP/KP_Key_Ascii.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_Key_Ascii.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int SPI.v(10) " "Warning (10463): Verilog HDL Declaration warning at SPI.v(10): \"int\" is SystemVerilog-2005 keyword" {  } { { "SPI.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/SPI.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Info (12023): Found entity 1: SPI" {  } { { "SPI.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/SPI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 shift " "Info (12023): Found entity 2: shift" {  } { { "SPI.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/SPI.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Info (12023): Found entity 1: Lab2" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tristate " "Info (12023): Found entity 2: tristate" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info (12023): Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Info (12023): Found entity 1: CLKDIV" {  } { { "CLKDIV.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/CLKDIV.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en CLKDIV.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at CLKDIV.v(24): created implicit net for \"en\"" {  } { { "CLKDIV.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/CLKDIV.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Info (12127): Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG Lab2.v(10) " "Warning (10034): Output port \"SEG\" at Lab2.v(10) has no driver" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "COM Lab2.v(11) " "Warning (10034): Output port \"COM\" at Lab2.v(11) has no driver" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DP Lab2.v(12) " "Warning (10034): Output port \"DP\" at Lab2.v(12) has no driver" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "COM4 Lab2.v(13) " "Warning (10034): Output port \"COM4\" at Lab2.v(13) has no driver" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:cckdv " "Info (12128): Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:cckdv\"" {  } { { "Lab2.v" "cckdv" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_top KP_top:kp " "Info (12128): Elaborating entity \"KP_top\" for hierarchy \"KP_top:kp\"" {  } { { "Lab2.v" "kp" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Scan KP_top:kp\|KP_Scan:sc " "Info (12128): Elaborating entity \"KP_Scan\" for hierarchy \"KP_top:kp\|KP_Scan:sc\"" {  } { { "KP/KP_top.v" "sc" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_sMachine KP_top:kp\|KP_sMachine:stm " "Info (12128): Elaborating entity \"KP_sMachine\" for hierarchy \"KP_top:kp\|KP_sMachine:stm\"" {  } { { "KP/KP_top.v" "stm" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 KP_sMachine.v(49) " "Warning (10230): Verilog HDL assignment warning at KP_sMachine.v(49): truncated value with size 32 to match size of target (2)" {  } { { "KP/KP_sMachine.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_sMachine.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Latch KP_top:kp\|KP_Latch:lc " "Info (12128): Elaborating entity \"KP_Latch\" for hierarchy \"KP_top:kp\|KP_Latch:lc\"" {  } { { "KP/KP_top.v" "lc" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Key_Ascii KP_top:kp\|KP_Key_Ascii:as " "Info (12128): Elaborating entity \"KP_Key_Ascii\" for hierarchy \"KP_top:kp\|KP_Key_Ascii:as\"" {  } { { "KP/KP_top.v" "as" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/KP/KP_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:ts " "Info (12128): Elaborating entity \"tristate\" for hierarchy \"tristate:ts\"" {  } { { "Lab2.v" "ts" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cnt " "Info (12128): Elaborating entity \"Controller\" for hierarchy \"Controller:cnt\"" {  } { { "Lab2.v" "cnt" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Controller.v(54) " "Warning (10230): Verilog HDL assignment warning at Controller.v(54): truncated value with size 32 to match size of target (5)" {  } { { "Controller.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Controller.v(14) " "Warning (10030): Net \"mem.data_a\" at Controller.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Controller.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Controller.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Controller.v(14) " "Warning (10030): Net \"mem.waddr_a\" at Controller.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Controller.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Controller.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Controller.v(14) " "Warning (10030): Net \"mem.we_a\" at Controller.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Controller.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Controller.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:spi " "Info (12128): Elaborating entity \"SPI\" for hierarchy \"SPI:spi\"" {  } { { "Lab2.v" "spi" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI.v(50) " "Warning (10230): Verilog HDL assignment warning at SPI.v(50): truncated value with size 32 to match size of target (4)" {  } { { "SPI.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/SPI.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift SPI:spi\|shift:U1 " "Info (12128): Elaborating entity \"shift\" for hierarchy \"SPI:spi\|shift:U1\"" {  } { { "SPI.v" "U1" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/SPI.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5 " "Info (13014): Ignored 5 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5 " "Info (13019): Ignored 5 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] GND " "Warning (13410): Pin \"SEG\[0\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[1\] GND " "Warning (13410): Pin \"SEG\[1\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[2\] GND " "Warning (13410): Pin \"SEG\[2\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[3\] GND " "Warning (13410): Pin \"SEG\[3\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[4\] GND " "Warning (13410): Pin \"SEG\[4\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[5\] GND " "Warning (13410): Pin \"SEG\[5\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[6\] GND " "Warning (13410): Pin \"SEG\[6\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "COM\[0\] GND " "Warning (13410): Pin \"COM\[0\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "COM\[1\] GND " "Warning (13410): Pin \"COM\[1\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "COM\[2\] GND " "Warning (13410): Pin \"COM\[2\]\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DP GND " "Warning (13410): Pin \"DP\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "COM4 GND " "Warning (13410): Pin \"COM4\" is stuck at GND" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info (17049): 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI:spi\|state~3 " "Info (17050): Register \"SPI:spi\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SPI:spi\|state~4 " "Info (17050): Register \"SPI:spi\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controller:cnt\|state~3 " "Info (17050): Register \"Controller:cnt\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controller:cnt\|state~4 " "Info (17050): Register \"Controller:cnt\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controller:cnt\|state~5 " "Info (17050): Register \"Controller:cnt\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controller:cnt\|state~6 " "Info (17050): Register \"Controller:cnt\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state~3 " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state~4 " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sIn " "Warning (15610): No output dependent on input pin \"sIn\"" {  } { { "Lab2.v" "" { Text "C:/Users/robopanda333/Documents/QuartusProjects/APLD_CST_351/LAB2/Synthisis/Lab2.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info (21057): Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info (21059): Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info (21060): Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Info (21061): Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 14:36:09 2012 " "Info: Processing ended: Tue May 15 14:36:09 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
