#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000020364cc2d80 .scope module, "accumulator_tb" "accumulator_tb" 2 3;
 .timescale -9 -12;
v0000020364d22c10_0 .var "acm_en", 0 0;
v0000020364d214f0_0 .var "clk", 0 0;
v0000020364d22d50_0 .var "in1", 19 0;
v0000020364d21d10_0 .net "nout", 35 0, v0000020364d213b0_0;  1 drivers
v0000020364d219f0_0 .var "rstn", 0 0;
v0000020364d21ef0_0 .var "st", 0 0;
S_0000020364cc5ba0 .scope module, "uut" "accumulator" 2 10, 2 72 0, S_0000020364cc2d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "in1";
    .port_info 1 /INPUT 1 "st";
    .port_info 2 /INPUT 1 "acm_en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rstn";
    .port_info 5 /OUTPUT 36 "nout";
L_0000020364cb7ae0 .functor AND 36, L_0000020364d220d0, v0000020364d213b0_0, C4<111111111111111111111111111111111111>, C4<111111111111111111111111111111111111>;
v0000020364d22530_0 .net *"_ivl_0", 35 0, L_0000020364d220d0;  1 drivers
v0000020364d222b0_0 .net "acc_in", 35 0, L_0000020364cb7ae0;  1 drivers
v0000020364d22030_0 .net "acm_en", 0 0, v0000020364d22c10_0;  1 drivers
v0000020364d228f0_0 .net "clk", 0 0, v0000020364d214f0_0;  1 drivers
v0000020364d223f0_0 .net "in1", 19 0, v0000020364d22d50_0;  1 drivers
v0000020364d213b0_0 .var "nout", 35 0;
v0000020364d21bd0_0 .net "nout_1", 35 0, L_0000020364d25dc0;  1 drivers
v0000020364d21810_0 .net "rstn", 0 0, v0000020364d219f0_0;  1 drivers
v0000020364d21c70_0 .net "st", 0 0, v0000020364d21ef0_0;  1 drivers
E_0000020364cb6e50/0 .event negedge, v0000020364d21810_0;
E_0000020364cb6e50/1 .event posedge, v0000020364d228f0_0;
E_0000020364cb6e50 .event/or E_0000020364cb6e50/0, E_0000020364cb6e50/1;
LS_0000020364d220d0_0_0 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_4 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_8 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_12 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_16 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_20 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_24 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_28 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_0_32 .concat [ 1 1 1 1], v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0, v0000020364d22c10_0;
LS_0000020364d220d0_1_0 .concat [ 4 4 4 4], LS_0000020364d220d0_0_0, LS_0000020364d220d0_0_4, LS_0000020364d220d0_0_8, LS_0000020364d220d0_0_12;
LS_0000020364d220d0_1_4 .concat [ 4 4 4 4], LS_0000020364d220d0_0_16, LS_0000020364d220d0_0_20, LS_0000020364d220d0_0_24, LS_0000020364d220d0_0_28;
LS_0000020364d220d0_1_8 .concat [ 4 0 0 0], LS_0000020364d220d0_0_32;
L_0000020364d220d0 .concat [ 16 16 4 0], LS_0000020364d220d0_1_0, LS_0000020364d220d0_1_4, LS_0000020364d220d0_1_8;
S_0000020364cc5d30 .scope module, "secla1" "se_cla" 2 85, 2 107 0, S_0000020364cc5ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "a";
    .port_info 1 /INPUT 36 "b";
    .port_info 2 /OUTPUT 36 "s";
v0000020364d1f250_0 .net *"_ivl_1", 0 0, L_0000020364d27440;  1 drivers
v0000020364d1d3b0_0 .net *"_ivl_13", 19 0, L_0000020364d26a40;  1 drivers
v0000020364d21e50_0 .net "a", 19 0, v0000020364d22d50_0;  alias, 1 drivers
v0000020364d21a90_0 .net "b", 35 0, L_0000020364cb7ae0;  alias, 1 drivers
v0000020364d21b30_0 .net "s", 35 0, L_0000020364d25dc0;  alias, 1 drivers
v0000020364d21270_0 .net "s1", 15 0, L_0000020364d24c10;  1 drivers
v0000020364d21450_0 .net "sm", 20 0, v0000020364cbb0b0_0;  1 drivers
L_0000020364d27440 .part v0000020364d22d50_0, 19, 1;
LS_0000020364d26fe0_0_0 .concat [ 1 1 1 1], L_0000020364d27440, L_0000020364d27440, L_0000020364d27440, L_0000020364d27440;
LS_0000020364d26fe0_0_4 .concat [ 1 1 1 1], L_0000020364d27440, L_0000020364d27440, L_0000020364d27440, L_0000020364d27440;
LS_0000020364d26fe0_0_8 .concat [ 1 1 1 1], L_0000020364d27440, L_0000020364d27440, L_0000020364d27440, L_0000020364d27440;
LS_0000020364d26fe0_0_12 .concat [ 1 1 1 1], L_0000020364d27440, L_0000020364d27440, L_0000020364d27440, L_0000020364d27440;
L_0000020364d26fe0 .concat [ 4 4 4 4], LS_0000020364d26fe0_0_0, LS_0000020364d26fe0_0_4, LS_0000020364d26fe0_0_8, LS_0000020364d26fe0_0_12;
L_0000020364d26680 .part L_0000020364cb7ae0, 20, 16;
L_0000020364d25a00 .part v0000020364cbb0b0_0, 20, 1;
L_0000020364d25f00 .part L_0000020364cb7ae0, 0, 20;
L_0000020364d26a40 .part v0000020364cbb0b0_0, 0, 20;
L_0000020364d25dc0 .concat [ 20 16 0 0], L_0000020364d26a40, L_0000020364d24c10;
S_0000020364c9ee20 .scope module, "a1" "add" 2 123, 2 133 0, S_0000020364cc5d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "a";
    .port_info 1 /INPUT 20 "b";
    .port_info 2 /INPUT 1 "sus";
    .port_info 3 /OUTPUT 21 "s";
P_0000020364cb6710 .param/l "width" 0 2 133, +C4<00000000000000000000000000010100>;
v0000020364cbb290_0 .net "a", 19 0, v0000020364d22d50_0;  alias, 1 drivers
v0000020364cbbbf0_0 .net "b", 19 0, L_0000020364d25f00;  1 drivers
v0000020364cbb0b0_0 .var "s", 20 0;
L_0000020365090088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020364cba9d0_0 .net "sus", 0 0, L_0000020365090088;  1 drivers
E_0000020364cb67d0 .event anyedge, v0000020364cba9d0_0, v0000020364cbb290_0, v0000020364cbbbf0_0;
S_0000020364c9efb0 .scope module, "scla1" "s_cla" 2 117, 2 151 0, S_0000020364cc5d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 16 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000020364d24eb0 .functor AND 16, L_0000020364d26fe0, L_0000020364d26680, C4<1111111111111111>, C4<1111111111111111>;
L_0000020364d251c0 .functor XOR 16, L_0000020364d26fe0, L_0000020364d26680, C4<0000000000000000>, C4<0000000000000000>;
L_0000020364d24f20 .functor BUFZ 1, L_0000020364d25a00, C4<0>, C4<0>, C4<0>;
L_0000020364d24c10 .functor XOR 16, L_0000020364d251c0, L_0000020364d262c0, C4<0000000000000000>, C4<0000000000000000>;
L_0000020364d24f90 .functor AND 1, L_0000020364d26f40, L_0000020364d27580, C4<1>, C4<1>;
L_0000020364d25310 .functor OR 1, L_0000020364d27300, L_0000020364d24f90, C4<0>, C4<0>;
v0000020364d1e210_0 .net "C", 15 0, L_0000020364d262c0;  1 drivers
v0000020364d1e5d0_0 .net "G", 15 0, L_0000020364d24eb0;  1 drivers
v0000020364d1d450_0 .net "P", 15 0, L_0000020364d251c0;  1 drivers
v0000020364d1e710_0 .net *"_ivl_83", 0 0, L_0000020364d24f20;  1 drivers
v0000020364d1e7b0_0 .net *"_ivl_87", 0 0, L_0000020364d27300;  1 drivers
v0000020364d1ee90_0 .net *"_ivl_89", 0 0, L_0000020364d26f40;  1 drivers
v0000020364d1e850_0 .net *"_ivl_91", 0 0, L_0000020364d27580;  1 drivers
v0000020364d1e8f0_0 .net *"_ivl_92", 0 0, L_0000020364d24f90;  1 drivers
v0000020364d1ef30_0 .net/s "a", 15 0, L_0000020364d26fe0;  1 drivers
v0000020364d1e990_0 .net/s "b", 15 0, L_0000020364d26680;  1 drivers
v0000020364d1eb70_0 .net "ci", 0 0, L_0000020364d25a00;  1 drivers
v0000020364d1efd0_0 .net "co", 0 0, L_0000020364d25310;  1 drivers
v0000020364d1f070_0 .net/s "s", 15 0, L_0000020364d24c10;  alias, 1 drivers
L_0000020364d21950 .part L_0000020364d24eb0, 0, 1;
L_0000020364d21590 .part L_0000020364d251c0, 0, 1;
L_0000020364d21130 .part L_0000020364d262c0, 0, 1;
L_0000020364d21630 .part L_0000020364d24eb0, 1, 1;
L_0000020364d21db0 .part L_0000020364d251c0, 1, 1;
L_0000020364d21f90 .part L_0000020364d262c0, 1, 1;
L_0000020364d227b0 .part L_0000020364d24eb0, 2, 1;
L_0000020364d225d0 .part L_0000020364d251c0, 2, 1;
L_0000020364d22670 .part L_0000020364d262c0, 2, 1;
L_0000020364d22350 .part L_0000020364d24eb0, 3, 1;
L_0000020364d22490 .part L_0000020364d251c0, 3, 1;
L_0000020364d22170 .part L_0000020364d262c0, 3, 1;
L_0000020364d22710 .part L_0000020364d24eb0, 4, 1;
L_0000020364d211d0 .part L_0000020364d251c0, 4, 1;
L_0000020364d216d0 .part L_0000020364d262c0, 4, 1;
L_0000020364d22210 .part L_0000020364d24eb0, 5, 1;
L_0000020364d22850 .part L_0000020364d251c0, 5, 1;
L_0000020364d22990 .part L_0000020364d262c0, 5, 1;
L_0000020364d22a30 .part L_0000020364d24eb0, 6, 1;
L_0000020364d21770 .part L_0000020364d251c0, 6, 1;
L_0000020364d22ad0 .part L_0000020364d262c0, 6, 1;
L_0000020364d21310 .part L_0000020364d24eb0, 7, 1;
L_0000020364d22b70 .part L_0000020364d251c0, 7, 1;
L_0000020364d22cb0 .part L_0000020364d262c0, 7, 1;
L_0000020364d22df0 .part L_0000020364d24eb0, 8, 1;
L_0000020364d22e90 .part L_0000020364d251c0, 8, 1;
L_0000020364d218b0 .part L_0000020364d262c0, 8, 1;
L_0000020364d22f30 .part L_0000020364d24eb0, 9, 1;
L_0000020364d21090 .part L_0000020364d251c0, 9, 1;
L_0000020364d26540 .part L_0000020364d262c0, 9, 1;
L_0000020364d25b40 .part L_0000020364d24eb0, 10, 1;
L_0000020364d25be0 .part L_0000020364d251c0, 10, 1;
L_0000020364d267c0 .part L_0000020364d262c0, 10, 1;
L_0000020364d27080 .part L_0000020364d24eb0, 11, 1;
L_0000020364d26180 .part L_0000020364d251c0, 11, 1;
L_0000020364d26860 .part L_0000020364d262c0, 11, 1;
L_0000020364d27120 .part L_0000020364d24eb0, 12, 1;
L_0000020364d271c0 .part L_0000020364d251c0, 12, 1;
L_0000020364d25d20 .part L_0000020364d262c0, 12, 1;
L_0000020364d26220 .part L_0000020364d24eb0, 13, 1;
L_0000020364d25fa0 .part L_0000020364d251c0, 13, 1;
L_0000020364d27260 .part L_0000020364d262c0, 13, 1;
L_0000020364d25c80 .part L_0000020364d24eb0, 14, 1;
L_0000020364d25780 .part L_0000020364d251c0, 14, 1;
L_0000020364d273a0 .part L_0000020364d262c0, 14, 1;
LS_0000020364d262c0_0_0 .concat8 [ 1 1 1 1], L_0000020364d24f20, L_0000020364cb7e60, L_0000020364cb7ca0, L_0000020364cb7df0;
LS_0000020364d262c0_0_4 .concat8 [ 1 1 1 1], L_0000020364cb73e0, L_0000020364cb7fb0, L_0000020364cb7140, L_0000020364cb7840;
LS_0000020364d262c0_0_8 .concat8 [ 1 1 1 1], L_0000020364cb74c0, L_0000020364d24970, L_0000020364d25380, L_0000020364d252a0;
LS_0000020364d262c0_0_12 .concat8 [ 1 1 1 1], L_0000020364d24dd0, L_0000020364d25540, L_0000020364d24e40, L_0000020364d24cf0;
L_0000020364d262c0 .concat8 [ 4 4 4 4], LS_0000020364d262c0_0_0, LS_0000020364d262c0_0_4, LS_0000020364d262c0_0_8, LS_0000020364d262c0_0_12;
L_0000020364d27300 .part L_0000020364d24eb0, 15, 1;
L_0000020364d26f40 .part L_0000020364d251c0, 15, 1;
L_0000020364d27580 .part L_0000020364d262c0, 15, 1;
S_0000020364ca1880 .scope generate, "genblk1[1]" "genblk1[1]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364cb6490 .param/l "i" 0 2 170, +C4<01>;
L_0000020364cb78b0 .functor AND 1, L_0000020364d21590, L_0000020364d21130, C4<1>, C4<1>;
L_0000020364cb7e60 .functor OR 1, L_0000020364d21950, L_0000020364cb78b0, C4<0>, C4<0>;
v0000020364cbac50_0 .net *"_ivl_0", 0 0, L_0000020364d21950;  1 drivers
v0000020364cba890_0 .net *"_ivl_1", 0 0, L_0000020364d21590;  1 drivers
v0000020364cbbc90_0 .net *"_ivl_2", 0 0, L_0000020364d21130;  1 drivers
v0000020364cbbd30_0 .net *"_ivl_3", 0 0, L_0000020364cb78b0;  1 drivers
v0000020364cbb3d0_0 .net *"_ivl_5", 0 0, L_0000020364cb7e60;  1 drivers
S_0000020364ca1a10 .scope generate, "genblk1[2]" "genblk1[2]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364cb61d0 .param/l "i" 0 2 170, +C4<010>;
L_0000020364cb7bc0 .functor AND 1, L_0000020364d21db0, L_0000020364d21f90, C4<1>, C4<1>;
L_0000020364cb7ca0 .functor OR 1, L_0000020364d21630, L_0000020364cb7bc0, C4<0>, C4<0>;
v0000020364cbacf0_0 .net *"_ivl_0", 0 0, L_0000020364d21630;  1 drivers
v0000020364cba4d0_0 .net *"_ivl_1", 0 0, L_0000020364d21db0;  1 drivers
v0000020364cbb470_0 .net *"_ivl_2", 0 0, L_0000020364d21f90;  1 drivers
v0000020364cbbdd0_0 .net *"_ivl_3", 0 0, L_0000020364cb7bc0;  1 drivers
v0000020364cbb8d0_0 .net *"_ivl_5", 0 0, L_0000020364cb7ca0;  1 drivers
S_0000020364c9a280 .scope generate, "genblk1[3]" "genblk1[3]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364cb6a50 .param/l "i" 0 2 170, +C4<011>;
L_0000020364cb7920 .functor AND 1, L_0000020364d225d0, L_0000020364d22670, C4<1>, C4<1>;
L_0000020364cb7df0 .functor OR 1, L_0000020364d227b0, L_0000020364cb7920, C4<0>, C4<0>;
v0000020364cbb510_0 .net *"_ivl_0", 0 0, L_0000020364d227b0;  1 drivers
v0000020364cbb650_0 .net *"_ivl_1", 0 0, L_0000020364d225d0;  1 drivers
v0000020364cbb830_0 .net *"_ivl_2", 0 0, L_0000020364d22670;  1 drivers
v0000020364cbb970_0 .net *"_ivl_3", 0 0, L_0000020364cb7920;  1 drivers
v0000020364cbab10_0 .net *"_ivl_5", 0 0, L_0000020364cb7df0;  1 drivers
S_0000020364c9a410 .scope generate, "genblk1[4]" "genblk1[4]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364cb5d10 .param/l "i" 0 2 170, +C4<0100>;
L_0000020364cb7f40 .functor AND 1, L_0000020364d22490, L_0000020364d22170, C4<1>, C4<1>;
L_0000020364cb73e0 .functor OR 1, L_0000020364d22350, L_0000020364cb7f40, C4<0>, C4<0>;
v0000020364cbbfb0_0 .net *"_ivl_0", 0 0, L_0000020364d22350;  1 drivers
v0000020364cbba10_0 .net *"_ivl_1", 0 0, L_0000020364d22490;  1 drivers
v0000020364cbabb0_0 .net *"_ivl_2", 0 0, L_0000020364d22170;  1 drivers
v0000020364cbaa70_0 .net *"_ivl_3", 0 0, L_0000020364cb7f40;  1 drivers
v0000020364cba110_0 .net *"_ivl_5", 0 0, L_0000020364cb73e0;  1 drivers
S_0000020364c62d00 .scope generate, "genblk1[5]" "genblk1[5]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364cb5ed0 .param/l "i" 0 2 170, +C4<0101>;
L_0000020364cb7ed0 .functor AND 1, L_0000020364d211d0, L_0000020364d216d0, C4<1>, C4<1>;
L_0000020364cb7fb0 .functor OR 1, L_0000020364d22710, L_0000020364cb7ed0, C4<0>, C4<0>;
v0000020364cbae30_0 .net *"_ivl_0", 0 0, L_0000020364d22710;  1 drivers
v0000020364cba570_0 .net *"_ivl_1", 0 0, L_0000020364d211d0;  1 drivers
v0000020364cbaed0_0 .net *"_ivl_2", 0 0, L_0000020364d216d0;  1 drivers
v0000020364cba250_0 .net *"_ivl_3", 0 0, L_0000020364cb7ed0;  1 drivers
v0000020364cba930_0 .net *"_ivl_5", 0 0, L_0000020364cb7fb0;  1 drivers
S_0000020364c62e90 .scope generate, "genblk1[6]" "genblk1[6]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364cb6010 .param/l "i" 0 2 170, +C4<0110>;
L_0000020364cb70d0 .functor AND 1, L_0000020364d22850, L_0000020364d22990, C4<1>, C4<1>;
L_0000020364cb7140 .functor OR 1, L_0000020364d22210, L_0000020364cb70d0, C4<0>, C4<0>;
v0000020364cba2f0_0 .net *"_ivl_0", 0 0, L_0000020364d22210;  1 drivers
v0000020364cba390_0 .net *"_ivl_1", 0 0, L_0000020364d22850;  1 drivers
v0000020364cba6b0_0 .net *"_ivl_2", 0 0, L_0000020364d22990;  1 drivers
v0000020364cb0930_0 .net *"_ivl_3", 0 0, L_0000020364cb70d0;  1 drivers
v0000020364cafa30_0 .net *"_ivl_5", 0 0, L_0000020364cb7140;  1 drivers
S_0000020364c63020 .scope generate, "genblk1[7]" "genblk1[7]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99880 .param/l "i" 0 2 170, +C4<0111>;
L_0000020364cb7220 .functor AND 1, L_0000020364d21770, L_0000020364d22ad0, C4<1>, C4<1>;
L_0000020364cb7840 .functor OR 1, L_0000020364d22a30, L_0000020364cb7220, C4<0>, C4<0>;
v0000020364cb09d0_0 .net *"_ivl_0", 0 0, L_0000020364d22a30;  1 drivers
v0000020364caf3f0_0 .net *"_ivl_1", 0 0, L_0000020364d21770;  1 drivers
v0000020364caf530_0 .net *"_ivl_2", 0 0, L_0000020364d22ad0;  1 drivers
v0000020364cafad0_0 .net *"_ivl_3", 0 0, L_0000020364cb7220;  1 drivers
v0000020364cafdf0_0 .net *"_ivl_5", 0 0, L_0000020364cb7840;  1 drivers
S_0000020364d1d040 .scope generate, "genblk1[8]" "genblk1[8]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99000 .param/l "i" 0 2 170, +C4<01000>;
L_0000020364cb7450 .functor AND 1, L_0000020364d22b70, L_0000020364d22cb0, C4<1>, C4<1>;
L_0000020364cb74c0 .functor OR 1, L_0000020364d21310, L_0000020364cb7450, C4<0>, C4<0>;
v0000020364caff30_0 .net *"_ivl_0", 0 0, L_0000020364d21310;  1 drivers
v0000020364c92360_0 .net *"_ivl_1", 0 0, L_0000020364d22b70;  1 drivers
v0000020364c92400_0 .net *"_ivl_2", 0 0, L_0000020364d22cb0;  1 drivers
v0000020364c92a40_0 .net *"_ivl_3", 0 0, L_0000020364cb7450;  1 drivers
v0000020364c92c20_0 .net *"_ivl_5", 0 0, L_0000020364cb74c0;  1 drivers
S_0000020364d1d1d0 .scope generate, "genblk1[9]" "genblk1[9]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c998c0 .param/l "i" 0 2 170, +C4<01001>;
L_0000020364d24d60 .functor AND 1, L_0000020364d22e90, L_0000020364d218b0, C4<1>, C4<1>;
L_0000020364d24970 .functor OR 1, L_0000020364d22df0, L_0000020364d24d60, C4<0>, C4<0>;
v0000020364d1e490_0 .net *"_ivl_0", 0 0, L_0000020364d22df0;  1 drivers
v0000020364d1da90_0 .net *"_ivl_1", 0 0, L_0000020364d22e90;  1 drivers
v0000020364d1ec10_0 .net *"_ivl_2", 0 0, L_0000020364d218b0;  1 drivers
v0000020364d1e030_0 .net *"_ivl_3", 0 0, L_0000020364d24d60;  1 drivers
v0000020364d1d4f0_0 .net *"_ivl_5", 0 0, L_0000020364d24970;  1 drivers
S_0000020364d1f370 .scope generate, "genblk1[10]" "genblk1[10]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99940 .param/l "i" 0 2 170, +C4<01010>;
L_0000020364d25150 .functor AND 1, L_0000020364d21090, L_0000020364d26540, C4<1>, C4<1>;
L_0000020364d25380 .functor OR 1, L_0000020364d22f30, L_0000020364d25150, C4<0>, C4<0>;
v0000020364d1e170_0 .net *"_ivl_0", 0 0, L_0000020364d22f30;  1 drivers
v0000020364d1db30_0 .net *"_ivl_1", 0 0, L_0000020364d21090;  1 drivers
v0000020364d1df90_0 .net *"_ivl_2", 0 0, L_0000020364d26540;  1 drivers
v0000020364d1d6d0_0 .net *"_ivl_3", 0 0, L_0000020364d25150;  1 drivers
v0000020364d1d770_0 .net *"_ivl_5", 0 0, L_0000020364d25380;  1 drivers
S_0000020364d1f500 .scope generate, "genblk1[11]" "genblk1[11]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99ac0 .param/l "i" 0 2 170, +C4<01011>;
L_0000020364d253f0 .functor AND 1, L_0000020364d25be0, L_0000020364d267c0, C4<1>, C4<1>;
L_0000020364d252a0 .functor OR 1, L_0000020364d25b40, L_0000020364d253f0, C4<0>, C4<0>;
v0000020364d1def0_0 .net *"_ivl_0", 0 0, L_0000020364d25b40;  1 drivers
v0000020364d1edf0_0 .net *"_ivl_1", 0 0, L_0000020364d25be0;  1 drivers
v0000020364d1ecb0_0 .net *"_ivl_2", 0 0, L_0000020364d267c0;  1 drivers
v0000020364d1dbd0_0 .net *"_ivl_3", 0 0, L_0000020364d253f0;  1 drivers
v0000020364d1d810_0 .net *"_ivl_5", 0 0, L_0000020364d252a0;  1 drivers
S_0000020364d1f690 .scope generate, "genblk1[12]" "genblk1[12]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99600 .param/l "i" 0 2 170, +C4<01100>;
L_0000020364d25460 .functor AND 1, L_0000020364d26180, L_0000020364d26860, C4<1>, C4<1>;
L_0000020364d24dd0 .functor OR 1, L_0000020364d27080, L_0000020364d25460, C4<0>, C4<0>;
v0000020364d1d590_0 .net *"_ivl_0", 0 0, L_0000020364d27080;  1 drivers
v0000020364d1e670_0 .net *"_ivl_1", 0 0, L_0000020364d26180;  1 drivers
v0000020364d1d8b0_0 .net *"_ivl_2", 0 0, L_0000020364d26860;  1 drivers
v0000020364d1f110_0 .net *"_ivl_3", 0 0, L_0000020364d25460;  1 drivers
v0000020364d1d630_0 .net *"_ivl_5", 0 0, L_0000020364d24dd0;  1 drivers
S_0000020364d1f870 .scope generate, "genblk1[13]" "genblk1[13]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99240 .param/l "i" 0 2 170, +C4<01101>;
L_0000020364d254d0 .functor AND 1, L_0000020364d271c0, L_0000020364d25d20, C4<1>, C4<1>;
L_0000020364d25540 .functor OR 1, L_0000020364d27120, L_0000020364d254d0, C4<0>, C4<0>;
v0000020364d1d950_0 .net *"_ivl_0", 0 0, L_0000020364d27120;  1 drivers
v0000020364d1d9f0_0 .net *"_ivl_1", 0 0, L_0000020364d271c0;  1 drivers
v0000020364d1dc70_0 .net *"_ivl_2", 0 0, L_0000020364d25d20;  1 drivers
v0000020364d1ea30_0 .net *"_ivl_3", 0 0, L_0000020364d254d0;  1 drivers
v0000020364d1e2b0_0 .net *"_ivl_5", 0 0, L_0000020364d25540;  1 drivers
S_0000020364d1fa00 .scope generate, "genblk1[14]" "genblk1[14]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c98e00 .param/l "i" 0 2 170, +C4<01110>;
L_0000020364d24ba0 .functor AND 1, L_0000020364d25fa0, L_0000020364d27260, C4<1>, C4<1>;
L_0000020364d24e40 .functor OR 1, L_0000020364d26220, L_0000020364d24ba0, C4<0>, C4<0>;
v0000020364d1dd10_0 .net *"_ivl_0", 0 0, L_0000020364d26220;  1 drivers
v0000020364d1f1b0_0 .net *"_ivl_1", 0 0, L_0000020364d25fa0;  1 drivers
v0000020364d1ead0_0 .net *"_ivl_2", 0 0, L_0000020364d27260;  1 drivers
v0000020364d1ddb0_0 .net *"_ivl_3", 0 0, L_0000020364d24ba0;  1 drivers
v0000020364d1e350_0 .net *"_ivl_5", 0 0, L_0000020364d24e40;  1 drivers
S_0000020364d20040 .scope generate, "genblk1[15]" "genblk1[15]" 2 170, 2 170 0, S_0000020364c9efb0;
 .timescale -9 -12;
P_0000020364c99340 .param/l "i" 0 2 170, +C4<01111>;
L_0000020364d25230 .functor AND 1, L_0000020364d25780, L_0000020364d273a0, C4<1>, C4<1>;
L_0000020364d24cf0 .functor OR 1, L_0000020364d25c80, L_0000020364d25230, C4<0>, C4<0>;
v0000020364d1de50_0 .net *"_ivl_0", 0 0, L_0000020364d25c80;  1 drivers
v0000020364d1e530_0 .net *"_ivl_1", 0 0, L_0000020364d25780;  1 drivers
v0000020364d1e0d0_0 .net *"_ivl_2", 0 0, L_0000020364d273a0;  1 drivers
v0000020364d1ed50_0 .net *"_ivl_3", 0 0, L_0000020364d25230;  1 drivers
v0000020364d1e3f0_0 .net *"_ivl_5", 0 0, L_0000020364d24cf0;  1 drivers
    .scope S_0000020364c9ee20;
T_0 ;
    %wait E_0000020364cb67d0;
    %load/vec4 v0000020364cba9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000020364cbb290_0;
    %parti/s 1, 19, 6;
    %load/vec4 v0000020364cbb290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020364cbbbf0_0;
    %parti/s 1, 19, 6;
    %load/vec4 v0000020364cbbbf0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000020364cbb0b0_0, 0, 21;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020364cbb290_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020364cbbbf0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000020364cbb0b0_0, 0, 21;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020364cc5ba0;
T_1 ;
    %wait E_0000020364cb6e50;
    %load/vec4 v0000020364d21810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0000020364d213b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020364d21c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0000020364d213b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020364d21bd0_0;
    %assign/vec4 v0000020364d213b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020364cc2d80;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000020364d214f0_0;
    %inv;
    %store/vec4 v0000020364d214f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020364cc2d80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d214f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d219f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d21ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d22c10_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000020364d22d50_0, 0, 20;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d219f0_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 33 "$display", "Reset released" {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 5, 0, 20;
    %store/vec4 v0000020364d22d50_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d21ef0_0, 0, 1;
    %vpi_call 2 37 "$display", "Input: %h, Output: %h", v0000020364d22d50_0, v0000020364d21d10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 16, 0, 20;
    %store/vec4 v0000020364d22d50_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d22c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d21ef0_0, 0, 1;
    %vpi_call 2 41 "$display", "Input: %h, Output: %h", v0000020364d22d50_0, v0000020364d21d10_0 {0 0 0};
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d21ef0_0, 0, 1;
    %vpi_call 2 45 "$display", "Accumulation stopped, Output: %h", v0000020364d21d10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d21ef0_0, 0, 1;
    %pushi/vec4 32, 0, 20;
    %store/vec4 v0000020364d22d50_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d22c10_0, 0, 1;
    %vpi_call 2 49 "$display", "Input: %h, Output: %h", v0000020364d22d50_0, v0000020364d21d10_0 {0 0 0};
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d219f0_0, 0, 1;
    %vpi_call 2 53 "$display", "Reset asserted, Output: %h", v0000020364d21d10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d219f0_0, 0, 1;
    %vpi_call 2 55 "$display", "Reset released, Output: %h", v0000020364d21d10_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 21, 0, 20;
    %store/vec4 v0000020364d22d50_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020364d22c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020364d21ef0_0, 0, 1;
    %vpi_call 2 59 "$display", "Input: %h, Output: %h", v0000020364d22d50_0, v0000020364d21d10_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000020364cc2d80;
T_4 ;
    %vpi_call 2 66 "$dumpfile", "accumulator.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "accumulator.v";
