// Seed: 3081648864
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2 = id_0 ? id_0 : 1'h0;
  assign id_1 = 1;
  logic id_3;
  assign id_2 = id_3;
endmodule
