

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Apr 20 04:18:13 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.358 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2329667|  2329667| 11.648 ms | 11.648 ms |  2329667|  2329667|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |grp_transformer_fu_489                                              |transformer                                              |  1837994|  1837994|  9.190 ms |  9.190 ms |  1837994|  1837994|   none   |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_499        |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2        |       16|       16| 80.000 ns | 80.000 ns |        8|        8| function |
        |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_507   |dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0   |       11|       11| 55.000 ns | 55.000 ns |        8|        8| function |
        |grp_init_invert_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_513  |init_invert_table_ap_fixed_16_6_5_3_0_softmax_config0_s  |   458753|   458753|  2.294 ms |  2.294 ms |   458753|   458753|   none   |
        |grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_518     |init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s     |   491521|   491521|  2.458 ms |  2.458 ms |   491521|   491521|   none   |
        |grp_init_exp_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_523     |init_exp_table_ap_fixed_16_6_5_3_0_softmax_config0_s     |   425985|   425985|  2.130 ms |  2.130 ms |   425985|   425985|   none   |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+----------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1   |       32|       32|         2|          -|          -|    16|    no    |
        |- mlp_dim  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 3   |       10|       10|         2|          -|          -|     5|    no    |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      118|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      106|   4807|   114221|   139495|     0|
|Memory               |       97|      -|      124|       17|     0|
|Multiplexer          |        -|      -|        -|      755|     -|
|Register             |        -|      -|      241|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      203|   4812|   114586|   140385|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       15|    156|       13|       32|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        3|     39|        3|        8|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+--------+--------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+--------+--------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_499        |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2        |        0|    512|    8453|   12479|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_507   |dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0   |        0|    160|    2428|    4029|    0|
    |grp_init_exp_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_523     |init_exp_table_ap_fixed_16_6_5_3_0_softmax_config0_s     |        0|      7|     644|    2212|    0|
    |grp_init_invert_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_513  |init_invert_table_ap_fixed_16_6_5_3_0_softmax_config0_s  |        0|      0|     790|    2241|    0|
    |grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_518     |init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s     |        0|     13|     926|    2095|    0|
    |grp_transformer_fu_489                                              |transformer                                              |      106|   4115|  100980|  116439|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+--------+--------+-----+
    |Total                                                               |                                                         |      106|   4807|  114221|  139495|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_32_1_1_U129  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U130  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U131  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U132  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U133  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +----------------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |           Memory           |               Module               | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |cls_token_V_U               |myproject_cls_token_V               |        0|  22|   6|    0|     16|   22|     1|          352|
    |embedded_input_V_U          |myproject_embedded_input_V          |        2|   0|   0|    0|     16|   35|     1|          560|
    |mlp_dimensions_reduced_V_U  |myproject_mlp_dimensions_reduced_V  |        0|  70|   9|    0|     16|   35|     1|          560|
    |mlp_out_U                   |myproject_mlp_out                   |        2|   0|   0|    0|      5|   35|     1|          175|
    |mlp_out_red_V_U             |myproject_mlp_out_red_V             |        0|  32|   2|    0|      5|   16|     1|           80|
    |exp_table_V_U               |self_attention_exp_table_V          |       30|   0|   0|    0|  32768|   16|     1|       524288|
    |log_table_V_U               |self_attention_exp_table_V          |       30|   0|   0|    0|  32768|   16|     1|       524288|
    |invert_table_V_U            |self_attention_invert_table_V       |       30|   0|   0|    0|  32768|   16|     1|       524288|
    |transformer_0_out_U         |self_attention_queries_V            |        1|   0|   0|    0|     32|   35|     1|         1120|
    |embedded_with_cls_V_U       |transformer_dense1_out              |        2|   0|   0|    0|     32|   35|     1|         1120|
    +----------------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                       |                                    |       97| 124|  17|    0|  98426|  261|    10|      1576831|
    +----------------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_2_fu_678_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln703_3_fu_683_p2             |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_674_p2               |     +    |      0|  0|  16|          16|          16|
    |exp_sum_V_fu_689_p2               |     +    |      0|  0|  16|          16|          16|
    |ii_fu_554_p2                      |     +    |      0|  0|   6|           5|           1|
    |imlp_fu_599_p2                    |     +    |      0|  0|   6|           6|           1|
    |jj_fu_627_p2                      |     +    |      0|  0|   4|           3|           1|
    |icmp_ln169_fu_593_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln186_fu_548_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln193_fu_621_p2              |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state41_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln191_fu_582_p2                |    or    |      0|  0|   5|           5|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 118|          98|          85|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  221|         51|    1|         51|
    |data_out_V_address0                |   21|          4|    3|         12|
    |data_out_V_address1                |   15|          3|    3|          9|
    |data_out_V_d0                      |   21|          4|   35|        140|
    |data_out_V_d1                      |   15|          3|   35|        105|
    |embedded_input_V_address0          |   15|          3|    4|         12|
    |embedded_input_V_ce0               |   15|          3|    1|          3|
    |embedded_input_V_ce1               |    9|          2|    1|          2|
    |embedded_input_V_we0               |    9|          2|    1|          2|
    |embedded_input_V_we1               |    9|          2|    1|          2|
    |embedded_with_cls_V_address0       |   15|          3|    5|         15|
    |embedded_with_cls_V_ce0            |   15|          3|    1|          3|
    |exp_table_V_address0               |   27|          5|   15|         75|
    |exp_table_V_address1               |   15|          3|   15|         45|
    |exp_table_V_ce0                    |   15|          3|    1|          3|
    |exp_table_V_we0                    |    9|          2|    1|          2|
    |ii_0_i_i_reg_454                   |    9|          2|    5|         10|
    |imlp_0_reg_466                     |    9|          2|    6|         12|
    |invert_table_V_address0            |   15|          3|   15|         45|
    |invert_table_V_ce0                 |   15|          3|    1|          3|
    |invert_table_V_we0                 |    9|          2|    1|          2|
    |jj_0_reg_478                       |    9|          2|    3|          6|
    |log_table_V_address0               |   27|          5|   15|         75|
    |log_table_V_address1               |   15|          3|   15|         45|
    |log_table_V_ce0                    |   15|          3|    1|          3|
    |log_table_V_we0                    |    9|          2|    1|          2|
    |mlp_dimensions_reduced_V_address0  |   15|          3|    4|         12|
    |mlp_dimensions_reduced_V_ce0       |   15|          3|    1|          3|
    |mlp_dimensions_reduced_V_ce1       |    9|          2|    1|          2|
    |mlp_out_address0                   |   15|          3|    3|          9|
    |mlp_out_ce0                        |   15|          3|    1|          3|
    |mlp_out_ce1                        |    9|          2|    1|          2|
    |mlp_out_red_V_address0             |   27|          5|    3|         15|
    |mlp_out_red_V_address1             |   15|          3|    3|          9|
    |mlp_out_we0                        |    9|          2|    1|          2|
    |mlp_out_we1                        |    9|          2|    1|          2|
    |transformer_0_out_address0         |   15|          3|    5|         15|
    |transformer_0_out_ce0              |   15|          3|    1|          3|
    |transformer_0_out_we0              |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  755|        159|  212|        763|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |  50|   0|   50|          0|
    |exp_res_0_V_reg_963                                                              |  16|   0|   16|          0|
    |exp_res_1_V_reg_989                                                              |  16|   0|   16|          0|
    |exp_res_2_V_reg_995                                                              |  16|   0|   16|          0|
    |exp_res_3_V_reg_1011                                                             |  16|   0|   16|          0|
    |exp_res_4_V_reg_1016                                                             |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_507_ap_start_reg   |   1|   0|    1|          0|
    |grp_init_exp_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_523_ap_start_reg     |   1|   0|    1|          0|
    |grp_init_invert_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_513_ap_start_reg  |   1|   0|    1|          0|
    |grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_518_ap_start_reg     |   1|   0|    1|          0|
    |grp_transformer_fu_489_ap_start_reg                                              |   1|   0|    1|          0|
    |ii_0_i_i_reg_454                                                                 |   5|   0|    5|          0|
    |ii_reg_897                                                                       |   5|   0|    5|          0|
    |imlp_0_reg_466                                                                   |   6|   0|    6|          0|
    |imlp_reg_915                                                                     |   6|   0|    6|          0|
    |jj_0_reg_478                                                                     |   3|   0|    3|          0|
    |jj_reg_928                                                                       |   3|   0|    3|          0|
    |y_V_10_reg_1036                                                                  |  15|   0|   15|          0|
    |y_V_11_reg_1041                                                                  |  15|   0|   15|          0|
    |y_V_12_reg_1046                                                                  |  15|   0|   15|          0|
    |y_V_8_reg_1026                                                                   |  15|   0|   15|          0|
    |y_V_9_reg_1031                                                                   |  15|   0|   15|          0|
    |zext_ln194_reg_933                                                               |   3|   0|   64|         61|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 241|   0|  302|         61|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|data_in_V_address0       | out |    4|  ap_memory |     data_in_V    |     array    |
|data_in_V_ce0            | out |    1|  ap_memory |     data_in_V    |     array    |
|data_in_V_q0             |  in |   35|  ap_memory |     data_in_V    |     array    |
|data_in_V_address1       | out |    4|  ap_memory |     data_in_V    |     array    |
|data_in_V_ce1            | out |    1|  ap_memory |     data_in_V    |     array    |
|data_in_V_q1             |  in |   35|  ap_memory |     data_in_V    |     array    |
|data_out_V_address0      | out |    3|  ap_memory |    data_out_V    |     array    |
|data_out_V_ce0           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_we0           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_d0            | out |   35|  ap_memory |    data_out_V    |     array    |
|data_out_V_address1      | out |    3|  ap_memory |    data_out_V    |     array    |
|data_out_V_ce1           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_we1           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_d1            | out |   35|  ap_memory |    data_out_V    |     array    |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

