// Seed: 3760098524
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign module_1.id_1 = 0;
  wire id_12;
  generate
    for (id_13 = 1; 1; id_9 = 1) begin : LABEL_0
      wire id_14;
    end
  endgenerate
  integer id_15 = 1;
endmodule
module module_1;
  tri1 id_1;
  assign id_1 = id_1;
  always force id_1 = 1;
  integer id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign id_2 = id_1;
  id_4(
      .id_0(1'b0), .id_1(1), .id_2(id_2), .id_3(id_3), .id_4(1 - id_1), .id_5(1'b0)
  );
endmodule
