#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 28 20:27:45 2021
# Process ID: 26944
# Current directory: C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11072 C:\Users\Bklolo\Desktop\school\UHCL\2021\Senior Project I\FPGA\project_1\project_1.xpr
# Log file: C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/vivado.log
# Journal file: C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 22:14:29 2021...
