Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 20 10:19:58 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.566      -73.251                      7                 2412        0.118        0.000                      0                 2412        3.750        0.000                       0                   810  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.566      -73.251                      7                 2412        0.118        0.000                      0                 2412        3.750        0.000                       0                   810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack      -10.566ns,  Total Violation      -73.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.566ns  (required time - arrival time)
  Source:                 out_byte_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 11.001ns (53.605%)  route 9.522ns (46.395%))
  Logic Levels:           37  (CARRY4=23 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.636     5.239    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  out_byte_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  out_byte_reg[5]_rep/Q
                         net (fo=35, routed)          1.076     6.771    out_byte_OBUF[5]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     6.895 r  Led_output[6]_i_1570/O
                         net (fo=1, routed)           0.000     6.895    Led_output[6]_i_1570_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.296 r  Led_output_reg[6]_i_1562/CO[3]
                         net (fo=1, routed)           0.000     7.296    Led_output_reg[6]_i_1562_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.630 r  Led_output_reg[6]_i_1555/O[1]
                         net (fo=3, routed)           0.336     7.966    Led_output_reg[6]_i_1555_n_6
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.303     8.269 r  Led_output[6]_i_1503/O
                         net (fo=1, routed)           0.497     8.766    Led_output[6]_i_1503_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.292 r  Led_output_reg[6]_i_1431/CO[3]
                         net (fo=1, routed)           0.000     9.292    Led_output_reg[6]_i_1431_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  Led_output_reg[6]_i_1350/CO[3]
                         net (fo=1, routed)           0.000     9.406    Led_output_reg[6]_i_1350_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  Led_output_reg[6]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     9.520    Led_output_reg[6]_i_1239_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  Led_output_reg[6]_i_1084/CO[3]
                         net (fo=1, routed)           0.000     9.634    Led_output_reg[6]_i_1084_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  Led_output_reg[6]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.748    Led_output_reg[6]_i_907_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  Led_output_reg[6]_i_721/CO[3]
                         net (fo=1, routed)           0.000     9.862    Led_output_reg[6]_i_721_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.084 r  Led_output_reg[6]_i_519/O[0]
                         net (fo=11, routed)          0.784    10.868    Led_output_reg[6]_i_519_n_7
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.299    11.167 r  Led_output[6]_i_923/O
                         net (fo=1, routed)           0.520    11.687    Led_output[6]_i_923_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.224 r  Led_output_reg[6]_i_738/O[2]
                         net (fo=1, routed)           0.495    12.719    Led_output_reg[6]_i_738_n_5
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.302    13.021 r  Led_output[6]_i_722/O
                         net (fo=1, routed)           0.000    13.021    Led_output[6]_i_722_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.422 r  Led_output_reg[6]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.422    Led_output_reg[6]_i_505_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.644 f  Led_output_reg[6]_i_325/O[0]
                         net (fo=1, routed)           0.455    14.099    Led_output_reg[6]_i_325_n_7
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.299    14.398 r  Led_output[6]_i_310/O
                         net (fo=1, routed)           0.000    14.398    Led_output[6]_i_310_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.978 f  Led_output_reg[6]_i_168/O[2]
                         net (fo=8, routed)           0.457    15.436    Led_output_reg[6]_i_168_n_5
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.302    15.738 r  Led_output[6]_i_174/O
                         net (fo=1, routed)           0.000    15.738    Led_output[6]_i_174_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.271 r  Led_output_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.271    Led_output_reg[6]_i_82_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.525 r  Led_output_reg[6]_i_83/CO[0]
                         net (fo=54, routed)          0.551    17.075    Led_output_reg[6]_i_83_n_3
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.367    17.442 r  Led_output[6]_i_346/O
                         net (fo=7, routed)           0.997    18.440    Led_output[6]_i_346_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.564 r  Led_output[6]_i_339/O
                         net (fo=1, routed)           0.000    18.564    Led_output[6]_i_339_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.965 r  Led_output_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    18.965    Led_output_reg[6]_i_181_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  Led_output_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.079    Led_output_reg[6]_i_86_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  Led_output_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.193    Led_output_reg[6]_i_29_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.527 r  Led_output_reg[6]_i_27/O[1]
                         net (fo=17, routed)          0.791    20.318    Led_output_reg[6]_i_27_n_6
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.303    20.621 r  Led_output[6]_i_332/O
                         net (fo=1, routed)           0.000    20.621    Led_output[6]_i_332_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.154 r  Led_output_reg[6]_i_179/CO[3]
                         net (fo=1, routed)           0.000    21.154    Led_output_reg[6]_i_179_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 r  Led_output_reg[6]_i_85/O[1]
                         net (fo=3, routed)           0.598    22.075    Led_output_reg[6]_i_85_n_6
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.306    22.381 r  Led_output[6]_i_317/O
                         net (fo=1, routed)           0.000    22.381    Led_output[6]_i_317_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.782 r  Led_output_reg[6]_i_170/CO[3]
                         net (fo=1, routed)           0.000    22.782    Led_output_reg[6]_i_170_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.053 f  Led_output_reg[6]_i_81/CO[0]
                         net (fo=3, routed)           0.357    23.410    Led_output_reg[6]_i_81_n_3
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.373    23.783 r  Led_output[6]_i_28/O
                         net (fo=2, routed)           0.814    24.597    x7_seg_dec/Led_output[6]_i_13_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.721 f  x7_seg_dec/Led_output[6]_i_13_comp/O
                         net (fo=1, routed)           0.161    24.882    x7_seg_dec/Led_output[6]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.006 r  x7_seg_dec/Led_output[6]_i_3/O
                         net (fo=7, routed)           0.632    25.637    x7_seg_dec/Led_output[6]_i_3_n_0
    SLICE_X31Y61         LUT4 (Prop_lut4_I1_O)        0.124    25.761 r  x7_seg_dec/Led_output[1]_i_1/O
                         net (fo=1, routed)           0.000    25.761    wled[1]
    SLICE_X31Y61         FDSE                                         r  Led_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.517    14.940    clk_IBUF_BUFG
    SLICE_X31Y61         FDSE                                         r  Led_output_reg[1]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X31Y61         FDSE (Setup_fdse_C_D)        0.032    15.195    Led_output_reg[1]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -25.761    
  -------------------------------------------------------------------
                         slack                                -10.566    

Slack (VIOLATED) :        -10.533ns  (required time - arrival time)
  Source:                 out_byte_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.486ns  (logic 11.001ns (53.699%)  route 9.485ns (46.301%))
  Logic Levels:           37  (CARRY4=23 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.636     5.239    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  out_byte_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  out_byte_reg[5]_rep/Q
                         net (fo=35, routed)          1.076     6.771    out_byte_OBUF[5]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     6.895 r  Led_output[6]_i_1570/O
                         net (fo=1, routed)           0.000     6.895    Led_output[6]_i_1570_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.296 r  Led_output_reg[6]_i_1562/CO[3]
                         net (fo=1, routed)           0.000     7.296    Led_output_reg[6]_i_1562_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.630 r  Led_output_reg[6]_i_1555/O[1]
                         net (fo=3, routed)           0.336     7.966    Led_output_reg[6]_i_1555_n_6
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.303     8.269 r  Led_output[6]_i_1503/O
                         net (fo=1, routed)           0.497     8.766    Led_output[6]_i_1503_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.292 r  Led_output_reg[6]_i_1431/CO[3]
                         net (fo=1, routed)           0.000     9.292    Led_output_reg[6]_i_1431_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  Led_output_reg[6]_i_1350/CO[3]
                         net (fo=1, routed)           0.000     9.406    Led_output_reg[6]_i_1350_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  Led_output_reg[6]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     9.520    Led_output_reg[6]_i_1239_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  Led_output_reg[6]_i_1084/CO[3]
                         net (fo=1, routed)           0.000     9.634    Led_output_reg[6]_i_1084_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  Led_output_reg[6]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.748    Led_output_reg[6]_i_907_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  Led_output_reg[6]_i_721/CO[3]
                         net (fo=1, routed)           0.000     9.862    Led_output_reg[6]_i_721_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.084 r  Led_output_reg[6]_i_519/O[0]
                         net (fo=11, routed)          0.784    10.868    Led_output_reg[6]_i_519_n_7
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.299    11.167 r  Led_output[6]_i_923/O
                         net (fo=1, routed)           0.520    11.687    Led_output[6]_i_923_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.224 r  Led_output_reg[6]_i_738/O[2]
                         net (fo=1, routed)           0.495    12.719    Led_output_reg[6]_i_738_n_5
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.302    13.021 r  Led_output[6]_i_722/O
                         net (fo=1, routed)           0.000    13.021    Led_output[6]_i_722_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.422 r  Led_output_reg[6]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.422    Led_output_reg[6]_i_505_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.644 f  Led_output_reg[6]_i_325/O[0]
                         net (fo=1, routed)           0.455    14.099    Led_output_reg[6]_i_325_n_7
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.299    14.398 r  Led_output[6]_i_310/O
                         net (fo=1, routed)           0.000    14.398    Led_output[6]_i_310_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.978 f  Led_output_reg[6]_i_168/O[2]
                         net (fo=8, routed)           0.457    15.436    Led_output_reg[6]_i_168_n_5
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.302    15.738 r  Led_output[6]_i_174/O
                         net (fo=1, routed)           0.000    15.738    Led_output[6]_i_174_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.271 r  Led_output_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.271    Led_output_reg[6]_i_82_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.525 r  Led_output_reg[6]_i_83/CO[0]
                         net (fo=54, routed)          0.551    17.075    Led_output_reg[6]_i_83_n_3
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.367    17.442 r  Led_output[6]_i_346/O
                         net (fo=7, routed)           0.997    18.440    Led_output[6]_i_346_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.564 r  Led_output[6]_i_339/O
                         net (fo=1, routed)           0.000    18.564    Led_output[6]_i_339_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.965 r  Led_output_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    18.965    Led_output_reg[6]_i_181_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  Led_output_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.079    Led_output_reg[6]_i_86_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  Led_output_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.193    Led_output_reg[6]_i_29_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.527 r  Led_output_reg[6]_i_27/O[1]
                         net (fo=17, routed)          0.791    20.318    Led_output_reg[6]_i_27_n_6
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.303    20.621 r  Led_output[6]_i_332/O
                         net (fo=1, routed)           0.000    20.621    Led_output[6]_i_332_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.154 r  Led_output_reg[6]_i_179/CO[3]
                         net (fo=1, routed)           0.000    21.154    Led_output_reg[6]_i_179_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 r  Led_output_reg[6]_i_85/O[1]
                         net (fo=3, routed)           0.598    22.075    Led_output_reg[6]_i_85_n_6
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.306    22.381 r  Led_output[6]_i_317/O
                         net (fo=1, routed)           0.000    22.381    Led_output[6]_i_317_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.782 r  Led_output_reg[6]_i_170/CO[3]
                         net (fo=1, routed)           0.000    22.782    Led_output_reg[6]_i_170_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.053 f  Led_output_reg[6]_i_81/CO[0]
                         net (fo=3, routed)           0.357    23.410    Led_output_reg[6]_i_81_n_3
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.373    23.783 r  Led_output[6]_i_28/O
                         net (fo=2, routed)           0.814    24.597    x7_seg_dec/Led_output[6]_i_13_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.721 f  x7_seg_dec/Led_output[6]_i_13_comp/O
                         net (fo=1, routed)           0.161    24.882    x7_seg_dec/Led_output[6]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.006 r  x7_seg_dec/Led_output[6]_i_3/O
                         net (fo=7, routed)           0.595    25.601    x7_seg_dec/Led_output[6]_i_3_n_0
    SLICE_X37Y62         LUT4 (Prop_lut4_I1_O)        0.124    25.725 r  x7_seg_dec/Led_output[0]_i_1/O
                         net (fo=1, routed)           0.000    25.725    wled[0]
    SLICE_X37Y62         FDSE                                         r  Led_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X37Y62         FDSE                                         r  Led_output_reg[0]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X37Y62         FDSE (Setup_fdse_C_D)        0.031    15.192    Led_output_reg[0]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -25.725    
  -------------------------------------------------------------------
                         slack                                -10.533    

Slack (VIOLATED) :        -10.498ns  (required time - arrival time)
  Source:                 out_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.446ns  (logic 9.977ns (48.797%)  route 10.469ns (51.203%))
  Logic Levels:           35  (CARRY4=19 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  out_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  out_byte_reg[3]/Q
                         net (fo=183, routed)         1.297     6.995    out_byte_OBUF[3]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.119 r  Led_output[6]_i_1487/O
                         net (fo=1, routed)           0.000     7.119    Led_output[6]_i_1487_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.520 r  Led_output_reg[6]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.520    Led_output_reg[6]_i_1410_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  Led_output_reg[6]_i_1309/O[1]
                         net (fo=2, routed)           0.577     8.431    Led_output_reg[6]_i_1309_n_6
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.303     8.734 r  Led_output[6]_i_1470/O
                         net (fo=2, routed)           0.809     9.543    Led_output[6]_i_1470_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.667 r  Led_output[6]_i_1474/O
                         net (fo=1, routed)           0.000     9.667    Led_output[6]_i_1474_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.200 r  Led_output_reg[6]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    10.200    Led_output_reg[6]_i_1396_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  Led_output_reg[6]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    10.317    Led_output_reg[6]_i_1299_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  Led_output_reg[6]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    10.434    Led_output_reg[6]_i_1193_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.551 r  Led_output_reg[6]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.551    Led_output_reg[6]_i_1040_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  Led_output_reg[6]_i_871/CO[3]
                         net (fo=1, routed)           0.000    10.668    Led_output_reg[6]_i_871_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  Led_output_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    10.785    Led_output_reg[6]_i_670_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.024 r  Led_output_reg[6]_i_877/O[2]
                         net (fo=4, routed)           0.755    11.779    Led_output_reg[6]_i_877_n_5
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.301    12.080 r  Led_output[6]_i_674/O
                         net (fo=2, routed)           0.523    12.603    Led_output[6]_i_674_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.988 r  Led_output_reg[6]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.988    Led_output_reg[6]_i_445_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.210 r  Led_output_reg[6]_i_876/O[0]
                         net (fo=1, routed)           0.437    13.647    Led_output_reg[6]_i_876_n_7
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.299    13.946 r  Led_output[6]_i_671/O
                         net (fo=1, routed)           0.000    13.946    Led_output[6]_i_671_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.322 r  Led_output_reg[6]_i_444/CO[3]
                         net (fo=1, routed)           0.000    14.322    Led_output_reg[6]_i_444_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.541 f  Led_output_reg[6]_i_497/O[0]
                         net (fo=1, routed)           0.578    15.118    Led_output_reg[6]_i_497_n_7
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.295    15.413 r  Led_output[6]_i_297/O
                         net (fo=1, routed)           0.000    15.413    Led_output[6]_i_297_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.993 f  Led_output_reg[6]_i_160/O[2]
                         net (fo=1, routed)           0.637    16.631    Led_output_reg[6]_i_160_n_5
    SLICE_X32Y62         LUT1 (Prop_lut1_I0_O)        0.302    16.933 r  Led_output[6]_i_247/O
                         net (fo=1, routed)           0.000    16.933    Led_output[6]_i_247_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    17.247 r  Led_output_reg[6]_i_116/CO[2]
                         net (fo=54, routed)          0.597    17.844    Led_output_reg[6]_i_116_n_1
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.313    18.157 r  Led_output[6]_i_70/O
                         net (fo=12, routed)          0.235    18.392    Led_output[6]_i_70_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.516 r  Led_output[6]_i_485/O
                         net (fo=5, routed)           0.611    19.126    Led_output[6]_i_485_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    19.250 r  Led_output[6]_i_488/O
                         net (fo=1, routed)           0.000    19.250    Led_output[6]_i_488_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.626 r  Led_output_reg[6]_i_290/CO[3]
                         net (fo=1, routed)           0.000    19.626    Led_output_reg[6]_i_290_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.845 r  Led_output_reg[6]_i_295/O[0]
                         net (fo=3, routed)           0.793    20.639    Led_output_reg[6]_i_295_n_7
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.295    20.934 r  Led_output[6]_i_158/O
                         net (fo=1, routed)           0.000    20.934    Led_output[6]_i_158_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.512 r  Led_output_reg[6]_i_71/O[2]
                         net (fo=3, routed)           0.513    22.024    Led_output_reg[6]_i_71_n_5
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.301    22.325 r  Led_output[6]_i_166/O
                         net (fo=1, routed)           0.000    22.325    Led_output[6]_i_166_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.895 r  Led_output_reg[6]_i_73/CO[2]
                         net (fo=4, routed)           0.590    23.485    Led_output_reg[6]_i_73_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.313    23.798 f  Led_output[6]_i_54/O
                         net (fo=1, routed)           0.311    24.109    x7_seg_dec/Led_output[6]_i_5_1
    SLICE_X35Y62         LUT6 (Prop_lut6_I4_O)        0.124    24.233 f  x7_seg_dec/Led_output[6]_i_19/O
                         net (fo=1, routed)           0.395    24.629    x7_seg_dec/Led_output[6]_i_19_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.753 f  x7_seg_dec/Led_output[6]_i_5/O
                         net (fo=7, routed)           0.812    25.564    x7_seg_dec/Led_output[6]_i_5_n_0
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.124    25.688 r  x7_seg_dec/Led_output[4]_i_1/O
                         net (fo=1, routed)           0.000    25.688    wled[4]
    SLICE_X35Y62         FDSE                                         r  Led_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y62         FDSE                                         r  Led_output_reg[4]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X35Y62         FDSE (Setup_fdse_C_D)        0.029    15.190    Led_output_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -25.688    
  -------------------------------------------------------------------
                         slack                                -10.498    

Slack (VIOLATED) :        -10.448ns  (required time - arrival time)
  Source:                 out_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.400ns  (logic 9.977ns (48.907%)  route 10.423ns (51.093%))
  Logic Levels:           35  (CARRY4=19 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  out_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  out_byte_reg[3]/Q
                         net (fo=183, routed)         1.297     6.995    out_byte_OBUF[3]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.119 r  Led_output[6]_i_1487/O
                         net (fo=1, routed)           0.000     7.119    Led_output[6]_i_1487_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.520 r  Led_output_reg[6]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.520    Led_output_reg[6]_i_1410_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  Led_output_reg[6]_i_1309/O[1]
                         net (fo=2, routed)           0.577     8.431    Led_output_reg[6]_i_1309_n_6
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.303     8.734 r  Led_output[6]_i_1470/O
                         net (fo=2, routed)           0.809     9.543    Led_output[6]_i_1470_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.667 r  Led_output[6]_i_1474/O
                         net (fo=1, routed)           0.000     9.667    Led_output[6]_i_1474_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.200 r  Led_output_reg[6]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    10.200    Led_output_reg[6]_i_1396_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  Led_output_reg[6]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    10.317    Led_output_reg[6]_i_1299_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  Led_output_reg[6]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    10.434    Led_output_reg[6]_i_1193_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.551 r  Led_output_reg[6]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.551    Led_output_reg[6]_i_1040_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  Led_output_reg[6]_i_871/CO[3]
                         net (fo=1, routed)           0.000    10.668    Led_output_reg[6]_i_871_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  Led_output_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    10.785    Led_output_reg[6]_i_670_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.024 r  Led_output_reg[6]_i_877/O[2]
                         net (fo=4, routed)           0.755    11.779    Led_output_reg[6]_i_877_n_5
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.301    12.080 r  Led_output[6]_i_674/O
                         net (fo=2, routed)           0.523    12.603    Led_output[6]_i_674_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.988 r  Led_output_reg[6]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.988    Led_output_reg[6]_i_445_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.210 r  Led_output_reg[6]_i_876/O[0]
                         net (fo=1, routed)           0.437    13.647    Led_output_reg[6]_i_876_n_7
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.299    13.946 r  Led_output[6]_i_671/O
                         net (fo=1, routed)           0.000    13.946    Led_output[6]_i_671_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.322 r  Led_output_reg[6]_i_444/CO[3]
                         net (fo=1, routed)           0.000    14.322    Led_output_reg[6]_i_444_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.541 f  Led_output_reg[6]_i_497/O[0]
                         net (fo=1, routed)           0.578    15.118    Led_output_reg[6]_i_497_n_7
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.295    15.413 r  Led_output[6]_i_297/O
                         net (fo=1, routed)           0.000    15.413    Led_output[6]_i_297_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.993 f  Led_output_reg[6]_i_160/O[2]
                         net (fo=1, routed)           0.637    16.631    Led_output_reg[6]_i_160_n_5
    SLICE_X32Y62         LUT1 (Prop_lut1_I0_O)        0.302    16.933 r  Led_output[6]_i_247/O
                         net (fo=1, routed)           0.000    16.933    Led_output[6]_i_247_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    17.247 r  Led_output_reg[6]_i_116/CO[2]
                         net (fo=54, routed)          0.597    17.844    Led_output_reg[6]_i_116_n_1
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.313    18.157 r  Led_output[6]_i_70/O
                         net (fo=12, routed)          0.235    18.392    Led_output[6]_i_70_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.516 r  Led_output[6]_i_485/O
                         net (fo=5, routed)           0.611    19.126    Led_output[6]_i_485_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    19.250 r  Led_output[6]_i_488/O
                         net (fo=1, routed)           0.000    19.250    Led_output[6]_i_488_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.626 r  Led_output_reg[6]_i_290/CO[3]
                         net (fo=1, routed)           0.000    19.626    Led_output_reg[6]_i_290_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.845 r  Led_output_reg[6]_i_295/O[0]
                         net (fo=3, routed)           0.793    20.639    Led_output_reg[6]_i_295_n_7
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.295    20.934 r  Led_output[6]_i_158/O
                         net (fo=1, routed)           0.000    20.934    Led_output[6]_i_158_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.512 r  Led_output_reg[6]_i_71/O[2]
                         net (fo=3, routed)           0.513    22.024    Led_output_reg[6]_i_71_n_5
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.301    22.325 r  Led_output[6]_i_166/O
                         net (fo=1, routed)           0.000    22.325    Led_output[6]_i_166_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.895 r  Led_output_reg[6]_i_73/CO[2]
                         net (fo=4, routed)           0.595    23.491    Led_output_reg[6]_i_73_n_1
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.313    23.804 r  Led_output[6]_i_48/O
                         net (fo=1, routed)           0.303    24.107    x7_seg_dec/Led_output[6]_i_4_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124    24.231 r  x7_seg_dec/Led_output[6]_i_15/O
                         net (fo=1, routed)           0.405    24.636    x7_seg_dec/Led_output[6]_i_15_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.760 r  x7_seg_dec/Led_output[6]_i_4/O
                         net (fo=7, routed)           0.759    25.518    x7_seg_dec/Led_output[6]_i_4_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.642 r  x7_seg_dec/Led_output[3]_i_1/O
                         net (fo=1, routed)           0.000    25.642    wled[3]
    SLICE_X35Y61         FDSE                                         r  Led_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.516    14.939    clk_IBUF_BUFG
    SLICE_X35Y61         FDSE                                         r  Led_output_reg[3]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X35Y61         FDSE (Setup_fdse_C_D)        0.032    15.194    Led_output_reg[3]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -25.642    
  -------------------------------------------------------------------
                         slack                                -10.448    

Slack (VIOLATED) :        -10.431ns  (required time - arrival time)
  Source:                 out_byte_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.386ns  (logic 11.001ns (53.964%)  route 9.385ns (46.036%))
  Logic Levels:           37  (CARRY4=23 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.636     5.239    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  out_byte_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  out_byte_reg[5]_rep/Q
                         net (fo=35, routed)          1.076     6.771    out_byte_OBUF[5]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     6.895 r  Led_output[6]_i_1570/O
                         net (fo=1, routed)           0.000     6.895    Led_output[6]_i_1570_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.296 r  Led_output_reg[6]_i_1562/CO[3]
                         net (fo=1, routed)           0.000     7.296    Led_output_reg[6]_i_1562_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.630 r  Led_output_reg[6]_i_1555/O[1]
                         net (fo=3, routed)           0.336     7.966    Led_output_reg[6]_i_1555_n_6
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.303     8.269 r  Led_output[6]_i_1503/O
                         net (fo=1, routed)           0.497     8.766    Led_output[6]_i_1503_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.292 r  Led_output_reg[6]_i_1431/CO[3]
                         net (fo=1, routed)           0.000     9.292    Led_output_reg[6]_i_1431_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  Led_output_reg[6]_i_1350/CO[3]
                         net (fo=1, routed)           0.000     9.406    Led_output_reg[6]_i_1350_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  Led_output_reg[6]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     9.520    Led_output_reg[6]_i_1239_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  Led_output_reg[6]_i_1084/CO[3]
                         net (fo=1, routed)           0.000     9.634    Led_output_reg[6]_i_1084_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  Led_output_reg[6]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.748    Led_output_reg[6]_i_907_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  Led_output_reg[6]_i_721/CO[3]
                         net (fo=1, routed)           0.000     9.862    Led_output_reg[6]_i_721_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.084 r  Led_output_reg[6]_i_519/O[0]
                         net (fo=11, routed)          0.784    10.868    Led_output_reg[6]_i_519_n_7
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.299    11.167 r  Led_output[6]_i_923/O
                         net (fo=1, routed)           0.520    11.687    Led_output[6]_i_923_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.224 r  Led_output_reg[6]_i_738/O[2]
                         net (fo=1, routed)           0.495    12.719    Led_output_reg[6]_i_738_n_5
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.302    13.021 r  Led_output[6]_i_722/O
                         net (fo=1, routed)           0.000    13.021    Led_output[6]_i_722_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.422 r  Led_output_reg[6]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.422    Led_output_reg[6]_i_505_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.644 f  Led_output_reg[6]_i_325/O[0]
                         net (fo=1, routed)           0.455    14.099    Led_output_reg[6]_i_325_n_7
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.299    14.398 r  Led_output[6]_i_310/O
                         net (fo=1, routed)           0.000    14.398    Led_output[6]_i_310_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.978 f  Led_output_reg[6]_i_168/O[2]
                         net (fo=8, routed)           0.457    15.436    Led_output_reg[6]_i_168_n_5
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.302    15.738 r  Led_output[6]_i_174/O
                         net (fo=1, routed)           0.000    15.738    Led_output[6]_i_174_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.271 r  Led_output_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.271    Led_output_reg[6]_i_82_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.525 r  Led_output_reg[6]_i_83/CO[0]
                         net (fo=54, routed)          0.551    17.075    Led_output_reg[6]_i_83_n_3
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.367    17.442 r  Led_output[6]_i_346/O
                         net (fo=7, routed)           0.997    18.440    Led_output[6]_i_346_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.564 r  Led_output[6]_i_339/O
                         net (fo=1, routed)           0.000    18.564    Led_output[6]_i_339_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.965 r  Led_output_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    18.965    Led_output_reg[6]_i_181_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  Led_output_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.079    Led_output_reg[6]_i_86_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  Led_output_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.193    Led_output_reg[6]_i_29_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.527 r  Led_output_reg[6]_i_27/O[1]
                         net (fo=17, routed)          0.791    20.318    Led_output_reg[6]_i_27_n_6
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.303    20.621 r  Led_output[6]_i_332/O
                         net (fo=1, routed)           0.000    20.621    Led_output[6]_i_332_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.154 r  Led_output_reg[6]_i_179/CO[3]
                         net (fo=1, routed)           0.000    21.154    Led_output_reg[6]_i_179_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 r  Led_output_reg[6]_i_85/O[1]
                         net (fo=3, routed)           0.598    22.075    Led_output_reg[6]_i_85_n_6
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.306    22.381 r  Led_output[6]_i_317/O
                         net (fo=1, routed)           0.000    22.381    Led_output[6]_i_317_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.782 r  Led_output_reg[6]_i_170/CO[3]
                         net (fo=1, routed)           0.000    22.782    Led_output_reg[6]_i_170_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.053 f  Led_output_reg[6]_i_81/CO[0]
                         net (fo=3, routed)           0.357    23.410    Led_output_reg[6]_i_81_n_3
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.373    23.783 r  Led_output[6]_i_28/O
                         net (fo=2, routed)           0.814    24.597    x7_seg_dec/Led_output[6]_i_13_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.721 f  x7_seg_dec/Led_output[6]_i_13_comp/O
                         net (fo=1, routed)           0.161    24.882    x7_seg_dec/Led_output[6]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.006 r  x7_seg_dec/Led_output[6]_i_3/O
                         net (fo=7, routed)           0.495    25.500    x7_seg_dec/Led_output[6]_i_3_n_0
    SLICE_X33Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.624 r  x7_seg_dec/Led_output[2]_i_1/O
                         net (fo=1, routed)           0.000    25.624    wled[2]
    SLICE_X33Y62         FDSE                                         r  Led_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.516    14.939    clk_IBUF_BUFG
    SLICE_X33Y62         FDSE                                         r  Led_output_reg[2]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X33Y62         FDSE (Setup_fdse_C_D)        0.031    15.193    Led_output_reg[2]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -25.624    
  -------------------------------------------------------------------
                         slack                                -10.431    

Slack (VIOLATED) :        -10.393ns  (required time - arrival time)
  Source:                 out_byte_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.349ns  (logic 11.001ns (54.062%)  route 9.348ns (45.938%))
  Logic Levels:           37  (CARRY4=23 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.636     5.239    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  out_byte_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  out_byte_reg[5]_rep/Q
                         net (fo=35, routed)          1.076     6.771    out_byte_OBUF[5]
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     6.895 r  Led_output[6]_i_1570/O
                         net (fo=1, routed)           0.000     6.895    Led_output[6]_i_1570_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.296 r  Led_output_reg[6]_i_1562/CO[3]
                         net (fo=1, routed)           0.000     7.296    Led_output_reg[6]_i_1562_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.630 r  Led_output_reg[6]_i_1555/O[1]
                         net (fo=3, routed)           0.336     7.966    Led_output_reg[6]_i_1555_n_6
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.303     8.269 r  Led_output[6]_i_1503/O
                         net (fo=1, routed)           0.497     8.766    Led_output[6]_i_1503_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.292 r  Led_output_reg[6]_i_1431/CO[3]
                         net (fo=1, routed)           0.000     9.292    Led_output_reg[6]_i_1431_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.406 r  Led_output_reg[6]_i_1350/CO[3]
                         net (fo=1, routed)           0.000     9.406    Led_output_reg[6]_i_1350_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  Led_output_reg[6]_i_1239/CO[3]
                         net (fo=1, routed)           0.000     9.520    Led_output_reg[6]_i_1239_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  Led_output_reg[6]_i_1084/CO[3]
                         net (fo=1, routed)           0.000     9.634    Led_output_reg[6]_i_1084_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  Led_output_reg[6]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.748    Led_output_reg[6]_i_907_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  Led_output_reg[6]_i_721/CO[3]
                         net (fo=1, routed)           0.000     9.862    Led_output_reg[6]_i_721_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.084 r  Led_output_reg[6]_i_519/O[0]
                         net (fo=11, routed)          0.784    10.868    Led_output_reg[6]_i_519_n_7
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.299    11.167 r  Led_output[6]_i_923/O
                         net (fo=1, routed)           0.520    11.687    Led_output[6]_i_923_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    12.224 r  Led_output_reg[6]_i_738/O[2]
                         net (fo=1, routed)           0.495    12.719    Led_output_reg[6]_i_738_n_5
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.302    13.021 r  Led_output[6]_i_722/O
                         net (fo=1, routed)           0.000    13.021    Led_output[6]_i_722_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.422 r  Led_output_reg[6]_i_505/CO[3]
                         net (fo=1, routed)           0.000    13.422    Led_output_reg[6]_i_505_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.644 f  Led_output_reg[6]_i_325/O[0]
                         net (fo=1, routed)           0.455    14.099    Led_output_reg[6]_i_325_n_7
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.299    14.398 r  Led_output[6]_i_310/O
                         net (fo=1, routed)           0.000    14.398    Led_output[6]_i_310_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.978 f  Led_output_reg[6]_i_168/O[2]
                         net (fo=8, routed)           0.457    15.436    Led_output_reg[6]_i_168_n_5
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.302    15.738 r  Led_output[6]_i_174/O
                         net (fo=1, routed)           0.000    15.738    Led_output[6]_i_174_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.271 r  Led_output_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.271    Led_output_reg[6]_i_82_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.525 r  Led_output_reg[6]_i_83/CO[0]
                         net (fo=54, routed)          0.551    17.075    Led_output_reg[6]_i_83_n_3
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.367    17.442 r  Led_output[6]_i_346/O
                         net (fo=7, routed)           0.997    18.440    Led_output[6]_i_346_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    18.564 r  Led_output[6]_i_339/O
                         net (fo=1, routed)           0.000    18.564    Led_output[6]_i_339_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.965 r  Led_output_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    18.965    Led_output_reg[6]_i_181_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.079 r  Led_output_reg[6]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.079    Led_output_reg[6]_i_86_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.193 r  Led_output_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.193    Led_output_reg[6]_i_29_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.527 r  Led_output_reg[6]_i_27/O[1]
                         net (fo=17, routed)          0.791    20.318    Led_output_reg[6]_i_27_n_6
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.303    20.621 r  Led_output[6]_i_332/O
                         net (fo=1, routed)           0.000    20.621    Led_output[6]_i_332_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.154 r  Led_output_reg[6]_i_179/CO[3]
                         net (fo=1, routed)           0.000    21.154    Led_output_reg[6]_i_179_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 r  Led_output_reg[6]_i_85/O[1]
                         net (fo=3, routed)           0.598    22.075    Led_output_reg[6]_i_85_n_6
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.306    22.381 r  Led_output[6]_i_317/O
                         net (fo=1, routed)           0.000    22.381    Led_output[6]_i_317_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.782 r  Led_output_reg[6]_i_170/CO[3]
                         net (fo=1, routed)           0.000    22.782    Led_output_reg[6]_i_170_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.053 f  Led_output_reg[6]_i_81/CO[0]
                         net (fo=3, routed)           0.357    23.410    Led_output_reg[6]_i_81_n_3
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.373    23.783 r  Led_output[6]_i_28/O
                         net (fo=2, routed)           0.814    24.597    x7_seg_dec/Led_output[6]_i_13_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.721 r  x7_seg_dec/Led_output[6]_i_13_comp/O
                         net (fo=1, routed)           0.161    24.882    x7_seg_dec/Led_output[6]_i_13_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.006 f  x7_seg_dec/Led_output[6]_i_3/O
                         net (fo=7, routed)           0.458    25.463    x7_seg_dec/Led_output[6]_i_3_n_0
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    25.587 r  x7_seg_dec/Led_output[5]_i_1/O
                         net (fo=1, routed)           0.000    25.587    wled[5]
    SLICE_X33Y61         FDSE                                         r  Led_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.517    14.940    clk_IBUF_BUFG
    SLICE_X33Y61         FDSE                                         r  Led_output_reg[5]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X33Y61         FDSE (Setup_fdse_C_D)        0.031    15.194    Led_output_reg[5]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -25.587    
  -------------------------------------------------------------------
                         slack                                -10.393    

Slack (VIOLATED) :        -10.383ns  (required time - arrival time)
  Source:                 out_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_output_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.333ns  (logic 9.977ns (49.068%)  route 10.356ns (50.932%))
  Logic Levels:           35  (CARRY4=19 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  out_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  out_byte_reg[3]/Q
                         net (fo=183, routed)         1.297     6.995    out_byte_OBUF[3]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.119 r  Led_output[6]_i_1487/O
                         net (fo=1, routed)           0.000     7.119    Led_output[6]_i_1487_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.520 r  Led_output_reg[6]_i_1410/CO[3]
                         net (fo=1, routed)           0.000     7.520    Led_output_reg[6]_i_1410_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  Led_output_reg[6]_i_1309/O[1]
                         net (fo=2, routed)           0.577     8.431    Led_output_reg[6]_i_1309_n_6
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.303     8.734 r  Led_output[6]_i_1470/O
                         net (fo=2, routed)           0.809     9.543    Led_output[6]_i_1470_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.667 r  Led_output[6]_i_1474/O
                         net (fo=1, routed)           0.000     9.667    Led_output[6]_i_1474_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.200 r  Led_output_reg[6]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    10.200    Led_output_reg[6]_i_1396_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  Led_output_reg[6]_i_1299/CO[3]
                         net (fo=1, routed)           0.000    10.317    Led_output_reg[6]_i_1299_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.434 r  Led_output_reg[6]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    10.434    Led_output_reg[6]_i_1193_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.551 r  Led_output_reg[6]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    10.551    Led_output_reg[6]_i_1040_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  Led_output_reg[6]_i_871/CO[3]
                         net (fo=1, routed)           0.000    10.668    Led_output_reg[6]_i_871_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  Led_output_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    10.785    Led_output_reg[6]_i_670_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.024 r  Led_output_reg[6]_i_877/O[2]
                         net (fo=4, routed)           0.755    11.779    Led_output_reg[6]_i_877_n_5
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.301    12.080 r  Led_output[6]_i_674/O
                         net (fo=2, routed)           0.523    12.603    Led_output[6]_i_674_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.988 r  Led_output_reg[6]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.988    Led_output_reg[6]_i_445_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.210 r  Led_output_reg[6]_i_876/O[0]
                         net (fo=1, routed)           0.437    13.647    Led_output_reg[6]_i_876_n_7
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.299    13.946 r  Led_output[6]_i_671/O
                         net (fo=1, routed)           0.000    13.946    Led_output[6]_i_671_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.322 r  Led_output_reg[6]_i_444/CO[3]
                         net (fo=1, routed)           0.000    14.322    Led_output_reg[6]_i_444_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.541 f  Led_output_reg[6]_i_497/O[0]
                         net (fo=1, routed)           0.578    15.118    Led_output_reg[6]_i_497_n_7
    SLICE_X31Y59         LUT1 (Prop_lut1_I0_O)        0.295    15.413 r  Led_output[6]_i_297/O
                         net (fo=1, routed)           0.000    15.413    Led_output[6]_i_297_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.993 f  Led_output_reg[6]_i_160/O[2]
                         net (fo=1, routed)           0.637    16.631    Led_output_reg[6]_i_160_n_5
    SLICE_X32Y62         LUT1 (Prop_lut1_I0_O)        0.302    16.933 r  Led_output[6]_i_247/O
                         net (fo=1, routed)           0.000    16.933    Led_output[6]_i_247_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    17.247 r  Led_output_reg[6]_i_116/CO[2]
                         net (fo=54, routed)          0.597    17.844    Led_output_reg[6]_i_116_n_1
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.313    18.157 r  Led_output[6]_i_70/O
                         net (fo=12, routed)          0.235    18.392    Led_output[6]_i_70_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.516 r  Led_output[6]_i_485/O
                         net (fo=5, routed)           0.611    19.126    Led_output[6]_i_485_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    19.250 r  Led_output[6]_i_488/O
                         net (fo=1, routed)           0.000    19.250    Led_output[6]_i_488_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.626 r  Led_output_reg[6]_i_290/CO[3]
                         net (fo=1, routed)           0.000    19.626    Led_output_reg[6]_i_290_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.845 r  Led_output_reg[6]_i_295/O[0]
                         net (fo=3, routed)           0.793    20.639    Led_output_reg[6]_i_295_n_7
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.295    20.934 r  Led_output[6]_i_158/O
                         net (fo=1, routed)           0.000    20.934    Led_output[6]_i_158_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.512 r  Led_output_reg[6]_i_71/O[2]
                         net (fo=3, routed)           0.513    22.024    Led_output_reg[6]_i_71_n_5
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.301    22.325 r  Led_output[6]_i_166/O
                         net (fo=1, routed)           0.000    22.325    Led_output[6]_i_166_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.895 r  Led_output_reg[6]_i_73/CO[2]
                         net (fo=4, routed)           0.595    23.491    Led_output_reg[6]_i_73_n_1
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.313    23.804 r  Led_output[6]_i_48/O
                         net (fo=1, routed)           0.303    24.107    x7_seg_dec/Led_output[6]_i_4_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124    24.231 r  x7_seg_dec/Led_output[6]_i_15/O
                         net (fo=1, routed)           0.405    24.636    x7_seg_dec/Led_output[6]_i_15_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.760 r  x7_seg_dec/Led_output[6]_i_4/O
                         net (fo=7, routed)           0.692    25.452    x7_seg_dec/Led_output[6]_i_4_n_0
    SLICE_X35Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.576 r  x7_seg_dec/Led_output[6]_i_1/O
                         net (fo=1, routed)           0.000    25.576    wled[6]
    SLICE_X35Y62         FDSE                                         r  Led_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.515    14.938    clk_IBUF_BUFG
    SLICE_X35Y62         FDSE                                         r  Led_output_reg[6]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X35Y62         FDSE (Setup_fdse_C_D)        0.032    15.193    Led_output_reg[6]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -25.576    
  -------------------------------------------------------------------
                         slack                                -10.383    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 picorv32_core/reg_op1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/latched_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.591ns (16.808%)  route 7.875ns (83.192%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.810     5.413    picorv32_core/clk_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  picorv32_core/reg_op1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  picorv32_core/reg_op1_reg[29]/Q
                         net (fo=16, routed)          2.177     8.046    picorv32_core/reg_op1_reg_n_0_[29]
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.170 r  picorv32_core/alu_out_01_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.170    picorv32_core/alu_out_01_carry__2_i_6_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.568 r  picorv32_core/alu_out_01_carry__2/CO[3]
                         net (fo=2, routed)           1.639    10.206    picorv32_core/alu_ltu
    SLICE_X46Y31         LUT4 (Prop_lut4_I2_O)        0.124    10.330 r  picorv32_core/latched_store_i_6/O
                         net (fo=1, routed)           0.670    11.000    picorv32_core/latched_store_i_6_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.124 r  picorv32_core/latched_store_i_3/O
                         net (fo=3, routed)           1.525    12.649    picorv32_core/alu_out_0__10
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124    12.773 f  picorv32_core/decoder_trigger_i_3/O
                         net (fo=3, routed)           1.034    13.807    picorv32_core/decoder_trigger_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.931 r  picorv32_core/latched_branch_i_2/O
                         net (fo=1, routed)           0.494    14.425    picorv32_core/latched_branch_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.117    14.542 r  picorv32_core/latched_branch_i_1/O
                         net (fo=1, routed)           0.336    14.878    picorv32_core/latched_branch_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  picorv32_core/latched_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.675    15.097    picorv32_core/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  picorv32_core/latched_branch_reg/C
                         clock pessimism              0.267    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.240    15.089    picorv32_core/latched_branch_reg
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.878    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 picorv32_core/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.214ns (13.651%)  route 7.679ns (86.349%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.802     5.405    picorv32_core/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  picorv32_core/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  picorv32_core/mem_valid_reg/Q
                         net (fo=44, routed)          1.335     7.195    picorv32_core/mem_valid
    SLICE_X47Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.347 r  picorv32_core/mem_ready_i_2/O
                         net (fo=2, routed)           1.761     9.108    picorv32_core/mem_ready_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.332     9.440 r  picorv32_core/m_read_en_i_2/O
                         net (fo=3, routed)           1.064    10.504    picorv32_core/m_read_en_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.628 r  picorv32_core/memory_reg_0_0_i_1/O
                         net (fo=17, routed)          2.983    13.611    m_read_en16_out
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.150    13.761 r  memory_reg_2_3_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.536    14.298    memory_reg_2_3_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y3          RAMB36E1                                     r  memory_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.724    15.147    clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  memory_reg_2_3/CLKARDCLK
                         clock pessimism              0.267    15.414    
                         clock uncertainty           -0.035    15.379    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.732    memory_reg_2_3
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 picorv32_core/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.188ns (13.171%)  route 7.832ns (86.829%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.802     5.405    picorv32_core/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  picorv32_core/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  picorv32_core/mem_valid_reg/Q
                         net (fo=44, routed)          1.335     7.195    picorv32_core/mem_valid
    SLICE_X47Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.347 r  picorv32_core/mem_ready_i_2/O
                         net (fo=2, routed)           1.761     9.108    picorv32_core/mem_ready_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.332     9.440 r  picorv32_core/m_read_en_i_2/O
                         net (fo=3, routed)           1.064    10.504    picorv32_core/m_read_en_i_2_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I0_O)        0.124    10.628 r  picorv32_core/memory_reg_0_0_i_1/O
                         net (fo=17, routed)          2.983    13.611    m_read_en16_out
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124    13.735 r  memory_reg_1_1_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.689    14.425    memory_reg_1_1_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y2          RAMB36E1                                     r  memory_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.729    15.152    clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  memory_reg_1_1/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.941    memory_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.806%)  route 0.253ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.624     1.544    picorv32_core/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=97, routed)          0.253     1.938    picorv32_core/cpuregs_reg_r1_0_31_0_5/ADDRD3
    SLICE_X34Y27         RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.898     2.063    picorv32_core/cpuregs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y27         RAMS32                                       r  picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.483     1.580    
    SLICE_X34Y27         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.820    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 picorv32_core/decoded_imm_uj_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_imm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.580%)  route 0.074ns (28.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.625     1.545    picorv32_core/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  picorv32_core/decoded_imm_uj_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  picorv32_core/decoded_imm_uj_reg[8]/Q
                         net (fo=2, routed)           0.074     1.760    picorv32_core/decoded_imm_uj[8]
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  picorv32_core/decoded_imm[8]_i_1/O
                         net (fo=1, routed)           0.000     1.805    picorv32_core/decoded_imm[8]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  picorv32_core/decoded_imm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.899     2.064    picorv32_core/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  picorv32_core/decoded_imm_reg[8]/C
                         clock pessimism             -0.506     1.558    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.092     1.650    picorv32_core/decoded_imm_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 picorv32_core/reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/mem_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.630     1.550    picorv32_core/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  picorv32_core/reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  picorv32_core/reg_out_reg[16]/Q
                         net (fo=3, routed)           0.111     1.802    picorv32_core/reg_out_reg_n_0_[16]
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  picorv32_core/mem_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     1.847    picorv32_core/mem_addr[16]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  picorv32_core/mem_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.902     2.067    picorv32_core/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  picorv32_core/mem_addr_reg[16]/C
                         clock pessimism             -0.504     1.563    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120     1.683    picorv32_core/mem_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   memory_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   memory_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   memory_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   memory_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   memory_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   memory_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y34  picorv32_core/cpuregs_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y33  picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y33  picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y27  picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/CLK



