// Seed: 640018641
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7,
    input wand id_8
);
  wire id_10, id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    output supply1 id_7,
    output uwire id_8,
    output uwire id_9,
    input tri id_10
);
  id_12 :
  assert property (@(posedge 1) 0) begin
    #1
    if (1'b0)
      if (1) begin
        id_6 += id_5;
      end
  end
  module_0(
      id_8, id_10, id_2, id_5, id_6, id_5, id_4, id_7, id_1
  );
endmodule
