#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020d31df3f30 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020d31ea6d50_0 .net "PC", 31 0, v0000020d31e27f60_0;  1 drivers
v0000020d31ea8790_0 .var "clk", 0 0;
v0000020d31ea8470_0 .net "clkout", 0 0, L_0000020d31ef10c0;  1 drivers
v0000020d31ea7890_0 .net "cycles_consumed", 31 0, v0000020d31ea6b40_0;  1 drivers
v0000020d31ea7f70_0 .var "rst", 0 0;
S_0000020d31df4250 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020d31df3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020d31e12e10 .param/l "RType" 0 4 2, C4<000000>;
P_0000020d31e12e48 .param/l "add" 0 4 5, C4<100000>;
P_0000020d31e12e80 .param/l "addi" 0 4 8, C4<001000>;
P_0000020d31e12eb8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020d31e12ef0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020d31e12f28 .param/l "andi" 0 4 8, C4<001100>;
P_0000020d31e12f60 .param/l "beq" 0 4 10, C4<000100>;
P_0000020d31e12f98 .param/l "bne" 0 4 10, C4<000101>;
P_0000020d31e12fd0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000020d31e13008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020d31e13040 .param/l "j" 0 4 12, C4<000010>;
P_0000020d31e13078 .param/l "jal" 0 4 12, C4<000011>;
P_0000020d31e130b0 .param/l "jr" 0 4 6, C4<001000>;
P_0000020d31e130e8 .param/l "lw" 0 4 8, C4<100011>;
P_0000020d31e13120 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020d31e13158 .param/l "or_" 0 4 5, C4<100101>;
P_0000020d31e13190 .param/l "ori" 0 4 8, C4<001101>;
P_0000020d31e131c8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020d31e13200 .param/l "sll" 0 4 6, C4<000000>;
P_0000020d31e13238 .param/l "slt" 0 4 5, C4<101010>;
P_0000020d31e13270 .param/l "slti" 0 4 8, C4<101010>;
P_0000020d31e132a8 .param/l "srl" 0 4 6, C4<000010>;
P_0000020d31e132e0 .param/l "sub" 0 4 5, C4<100010>;
P_0000020d31e13318 .param/l "subu" 0 4 5, C4<100011>;
P_0000020d31e13350 .param/l "sw" 0 4 8, C4<101011>;
P_0000020d31e13388 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020d31e133c0 .param/l "xori" 0 4 8, C4<001110>;
L_0000020d31dd6d30 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef1440 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef0f70 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef1130 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef1590 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef1980 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef0fe0 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef1a60 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef10c0 .functor OR 1, v0000020d31ea8790_0, v0000020d31df7590_0, C4<0>, C4<0>;
L_0000020d31ef1210 .functor OR 1, L_0000020d31ea7a70, L_0000020d31ea7d90, C4<0>, C4<0>;
L_0000020d31ef19f0 .functor AND 1, L_0000020d31ea7c50, L_0000020d31ea7cf0, C4<1>, C4<1>;
L_0000020d31ef0f00 .functor NOT 1, v0000020d31ea7f70_0, C4<0>, C4<0>, C4<0>;
L_0000020d31ef18a0 .functor OR 1, L_0000020d31f02330, L_0000020d31f025b0, C4<0>, C4<0>;
L_0000020d31ef1b40 .functor OR 1, L_0000020d31ef18a0, L_0000020d31f03190, C4<0>, C4<0>;
L_0000020d31ef1bb0 .functor OR 1, L_0000020d31f02a10, L_0000020d31f02650, C4<0>, C4<0>;
L_0000020d31ef1280 .functor AND 1, L_0000020d31f02ab0, L_0000020d31ef1bb0, C4<1>, C4<1>;
L_0000020d31ef0d40 .functor OR 1, L_0000020d31f03410, L_0000020d31f037d0, C4<0>, C4<0>;
L_0000020d31ef1050 .functor AND 1, L_0000020d31f03370, L_0000020d31ef0d40, C4<1>, C4<1>;
L_0000020d31ef1910 .functor NOT 1, L_0000020d31ef10c0, C4<0>, C4<0>, C4<0>;
v0000020d31e29040_0 .net "ALUOp", 3 0, v0000020d31df7090_0;  1 drivers
v0000020d31e27ec0_0 .net "ALUResult", 31 0, v0000020d31ea0800_0;  1 drivers
v0000020d31e29360_0 .net "ALUSrc", 0 0, v0000020d31df7270_0;  1 drivers
v0000020d31e28000_0 .net "ALUin2", 31 0, L_0000020d31f03230;  1 drivers
v0000020d31e27e20_0 .net "MemReadEn", 0 0, v0000020d31df87b0_0;  1 drivers
v0000020d31e290e0_0 .net "MemWriteEn", 0 0, v0000020d31df7d10_0;  1 drivers
v0000020d31e281e0_0 .net "MemtoReg", 0 0, v0000020d31df73b0_0;  1 drivers
v0000020d31e28500_0 .net "PC", 31 0, v0000020d31e27f60_0;  alias, 1 drivers
v0000020d31e28280_0 .net "PCPlus1", 31 0, L_0000020d31ea7070;  1 drivers
v0000020d31e28640_0 .net "PCsrc", 1 0, v0000020d31ea1de0_0;  1 drivers
v0000020d31e28dc0_0 .net "RegDst", 0 0, v0000020d31df7f90_0;  1 drivers
v0000020d31e27740_0 .net "RegWriteEn", 0 0, v0000020d31df7450_0;  1 drivers
v0000020d31e28d20_0 .net "WriteRegister", 4 0, L_0000020d31f02830;  1 drivers
v0000020d31e286e0_0 .net *"_ivl_0", 0 0, L_0000020d31dd6d30;  1 drivers
L_0000020d31ea8cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020d31e292c0_0 .net/2u *"_ivl_10", 4 0, L_0000020d31ea8cc0;  1 drivers
L_0000020d31ea90b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31e28c80_0 .net *"_ivl_101", 15 0, L_0000020d31ea90b0;  1 drivers
v0000020d31e27ba0_0 .net *"_ivl_102", 31 0, L_0000020d31ea71b0;  1 drivers
L_0000020d31ea90f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31e277e0_0 .net *"_ivl_105", 25 0, L_0000020d31ea90f8;  1 drivers
L_0000020d31ea9140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31e28320_0 .net/2u *"_ivl_106", 31 0, L_0000020d31ea9140;  1 drivers
v0000020d31e27c40_0 .net *"_ivl_108", 0 0, L_0000020d31ea7c50;  1 drivers
L_0000020d31ea9188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020d31e28780_0 .net/2u *"_ivl_110", 5 0, L_0000020d31ea9188;  1 drivers
v0000020d31e28f00_0 .net *"_ivl_112", 0 0, L_0000020d31ea7cf0;  1 drivers
v0000020d31e27ce0_0 .net *"_ivl_115", 0 0, L_0000020d31ef19f0;  1 drivers
v0000020d31e283c0_0 .net *"_ivl_116", 47 0, L_0000020d31ea8a10;  1 drivers
L_0000020d31ea91d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31e28820_0 .net *"_ivl_119", 15 0, L_0000020d31ea91d0;  1 drivers
L_0000020d31ea8d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020d31e27880_0 .net/2u *"_ivl_12", 5 0, L_0000020d31ea8d08;  1 drivers
v0000020d31e27d80_0 .net *"_ivl_120", 47 0, L_0000020d31ea86f0;  1 drivers
L_0000020d31ea9218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31e28460_0 .net *"_ivl_123", 15 0, L_0000020d31ea9218;  1 drivers
v0000020d31e288c0_0 .net *"_ivl_125", 0 0, L_0000020d31ea8010;  1 drivers
v0000020d31e28fa0_0 .net *"_ivl_126", 31 0, L_0000020d31ea77f0;  1 drivers
v0000020d31e28960_0 .net *"_ivl_128", 47 0, L_0000020d31ea8ab0;  1 drivers
v0000020d31e28a00_0 .net *"_ivl_130", 47 0, L_0000020d31ea6e90;  1 drivers
v0000020d31e29180_0 .net *"_ivl_132", 47 0, L_0000020d31ea72f0;  1 drivers
v0000020d31e28aa0_0 .net *"_ivl_134", 47 0, L_0000020d31ea80b0;  1 drivers
L_0000020d31ea9260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d31e274c0_0 .net/2u *"_ivl_138", 1 0, L_0000020d31ea9260;  1 drivers
v0000020d31e28b40_0 .net *"_ivl_14", 0 0, L_0000020d31ea8830;  1 drivers
v0000020d31e27560_0 .net *"_ivl_140", 0 0, L_0000020d31ea7430;  1 drivers
L_0000020d31ea92a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020d31e28be0_0 .net/2u *"_ivl_142", 1 0, L_0000020d31ea92a8;  1 drivers
v0000020d31e28e60_0 .net *"_ivl_144", 0 0, L_0000020d31ea7610;  1 drivers
L_0000020d31ea92f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020d31e29220_0 .net/2u *"_ivl_146", 1 0, L_0000020d31ea92f0;  1 drivers
v0000020d31e276a0_0 .net *"_ivl_148", 0 0, L_0000020d31f02dd0;  1 drivers
L_0000020d31ea9338 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020d31e27920_0 .net/2u *"_ivl_150", 31 0, L_0000020d31ea9338;  1 drivers
L_0000020d31ea9380 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020d31e279c0_0 .net/2u *"_ivl_152", 31 0, L_0000020d31ea9380;  1 drivers
v0000020d31e27a60_0 .net *"_ivl_154", 31 0, L_0000020d31f02790;  1 drivers
v0000020d31e27b00_0 .net *"_ivl_156", 31 0, L_0000020d31f01f70;  1 drivers
L_0000020d31ea8d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3690_0 .net/2u *"_ivl_16", 4 0, L_0000020d31ea8d50;  1 drivers
v0000020d31ea49f0_0 .net *"_ivl_160", 0 0, L_0000020d31ef0f00;  1 drivers
L_0000020d31ea9410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea34b0_0 .net/2u *"_ivl_162", 31 0, L_0000020d31ea9410;  1 drivers
L_0000020d31ea94e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020d31ea4590_0 .net/2u *"_ivl_166", 5 0, L_0000020d31ea94e8;  1 drivers
v0000020d31ea35f0_0 .net *"_ivl_168", 0 0, L_0000020d31f02330;  1 drivers
L_0000020d31ea9530 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3050_0 .net/2u *"_ivl_170", 5 0, L_0000020d31ea9530;  1 drivers
v0000020d31ea4630_0 .net *"_ivl_172", 0 0, L_0000020d31f025b0;  1 drivers
v0000020d31ea4090_0 .net *"_ivl_175", 0 0, L_0000020d31ef18a0;  1 drivers
L_0000020d31ea9578 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020d31ea2c90_0 .net/2u *"_ivl_176", 5 0, L_0000020d31ea9578;  1 drivers
v0000020d31ea2f10_0 .net *"_ivl_178", 0 0, L_0000020d31f03190;  1 drivers
v0000020d31ea4130_0 .net *"_ivl_181", 0 0, L_0000020d31ef1b40;  1 drivers
L_0000020d31ea95c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea30f0_0 .net/2u *"_ivl_182", 15 0, L_0000020d31ea95c0;  1 drivers
v0000020d31ea3370_0 .net *"_ivl_184", 31 0, L_0000020d31f02b50;  1 drivers
v0000020d31ea3190_0 .net *"_ivl_187", 0 0, L_0000020d31f02510;  1 drivers
v0000020d31ea3230_0 .net *"_ivl_188", 15 0, L_0000020d31f028d0;  1 drivers
v0000020d31ea41d0_0 .net *"_ivl_19", 4 0, L_0000020d31ea7750;  1 drivers
v0000020d31ea3d70_0 .net *"_ivl_190", 31 0, L_0000020d31f02f10;  1 drivers
v0000020d31ea4270_0 .net *"_ivl_194", 31 0, L_0000020d31f03050;  1 drivers
L_0000020d31ea9608 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3550_0 .net *"_ivl_197", 25 0, L_0000020d31ea9608;  1 drivers
L_0000020d31ea9650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea32d0_0 .net/2u *"_ivl_198", 31 0, L_0000020d31ea9650;  1 drivers
L_0000020d31ea8c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3410_0 .net/2u *"_ivl_2", 5 0, L_0000020d31ea8c78;  1 drivers
v0000020d31ea3730_0 .net *"_ivl_20", 4 0, L_0000020d31ea85b0;  1 drivers
v0000020d31ea37d0_0 .net *"_ivl_200", 0 0, L_0000020d31f02ab0;  1 drivers
L_0000020d31ea9698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3870_0 .net/2u *"_ivl_202", 5 0, L_0000020d31ea9698;  1 drivers
v0000020d31ea4a90_0 .net *"_ivl_204", 0 0, L_0000020d31f02a10;  1 drivers
L_0000020d31ea96e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020d31ea4b30_0 .net/2u *"_ivl_206", 5 0, L_0000020d31ea96e0;  1 drivers
v0000020d31ea3910_0 .net *"_ivl_208", 0 0, L_0000020d31f02650;  1 drivers
v0000020d31ea2d30_0 .net *"_ivl_211", 0 0, L_0000020d31ef1bb0;  1 drivers
v0000020d31ea2e70_0 .net *"_ivl_213", 0 0, L_0000020d31ef1280;  1 drivers
L_0000020d31ea9728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3a50_0 .net/2u *"_ivl_214", 5 0, L_0000020d31ea9728;  1 drivers
v0000020d31ea44f0_0 .net *"_ivl_216", 0 0, L_0000020d31f02970;  1 drivers
L_0000020d31ea9770 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020d31ea39b0_0 .net/2u *"_ivl_218", 31 0, L_0000020d31ea9770;  1 drivers
v0000020d31ea4310_0 .net *"_ivl_220", 31 0, L_0000020d31f035f0;  1 drivers
v0000020d31ea2dd0_0 .net *"_ivl_224", 31 0, L_0000020d31f032d0;  1 drivers
L_0000020d31ea97b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3ff0_0 .net *"_ivl_227", 25 0, L_0000020d31ea97b8;  1 drivers
L_0000020d31ea9800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3af0_0 .net/2u *"_ivl_228", 31 0, L_0000020d31ea9800;  1 drivers
v0000020d31ea46d0_0 .net *"_ivl_230", 0 0, L_0000020d31f03370;  1 drivers
L_0000020d31ea9848 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea4770_0 .net/2u *"_ivl_232", 5 0, L_0000020d31ea9848;  1 drivers
v0000020d31ea2fb0_0 .net *"_ivl_234", 0 0, L_0000020d31f03410;  1 drivers
L_0000020d31ea9890 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3b90_0 .net/2u *"_ivl_236", 5 0, L_0000020d31ea9890;  1 drivers
v0000020d31ea4810_0 .net *"_ivl_238", 0 0, L_0000020d31f037d0;  1 drivers
v0000020d31ea3cd0_0 .net *"_ivl_24", 0 0, L_0000020d31ef0f70;  1 drivers
v0000020d31ea43b0_0 .net *"_ivl_241", 0 0, L_0000020d31ef0d40;  1 drivers
v0000020d31ea3c30_0 .net *"_ivl_243", 0 0, L_0000020d31ef1050;  1 drivers
L_0000020d31ea98d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020d31ea3e10_0 .net/2u *"_ivl_244", 5 0, L_0000020d31ea98d8;  1 drivers
v0000020d31ea3f50_0 .net *"_ivl_246", 0 0, L_0000020d31f034b0;  1 drivers
v0000020d31ea3eb0_0 .net *"_ivl_248", 31 0, L_0000020d31f01cf0;  1 drivers
L_0000020d31ea8d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea4450_0 .net/2u *"_ivl_26", 4 0, L_0000020d31ea8d98;  1 drivers
v0000020d31ea48b0_0 .net *"_ivl_29", 4 0, L_0000020d31ea8650;  1 drivers
v0000020d31ea4950_0 .net *"_ivl_32", 0 0, L_0000020d31ef1130;  1 drivers
L_0000020d31ea8de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea6820_0 .net/2u *"_ivl_34", 4 0, L_0000020d31ea8de0;  1 drivers
v0000020d31ea68c0_0 .net *"_ivl_37", 4 0, L_0000020d31ea7ed0;  1 drivers
v0000020d31ea66e0_0 .net *"_ivl_40", 0 0, L_0000020d31ef1590;  1 drivers
L_0000020d31ea8e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea57e0_0 .net/2u *"_ivl_42", 15 0, L_0000020d31ea8e28;  1 drivers
v0000020d31ea61e0_0 .net *"_ivl_45", 15 0, L_0000020d31ea8510;  1 drivers
v0000020d31ea5600_0 .net *"_ivl_48", 0 0, L_0000020d31ef1980;  1 drivers
v0000020d31ea6960_0 .net *"_ivl_5", 5 0, L_0000020d31ea7110;  1 drivers
L_0000020d31ea8e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea6460_0 .net/2u *"_ivl_50", 36 0, L_0000020d31ea8e70;  1 drivers
L_0000020d31ea8eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea6500_0 .net/2u *"_ivl_52", 31 0, L_0000020d31ea8eb8;  1 drivers
v0000020d31ea5ec0_0 .net *"_ivl_55", 4 0, L_0000020d31ea7390;  1 drivers
v0000020d31ea6780_0 .net *"_ivl_56", 36 0, L_0000020d31ea6df0;  1 drivers
v0000020d31ea6280_0 .net *"_ivl_58", 36 0, L_0000020d31ea88d0;  1 drivers
v0000020d31ea65a0_0 .net *"_ivl_62", 0 0, L_0000020d31ef0fe0;  1 drivers
L_0000020d31ea8f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea5d80_0 .net/2u *"_ivl_64", 5 0, L_0000020d31ea8f00;  1 drivers
v0000020d31ea6aa0_0 .net *"_ivl_67", 5 0, L_0000020d31ea7e30;  1 drivers
v0000020d31ea6640_0 .net *"_ivl_70", 0 0, L_0000020d31ef1a60;  1 drivers
L_0000020d31ea8f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea5380_0 .net/2u *"_ivl_72", 57 0, L_0000020d31ea8f48;  1 drivers
L_0000020d31ea8f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea5880_0 .net/2u *"_ivl_74", 31 0, L_0000020d31ea8f90;  1 drivers
v0000020d31ea5920_0 .net *"_ivl_77", 25 0, L_0000020d31ea7250;  1 drivers
v0000020d31ea4ca0_0 .net *"_ivl_78", 57 0, L_0000020d31ea79d0;  1 drivers
v0000020d31ea5e20_0 .net *"_ivl_8", 0 0, L_0000020d31ef1440;  1 drivers
v0000020d31ea6a00_0 .net *"_ivl_80", 57 0, L_0000020d31ea7bb0;  1 drivers
L_0000020d31ea8fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020d31ea54c0_0 .net/2u *"_ivl_84", 31 0, L_0000020d31ea8fd8;  1 drivers
L_0000020d31ea9020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020d31ea6320_0 .net/2u *"_ivl_88", 5 0, L_0000020d31ea9020;  1 drivers
v0000020d31ea6140_0 .net *"_ivl_90", 0 0, L_0000020d31ea7a70;  1 drivers
L_0000020d31ea9068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020d31ea4d40_0 .net/2u *"_ivl_92", 5 0, L_0000020d31ea9068;  1 drivers
v0000020d31ea4fc0_0 .net *"_ivl_94", 0 0, L_0000020d31ea7d90;  1 drivers
v0000020d31ea63c0_0 .net *"_ivl_97", 0 0, L_0000020d31ef1210;  1 drivers
v0000020d31ea5100_0 .net *"_ivl_98", 47 0, L_0000020d31ea8970;  1 drivers
v0000020d31ea5420_0 .net "adderResult", 31 0, L_0000020d31ea8150;  1 drivers
v0000020d31ea5240_0 .net "address", 31 0, L_0000020d31ea8290;  1 drivers
v0000020d31ea51a0_0 .net "clk", 0 0, L_0000020d31ef10c0;  alias, 1 drivers
v0000020d31ea6b40_0 .var "cycles_consumed", 31 0;
o0000020d31e61048 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d31ea4de0_0 .net "excep_flag", 0 0, o0000020d31e61048;  0 drivers
v0000020d31ea59c0_0 .net "extImm", 31 0, L_0000020d31f02fb0;  1 drivers
v0000020d31ea5f60_0 .net "funct", 5 0, L_0000020d31ea76b0;  1 drivers
v0000020d31ea52e0_0 .net "hlt", 0 0, v0000020d31df7590_0;  1 drivers
v0000020d31ea56a0_0 .net "imm", 15 0, L_0000020d31ea6fd0;  1 drivers
v0000020d31ea5ce0_0 .net "immediate", 31 0, L_0000020d31f02290;  1 drivers
v0000020d31ea4e80_0 .net "input_clk", 0 0, v0000020d31ea8790_0;  1 drivers
v0000020d31ea5740_0 .net "instruction", 31 0, L_0000020d31f02d30;  1 drivers
v0000020d31ea4f20_0 .net "memoryReadData", 31 0, v0000020d31ea0f80_0;  1 drivers
v0000020d31ea5560_0 .net "nextPC", 31 0, L_0000020d31f01ed0;  1 drivers
v0000020d31ea5060_0 .net "opcode", 5 0, L_0000020d31ea83d0;  1 drivers
v0000020d31ea5a60_0 .net "rd", 4 0, L_0000020d31ea7b10;  1 drivers
v0000020d31ea5b00_0 .net "readData1", 31 0, L_0000020d31ef1670;  1 drivers
v0000020d31ea5ba0_0 .net "readData1_w", 31 0, L_0000020d31f03550;  1 drivers
v0000020d31ea5c40_0 .net "readData2", 31 0, L_0000020d31ef14b0;  1 drivers
v0000020d31ea6000_0 .net "rs", 4 0, L_0000020d31ea7570;  1 drivers
v0000020d31ea60a0_0 .net "rst", 0 0, v0000020d31ea7f70_0;  1 drivers
v0000020d31ea74d0_0 .net "rt", 4 0, L_0000020d31ea7930;  1 drivers
v0000020d31ea6f30_0 .net "shamt", 31 0, L_0000020d31ea8b50;  1 drivers
v0000020d31ea81f0_0 .net "wire_instruction", 31 0, L_0000020d31ef1750;  1 drivers
v0000020d31ea8330_0 .net "writeData", 31 0, L_0000020d31f03690;  1 drivers
v0000020d31ea6cb0_0 .net "zero", 0 0, L_0000020d31f01e30;  1 drivers
L_0000020d31ea7110 .part L_0000020d31f02d30, 26, 6;
L_0000020d31ea83d0 .functor MUXZ 6, L_0000020d31ea7110, L_0000020d31ea8c78, L_0000020d31dd6d30, C4<>;
L_0000020d31ea8830 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea8d08;
L_0000020d31ea7750 .part L_0000020d31f02d30, 11, 5;
L_0000020d31ea85b0 .functor MUXZ 5, L_0000020d31ea7750, L_0000020d31ea8d50, L_0000020d31ea8830, C4<>;
L_0000020d31ea7b10 .functor MUXZ 5, L_0000020d31ea85b0, L_0000020d31ea8cc0, L_0000020d31ef1440, C4<>;
L_0000020d31ea8650 .part L_0000020d31f02d30, 21, 5;
L_0000020d31ea7570 .functor MUXZ 5, L_0000020d31ea8650, L_0000020d31ea8d98, L_0000020d31ef0f70, C4<>;
L_0000020d31ea7ed0 .part L_0000020d31f02d30, 16, 5;
L_0000020d31ea7930 .functor MUXZ 5, L_0000020d31ea7ed0, L_0000020d31ea8de0, L_0000020d31ef1130, C4<>;
L_0000020d31ea8510 .part L_0000020d31f02d30, 0, 16;
L_0000020d31ea6fd0 .functor MUXZ 16, L_0000020d31ea8510, L_0000020d31ea8e28, L_0000020d31ef1590, C4<>;
L_0000020d31ea7390 .part L_0000020d31f02d30, 6, 5;
L_0000020d31ea6df0 .concat [ 5 32 0 0], L_0000020d31ea7390, L_0000020d31ea8eb8;
L_0000020d31ea88d0 .functor MUXZ 37, L_0000020d31ea6df0, L_0000020d31ea8e70, L_0000020d31ef1980, C4<>;
L_0000020d31ea8b50 .part L_0000020d31ea88d0, 0, 32;
L_0000020d31ea7e30 .part L_0000020d31f02d30, 0, 6;
L_0000020d31ea76b0 .functor MUXZ 6, L_0000020d31ea7e30, L_0000020d31ea8f00, L_0000020d31ef0fe0, C4<>;
L_0000020d31ea7250 .part L_0000020d31f02d30, 0, 26;
L_0000020d31ea79d0 .concat [ 26 32 0 0], L_0000020d31ea7250, L_0000020d31ea8f90;
L_0000020d31ea7bb0 .functor MUXZ 58, L_0000020d31ea79d0, L_0000020d31ea8f48, L_0000020d31ef1a60, C4<>;
L_0000020d31ea8290 .part L_0000020d31ea7bb0, 0, 32;
L_0000020d31ea7070 .arith/sum 32, v0000020d31e27f60_0, L_0000020d31ea8fd8;
L_0000020d31ea7a70 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea9020;
L_0000020d31ea7d90 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea9068;
L_0000020d31ea8970 .concat [ 32 16 0 0], L_0000020d31ea8290, L_0000020d31ea90b0;
L_0000020d31ea71b0 .concat [ 6 26 0 0], L_0000020d31ea83d0, L_0000020d31ea90f8;
L_0000020d31ea7c50 .cmp/eq 32, L_0000020d31ea71b0, L_0000020d31ea9140;
L_0000020d31ea7cf0 .cmp/eq 6, L_0000020d31ea76b0, L_0000020d31ea9188;
L_0000020d31ea8a10 .concat [ 32 16 0 0], L_0000020d31ef1670, L_0000020d31ea91d0;
L_0000020d31ea86f0 .concat [ 32 16 0 0], v0000020d31e27f60_0, L_0000020d31ea9218;
L_0000020d31ea8010 .part L_0000020d31ea6fd0, 15, 1;
LS_0000020d31ea77f0_0_0 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_4 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_8 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_12 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_16 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_20 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_24 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_0_28 .concat [ 1 1 1 1], L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010, L_0000020d31ea8010;
LS_0000020d31ea77f0_1_0 .concat [ 4 4 4 4], LS_0000020d31ea77f0_0_0, LS_0000020d31ea77f0_0_4, LS_0000020d31ea77f0_0_8, LS_0000020d31ea77f0_0_12;
LS_0000020d31ea77f0_1_4 .concat [ 4 4 4 4], LS_0000020d31ea77f0_0_16, LS_0000020d31ea77f0_0_20, LS_0000020d31ea77f0_0_24, LS_0000020d31ea77f0_0_28;
L_0000020d31ea77f0 .concat [ 16 16 0 0], LS_0000020d31ea77f0_1_0, LS_0000020d31ea77f0_1_4;
L_0000020d31ea8ab0 .concat [ 16 32 0 0], L_0000020d31ea6fd0, L_0000020d31ea77f0;
L_0000020d31ea6e90 .arith/sum 48, L_0000020d31ea86f0, L_0000020d31ea8ab0;
L_0000020d31ea72f0 .functor MUXZ 48, L_0000020d31ea6e90, L_0000020d31ea8a10, L_0000020d31ef19f0, C4<>;
L_0000020d31ea80b0 .functor MUXZ 48, L_0000020d31ea72f0, L_0000020d31ea8970, L_0000020d31ef1210, C4<>;
L_0000020d31ea8150 .part L_0000020d31ea80b0, 0, 32;
L_0000020d31ea7430 .cmp/eq 2, v0000020d31ea1de0_0, L_0000020d31ea9260;
L_0000020d31ea7610 .cmp/eq 2, v0000020d31ea1de0_0, L_0000020d31ea92a8;
L_0000020d31f02dd0 .cmp/eq 2, v0000020d31ea1de0_0, L_0000020d31ea92f0;
L_0000020d31f02790 .functor MUXZ 32, L_0000020d31ea9380, L_0000020d31ea9338, L_0000020d31f02dd0, C4<>;
L_0000020d31f01f70 .functor MUXZ 32, L_0000020d31f02790, L_0000020d31ea8150, L_0000020d31ea7610, C4<>;
L_0000020d31f01ed0 .functor MUXZ 32, L_0000020d31f01f70, L_0000020d31ea7070, L_0000020d31ea7430, C4<>;
L_0000020d31f02d30 .functor MUXZ 32, L_0000020d31ef1750, L_0000020d31ea9410, L_0000020d31ef0f00, C4<>;
L_0000020d31f02330 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea94e8;
L_0000020d31f025b0 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea9530;
L_0000020d31f03190 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea9578;
L_0000020d31f02b50 .concat [ 16 16 0 0], L_0000020d31ea6fd0, L_0000020d31ea95c0;
L_0000020d31f02510 .part L_0000020d31ea6fd0, 15, 1;
LS_0000020d31f028d0_0_0 .concat [ 1 1 1 1], L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510;
LS_0000020d31f028d0_0_4 .concat [ 1 1 1 1], L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510;
LS_0000020d31f028d0_0_8 .concat [ 1 1 1 1], L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510;
LS_0000020d31f028d0_0_12 .concat [ 1 1 1 1], L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510, L_0000020d31f02510;
L_0000020d31f028d0 .concat [ 4 4 4 4], LS_0000020d31f028d0_0_0, LS_0000020d31f028d0_0_4, LS_0000020d31f028d0_0_8, LS_0000020d31f028d0_0_12;
L_0000020d31f02f10 .concat [ 16 16 0 0], L_0000020d31ea6fd0, L_0000020d31f028d0;
L_0000020d31f02fb0 .functor MUXZ 32, L_0000020d31f02f10, L_0000020d31f02b50, L_0000020d31ef1b40, C4<>;
L_0000020d31f03050 .concat [ 6 26 0 0], L_0000020d31ea83d0, L_0000020d31ea9608;
L_0000020d31f02ab0 .cmp/eq 32, L_0000020d31f03050, L_0000020d31ea9650;
L_0000020d31f02a10 .cmp/eq 6, L_0000020d31ea76b0, L_0000020d31ea9698;
L_0000020d31f02650 .cmp/eq 6, L_0000020d31ea76b0, L_0000020d31ea96e0;
L_0000020d31f02970 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea9728;
L_0000020d31f035f0 .functor MUXZ 32, L_0000020d31f02fb0, L_0000020d31ea9770, L_0000020d31f02970, C4<>;
L_0000020d31f02290 .functor MUXZ 32, L_0000020d31f035f0, L_0000020d31ea8b50, L_0000020d31ef1280, C4<>;
L_0000020d31f032d0 .concat [ 6 26 0 0], L_0000020d31ea83d0, L_0000020d31ea97b8;
L_0000020d31f03370 .cmp/eq 32, L_0000020d31f032d0, L_0000020d31ea9800;
L_0000020d31f03410 .cmp/eq 6, L_0000020d31ea76b0, L_0000020d31ea9848;
L_0000020d31f037d0 .cmp/eq 6, L_0000020d31ea76b0, L_0000020d31ea9890;
L_0000020d31f034b0 .cmp/eq 6, L_0000020d31ea83d0, L_0000020d31ea98d8;
L_0000020d31f01cf0 .functor MUXZ 32, L_0000020d31ef1670, v0000020d31e27f60_0, L_0000020d31f034b0, C4<>;
L_0000020d31f03550 .functor MUXZ 32, L_0000020d31f01cf0, L_0000020d31ef14b0, L_0000020d31ef1050, C4<>;
S_0000020d31df43e0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d31e0a1c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020d31ef0cd0 .functor NOT 1, v0000020d31df7270_0, C4<0>, C4<0>, C4<0>;
v0000020d31df6f50_0 .net *"_ivl_0", 0 0, L_0000020d31ef0cd0;  1 drivers
v0000020d31df8710_0 .net "in1", 31 0, L_0000020d31ef14b0;  alias, 1 drivers
v0000020d31df6ff0_0 .net "in2", 31 0, L_0000020d31f02290;  alias, 1 drivers
v0000020d31df7950_0 .net "out", 31 0, L_0000020d31f03230;  alias, 1 drivers
v0000020d31df79f0_0 .net "s", 0 0, v0000020d31df7270_0;  alias, 1 drivers
L_0000020d31f03230 .functor MUXZ 32, L_0000020d31f02290, L_0000020d31ef14b0, L_0000020d31ef0cd0, C4<>;
S_0000020d31d94190 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020d31e980a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020d31e980d8 .param/l "add" 0 4 5, C4<100000>;
P_0000020d31e98110 .param/l "addi" 0 4 8, C4<001000>;
P_0000020d31e98148 .param/l "addu" 0 4 5, C4<100001>;
P_0000020d31e98180 .param/l "and_" 0 4 5, C4<100100>;
P_0000020d31e981b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020d31e981f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020d31e98228 .param/l "bne" 0 4 10, C4<000101>;
P_0000020d31e98260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020d31e98298 .param/l "j" 0 4 12, C4<000010>;
P_0000020d31e982d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020d31e98308 .param/l "jr" 0 4 6, C4<001000>;
P_0000020d31e98340 .param/l "lw" 0 4 8, C4<100011>;
P_0000020d31e98378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020d31e983b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020d31e983e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020d31e98420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020d31e98458 .param/l "sll" 0 4 6, C4<000000>;
P_0000020d31e98490 .param/l "slt" 0 4 5, C4<101010>;
P_0000020d31e984c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020d31e98500 .param/l "srl" 0 4 6, C4<000010>;
P_0000020d31e98538 .param/l "sub" 0 4 5, C4<100010>;
P_0000020d31e98570 .param/l "subu" 0 4 5, C4<100011>;
P_0000020d31e985a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020d31e985e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020d31e98618 .param/l "xori" 0 4 8, C4<001110>;
v0000020d31df7090_0 .var "ALUOp", 3 0;
v0000020d31df7270_0 .var "ALUSrc", 0 0;
v0000020d31df87b0_0 .var "MemReadEn", 0 0;
v0000020d31df7d10_0 .var "MemWriteEn", 0 0;
v0000020d31df73b0_0 .var "MemtoReg", 0 0;
v0000020d31df7f90_0 .var "RegDst", 0 0;
v0000020d31df7450_0 .var "RegWriteEn", 0 0;
v0000020d31df74f0_0 .net "funct", 5 0, L_0000020d31ea76b0;  alias, 1 drivers
v0000020d31df7590_0 .var "hlt", 0 0;
v0000020d31df7bd0_0 .net "opcode", 5 0, L_0000020d31ea83d0;  alias, 1 drivers
v0000020d31df8030_0 .net "rst", 0 0, v0000020d31ea7f70_0;  alias, 1 drivers
E_0000020d31e0a680 .event anyedge, v0000020d31df8030_0, v0000020d31df7bd0_0, v0000020d31df74f0_0;
S_0000020d31d943e0 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020d31e0a980 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020d31ef1750 .functor BUFZ 32, L_0000020d31f02e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020d31df7c70_0 .net "Data_Out", 31 0, L_0000020d31ef1750;  alias, 1 drivers
v0000020d31df7db0 .array "InstMem", 0 1023, 31 0;
v0000020d31df7ef0_0 .net *"_ivl_0", 31 0, L_0000020d31f02e70;  1 drivers
v0000020d31df8170_0 .net *"_ivl_3", 9 0, L_0000020d31f02c90;  1 drivers
v0000020d31df8210_0 .net *"_ivl_4", 11 0, L_0000020d31f03af0;  1 drivers
L_0000020d31ea93c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d31dd5480_0 .net *"_ivl_7", 1 0, L_0000020d31ea93c8;  1 drivers
v0000020d31dd6060_0 .net "addr", 31 0, v0000020d31e27f60_0;  alias, 1 drivers
v0000020d31ea1660_0 .var/i "i", 31 0;
L_0000020d31f02e70 .array/port v0000020d31df7db0, L_0000020d31f03af0;
L_0000020d31f02c90 .part v0000020d31e27f60_0, 0, 10;
L_0000020d31f03af0 .concat [ 10 2 0 0], L_0000020d31f02c90, L_0000020d31ea93c8;
S_0000020d31d429c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020d31ef1670 .functor BUFZ 32, L_0000020d31f026f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020d31ef14b0 .functor BUFZ 32, L_0000020d31f021f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020d31ea2100_0 .net *"_ivl_0", 31 0, L_0000020d31f026f0;  1 drivers
v0000020d31ea2560_0 .net *"_ivl_10", 6 0, L_0000020d31f030f0;  1 drivers
L_0000020d31ea94a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d31ea2060_0 .net *"_ivl_13", 1 0, L_0000020d31ea94a0;  1 drivers
v0000020d31ea22e0_0 .net *"_ivl_2", 6 0, L_0000020d31f02bf0;  1 drivers
L_0000020d31ea9458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d31ea1e80_0 .net *"_ivl_5", 1 0, L_0000020d31ea9458;  1 drivers
v0000020d31ea1200_0 .net *"_ivl_8", 31 0, L_0000020d31f021f0;  1 drivers
v0000020d31ea0d00_0 .net "clk", 0 0, L_0000020d31ef10c0;  alias, 1 drivers
v0000020d31ea21a0_0 .var/i "i", 31 0;
v0000020d31ea1ca0_0 .net "readData1", 31 0, L_0000020d31ef1670;  alias, 1 drivers
v0000020d31ea1c00_0 .net "readData2", 31 0, L_0000020d31ef14b0;  alias, 1 drivers
v0000020d31ea0760_0 .net "readRegister1", 4 0, L_0000020d31ea7570;  alias, 1 drivers
v0000020d31ea0e40_0 .net "readRegister2", 4 0, L_0000020d31ea7930;  alias, 1 drivers
v0000020d31ea24c0 .array "registers", 31 0, 31 0;
v0000020d31ea0da0_0 .net "rst", 0 0, v0000020d31ea7f70_0;  alias, 1 drivers
v0000020d31ea1160_0 .net "we", 0 0, v0000020d31df7450_0;  alias, 1 drivers
v0000020d31ea0940_0 .net "writeData", 31 0, L_0000020d31f03690;  alias, 1 drivers
v0000020d31ea1020_0 .net "writeRegister", 4 0, L_0000020d31f02830;  alias, 1 drivers
E_0000020d31e0a9c0/0 .event negedge, v0000020d31df8030_0;
E_0000020d31e0a9c0/1 .event posedge, v0000020d31ea0d00_0;
E_0000020d31e0a9c0 .event/or E_0000020d31e0a9c0/0, E_0000020d31e0a9c0/1;
L_0000020d31f026f0 .array/port v0000020d31ea24c0, L_0000020d31f02bf0;
L_0000020d31f02bf0 .concat [ 5 2 0 0], L_0000020d31ea7570, L_0000020d31ea9458;
L_0000020d31f021f0 .array/port v0000020d31ea24c0, L_0000020d31f030f0;
L_0000020d31f030f0 .concat [ 5 2 0 0], L_0000020d31ea7930, L_0000020d31ea94a0;
S_0000020d31d42b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020d31d429c0;
 .timescale 0 0;
v0000020d31ea1700_0 .var/i "i", 31 0;
S_0000020d31d91830 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020d31e0a580 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020d31ef1ad0 .functor NOT 1, v0000020d31df7f90_0, C4<0>, C4<0>, C4<0>;
v0000020d31ea2240_0 .net *"_ivl_0", 0 0, L_0000020d31ef1ad0;  1 drivers
v0000020d31ea10c0_0 .net "in1", 4 0, L_0000020d31ea7930;  alias, 1 drivers
v0000020d31ea17a0_0 .net "in2", 4 0, L_0000020d31ea7b10;  alias, 1 drivers
v0000020d31ea1840_0 .net "out", 4 0, L_0000020d31f02830;  alias, 1 drivers
v0000020d31ea06c0_0 .net "s", 0 0, v0000020d31df7f90_0;  alias, 1 drivers
L_0000020d31f02830 .functor MUXZ 5, L_0000020d31ea7b10, L_0000020d31ea7930, L_0000020d31ef1ad0, C4<>;
S_0000020d31d919c0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d31e0a800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020d31ef17c0 .functor NOT 1, v0000020d31df73b0_0, C4<0>, C4<0>, C4<0>;
v0000020d31ea1a20_0 .net *"_ivl_0", 0 0, L_0000020d31ef17c0;  1 drivers
v0000020d31ea1d40_0 .net "in1", 31 0, v0000020d31ea0800_0;  alias, 1 drivers
v0000020d31ea0ee0_0 .net "in2", 31 0, v0000020d31ea0f80_0;  alias, 1 drivers
v0000020d31ea1fc0_0 .net "out", 31 0, L_0000020d31f03690;  alias, 1 drivers
v0000020d31ea18e0_0 .net "s", 0 0, v0000020d31df73b0_0;  alias, 1 drivers
L_0000020d31f03690 .functor MUXZ 32, v0000020d31ea0f80_0, v0000020d31ea0800_0, L_0000020d31ef17c0, C4<>;
S_0000020d31d7d9d0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020d31d7db60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020d31d7db98 .param/l "AND" 0 9 12, C4<0010>;
P_0000020d31d7dbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020d31d7dc08 .param/l "OR" 0 9 12, C4<0011>;
P_0000020d31d7dc40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020d31d7dc78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020d31d7dcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020d31d7dce8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020d31d7dd20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020d31d7dd58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020d31d7dd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020d31d7ddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020d31ea9920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d31ea1520_0 .net/2u *"_ivl_0", 31 0, L_0000020d31ea9920;  1 drivers
v0000020d31ea1980_0 .net "opSel", 3 0, v0000020d31df7090_0;  alias, 1 drivers
v0000020d31ea0c60_0 .net "operand1", 31 0, L_0000020d31f03550;  alias, 1 drivers
v0000020d31ea2380_0 .net "operand2", 31 0, L_0000020d31f03230;  alias, 1 drivers
v0000020d31ea0800_0 .var "result", 31 0;
v0000020d31ea15c0_0 .net "zero", 0 0, L_0000020d31f01e30;  alias, 1 drivers
E_0000020d31e0a8c0 .event anyedge, v0000020d31df7090_0, v0000020d31ea0c60_0, v0000020d31df7950_0;
L_0000020d31f01e30 .cmp/eq 32, v0000020d31ea0800_0, L_0000020d31ea9920;
S_0000020d31dc5ea0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000020d31ea2680 .param/l "RType" 0 4 2, C4<000000>;
P_0000020d31ea26b8 .param/l "add" 0 4 5, C4<100000>;
P_0000020d31ea26f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020d31ea2728 .param/l "addu" 0 4 5, C4<100001>;
P_0000020d31ea2760 .param/l "and_" 0 4 5, C4<100100>;
P_0000020d31ea2798 .param/l "andi" 0 4 8, C4<001100>;
P_0000020d31ea27d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020d31ea2808 .param/l "bne" 0 4 10, C4<000101>;
P_0000020d31ea2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020d31ea2878 .param/l "j" 0 4 12, C4<000010>;
P_0000020d31ea28b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020d31ea28e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020d31ea2920 .param/l "lw" 0 4 8, C4<100011>;
P_0000020d31ea2958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020d31ea2990 .param/l "or_" 0 4 5, C4<100101>;
P_0000020d31ea29c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020d31ea2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020d31ea2a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000020d31ea2a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000020d31ea2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020d31ea2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020d31ea2b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000020d31ea2b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000020d31ea2b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000020d31ea2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020d31ea2bf8 .param/l "xori" 0 4 8, C4<001110>;
v0000020d31ea1de0_0 .var "PCsrc", 1 0;
v0000020d31ea1f20_0 .net "excep_flag", 0 0, o0000020d31e61048;  alias, 0 drivers
v0000020d31ea12a0_0 .net "funct", 5 0, L_0000020d31ea76b0;  alias, 1 drivers
v0000020d31ea1340_0 .net "opcode", 5 0, L_0000020d31ea83d0;  alias, 1 drivers
v0000020d31ea1ac0_0 .net "operand1", 31 0, L_0000020d31ef1670;  alias, 1 drivers
v0000020d31ea2420_0 .net "operand2", 31 0, L_0000020d31f03230;  alias, 1 drivers
v0000020d31ea13e0_0 .net "rst", 0 0, v0000020d31ea7f70_0;  alias, 1 drivers
E_0000020d31e0ad40/0 .event anyedge, v0000020d31df8030_0, v0000020d31ea1f20_0, v0000020d31df7bd0_0, v0000020d31ea1ca0_0;
E_0000020d31e0ad40/1 .event anyedge, v0000020d31df7950_0, v0000020d31df74f0_0;
E_0000020d31e0ad40 .event/or E_0000020d31e0ad40/0, E_0000020d31e0ad40/1;
S_0000020d31dc6030 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020d31ea08a0 .array "DataMem", 0 1023, 31 0;
v0000020d31ea09e0_0 .net "address", 31 0, v0000020d31ea0800_0;  alias, 1 drivers
v0000020d31ea0a80_0 .net "clock", 0 0, L_0000020d31ef1910;  1 drivers
v0000020d31ea0b20_0 .net "data", 31 0, L_0000020d31ef14b0;  alias, 1 drivers
v0000020d31ea0bc0_0 .var/i "i", 31 0;
v0000020d31ea0f80_0 .var "q", 31 0;
v0000020d31ea1480_0 .net "rden", 0 0, v0000020d31df87b0_0;  alias, 1 drivers
v0000020d31e27600_0 .net "wren", 0 0, v0000020d31df7d10_0;  alias, 1 drivers
E_0000020d31e0a780 .event posedge, v0000020d31ea0a80_0;
S_0000020d31dad4b0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000020d31df4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020d31e0ad00 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020d31e280a0_0 .net "PCin", 31 0, L_0000020d31f01ed0;  alias, 1 drivers
v0000020d31e27f60_0 .var "PCout", 31 0;
v0000020d31e28140_0 .net "clk", 0 0, L_0000020d31ef10c0;  alias, 1 drivers
v0000020d31e285a0_0 .net "rst", 0 0, v0000020d31ea7f70_0;  alias, 1 drivers
    .scope S_0000020d31dc5ea0;
T_0 ;
    %wait E_0000020d31e0ad40;
    %load/vec4 v0000020d31ea13e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020d31ea1de0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020d31ea1f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020d31ea1de0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000020d31ea1340_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000020d31ea1ac0_0;
    %load/vec4 v0000020d31ea2420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000020d31ea1340_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000020d31ea1ac0_0;
    %load/vec4 v0000020d31ea2420_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000020d31ea1340_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000020d31ea1340_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000020d31ea1340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000020d31ea12a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020d31ea1de0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020d31ea1de0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020d31dad4b0;
T_1 ;
    %wait E_0000020d31e0a9c0;
    %load/vec4 v0000020d31e285a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020d31e27f60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020d31e280a0_0;
    %assign/vec4 v0000020d31e27f60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d31d943e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d31ea1660_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020d31ea1660_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020d31ea1660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %load/vec4 v0000020d31ea1660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d31ea1660_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31df7db0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020d31d94190;
T_3 ;
    %wait E_0000020d31e0a680;
    %load/vec4 v0000020d31df8030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020d31df7590_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020d31df7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020d31df73b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020d31df87b0_0, 0;
    %assign/vec4 v0000020d31df7f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020d31df7590_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020d31df7090_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020d31df7270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d31df7450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d31df7d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d31df73b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d31df87b0_0, 0, 1;
    %store/vec4 v0000020d31df7f90_0, 0, 1;
    %load/vec4 v0000020d31df7bd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7590_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %load/vec4 v0000020d31df74f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020d31df7f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df87b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df73b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020d31df7270_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020d31df7090_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020d31d429c0;
T_4 ;
    %wait E_0000020d31e0a9c0;
    %fork t_1, S_0000020d31d42b50;
    %jmp t_0;
    .scope S_0000020d31d42b50;
t_1 ;
    %load/vec4 v0000020d31ea0da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d31ea1700_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020d31ea1700_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020d31ea1700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea24c0, 0, 4;
    %load/vec4 v0000020d31ea1700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d31ea1700_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020d31ea1160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020d31ea0940_0;
    %load/vec4 v0000020d31ea1020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea24c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea24c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020d31d429c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020d31d429c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d31ea21a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020d31ea21a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020d31ea21a0_0;
    %ix/getv/s 4, v0000020d31ea21a0_0;
    %load/vec4a v0000020d31ea24c0, 4;
    %ix/getv/s 4, v0000020d31ea21a0_0;
    %load/vec4a v0000020d31ea24c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020d31ea21a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d31ea21a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020d31d7d9d0;
T_6 ;
    %wait E_0000020d31e0a8c0;
    %load/vec4 v0000020d31ea1980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %add;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %sub;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %and;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %or;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %xor;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %or;
    %inv;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020d31ea0c60_0;
    %load/vec4 v0000020d31ea2380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020d31ea2380_0;
    %load/vec4 v0000020d31ea0c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020d31ea0c60_0;
    %ix/getv 4, v0000020d31ea2380_0;
    %shiftl 4;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020d31ea0c60_0;
    %ix/getv 4, v0000020d31ea2380_0;
    %shiftr 4;
    %assign/vec4 v0000020d31ea0800_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020d31dc6030;
T_7 ;
    %wait E_0000020d31e0a780;
    %load/vec4 v0000020d31ea1480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020d31ea09e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020d31ea08a0, 4;
    %assign/vec4 v0000020d31ea0f80_0, 0;
T_7.0 ;
    %load/vec4 v0000020d31e27600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020d31ea0b20_0;
    %ix/getv 3, v0000020d31ea09e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020d31dc6030;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d31ea08a0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020d31dc6030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d31ea0bc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020d31ea0bc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020d31ea0bc0_0;
    %load/vec4a v0000020d31ea08a0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000020d31ea0bc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020d31ea0bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d31ea0bc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020d31df4250;
T_10 ;
    %wait E_0000020d31e0a9c0;
    %load/vec4 v0000020d31ea60a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d31ea6b40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020d31ea6b40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020d31ea6b40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020d31df3f30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d31ea8790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d31ea7f70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020d31df3f30;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020d31ea8790_0;
    %inv;
    %assign/vec4 v0000020d31ea8790_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020d31df3f30;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d31ea7f70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d31ea7f70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020d31ea7890_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
