\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\doxysection{D\+MA interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}}


D\+MA interrupts definition.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{D\+M\+A\+\_\+\+I\+T\+\_\+\+TC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+C\+IE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{D\+M\+A\+\_\+\+I\+T\+\_\+\+HT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+H\+T\+IE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{D\+M\+A\+\_\+\+I\+T\+\_\+\+TE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+E\+IE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{D\+M\+A\+\_\+\+I\+T\+\_\+\+D\+ME}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+M\+E\+IE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{D\+M\+A\+\_\+\+I\+T\+\_\+\+FE}}~0x00000080U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+MA interrupts definition. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}\label{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_DME@{DMA\_IT\_DME}}
\index{DMA\_IT\_DME@{DMA\_IT\_DME}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_DME}{DMA\_IT\_DME}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+D\+ME~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+M\+E\+IE}})}



Definition at line 353 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}\label{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_FE@{DMA\_IT\_FE}}
\index{DMA\_IT\_FE@{DMA\_IT\_FE}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_FE}{DMA\_IT\_FE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+FE~0x00000080U}



Definition at line 354 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_HT@{DMA\_IT\_HT}}
\index{DMA\_IT\_HT@{DMA\_IT\_HT}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_HT}{DMA\_IT\_HT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+HT~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+H\+T\+IE}})}



Definition at line 351 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_TC@{DMA\_IT\_TC}}
\index{DMA\_IT\_TC@{DMA\_IT\_TC}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_TC}{DMA\_IT\_TC}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+TC~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+C\+IE}})}



Definition at line 350 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_TE@{DMA\_IT\_TE}}
\index{DMA\_IT\_TE@{DMA\_IT\_TE}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_IT\_TE}{DMA\_IT\_TE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+I\+T\+\_\+\+TE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+E\+IE}})}



Definition at line 352 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

