Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\DillonBritt\Documents\Labs_Offline\Lab_1\VHDL_Files\nios32.qsys --block-symbol-file --output-directory=C:\Users\DillonBritt\Documents\Labs_Offline\Lab_1\VHDL_Files\nios32 --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading VHDL_Files/nios32.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 17.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding ext_bus [altera_up_external_bus_to_avalon_bridge 17.1]
Progress: Parameterizing module ext_bus
Progress: Adding flash [altera_avalon_cf 17.1]
Progress: Parameterizing module flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 17.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding leds [altera_avalon_pio 17.1]
Progress: Parameterizing module leds
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 17.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios32.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios32.cpu: Nios II Classic cores are no longer recommended for new projects
Info: nios32.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios32.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios32.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios32.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit.
Warning: nios32.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: nios32.ext_bus: ext_bus.avalon_master must be connected to an Avalon-MM slave
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\DillonBritt\Documents\Labs_Offline\Lab_1\VHDL_Files\nios32.qsys --synthesis=VHDL --output-directory=C:\Users\DillonBritt\Documents\Labs_Offline\Lab_1\VHDL_Files\nios32\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading VHDL_Files/nios32.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 17.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding ext_bus [altera_up_external_bus_to_avalon_bridge 17.1]
Progress: Parameterizing module ext_bus
Progress: Adding flash [altera_avalon_cf 17.1]
Progress: Parameterizing module flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 17.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding leds [altera_avalon_pio 17.1]
Progress: Parameterizing module leds
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 17.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios32.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios32.cpu: Nios II Classic cores are no longer recommended for new projects
Info: nios32.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios32.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios32.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios32.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit.
Warning: nios32.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: nios32.ext_bus: ext_bus.avalon_master must be connected to an Avalon-MM slave
Info: nios32: Generating nios32 "nios32" for QUARTUS_SYNTH
Info: buttons: Starting RTL generation for module 'nios32_buttons'
Info: buttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0002_buttons_gen//nios32_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'nios32_buttons'
Info: buttons: "nios32" instantiated altera_avalon_pio "buttons"
Info: cpu: Starting RTL generation for module 'nios32_cpu'
Info: cpu:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios32_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0003_cpu_gen//nios32_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.12 09:25:07 (*) Starting Nios II generation
Info: cpu: # 2018.02.12 09:25:07 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.12 09:25:08 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: cpu: # 2018.02.12 09:25:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.12 09:25:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.12 09:25:08 (*)   Plaintext license not found.
Info: cpu: # 2018.02.12 09:25:08 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.12 09:25:09 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: cpu: # 2018.02.12 09:25:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.12 09:25:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.12 09:25:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.02.12 09:25:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.12 09:25:09 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.12 09:25:10 (*)     Pipeline frontend
Info: cpu: # 2018.02.12 09:25:11 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.12 09:25:14 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.12 09:25:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios32_cpu'
Info: cpu: "nios32" instantiated altera_nios2_qsys "cpu"
Info: ext_bus: Starting Generation of External Bus to Avalon Bridge
Info: ext_bus: "nios32" instantiated altera_up_external_bus_to_avalon_bridge "ext_bus"
Info: jtag_uart_0: Starting RTL generation for module 'nios32_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios32_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0005_jtag_uart_0_gen//nios32_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios32_jtag_uart_0'
Info: jtag_uart_0: "nios32" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'nios32_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0006_leds_gen//nios32_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios32_leds'
Info: leds: "nios32" instantiated altera_avalon_pio "leds"
Info: onchip_memory_0: Starting RTL generation for module 'nios32_onchip_memory_0'
Info: onchip_memory_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios32_onchip_memory_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0007_onchip_memory_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0007_onchip_memory_0_gen//nios32_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_0: Done RTL generation for module 'nios32_onchip_memory_0'
Info: onchip_memory_0: "nios32" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
Info: sdram: Starting RTL generation for module 'nios32_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios32_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0008_sdram_gen//nios32_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios32_sdram'
Info: sdram: "nios32" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timer_0: Starting RTL generation for module 'nios32_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios32_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_7926630266320782984.dir/0009_timer_0_gen//nios32_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios32_timer_0'
Info: timer_0: "nios32" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios32" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios32" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios32" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/nios32/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: nios32: Done "nios32" with 38 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
