{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692959109724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692959109724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 25 15:55:09 2023 " "Processing started: Fri Aug 25 15:55:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692959109724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692959109724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fibbonacci_detector -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fibbonacci_detector -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692959109724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692959110037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692959110037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 23 11 " "Found 23 design units, including 11 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_4-Equations " "Found design unit 5: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_2-Equations " "Found design unit 7: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_4-Equations " "Found design unit 8: OR_4-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 NOR_2-Equations " "Found design unit 9: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_2-Equations " "Found design unit 10: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XNOR_2-Equations " "Found design unit 11: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 HALF_ADDER-Equations " "Found design unit 12: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_2 " "Found entity 6: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4 " "Found entity 7: OR_4" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOR_2 " "Found entity 8: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR_2 " "Found entity 9: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "10 XNOR_2 " "Found entity 10: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "11 HALF_ADDER " "Found entity 11: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Gates.vhdl" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_detector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fibonacci_detector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fibonacci_detector-Struct " "Found design unit 1: Fibonacci_detector-Struct" {  } { { "Fibonacci_detector.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Fibonacci_detector.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci_detector " "Found entity 1: Fibonacci_detector" {  } { { "Fibonacci_detector.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Fibonacci_detector.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692959120764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692959120795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fibonacci_detector Fibonacci_detector:add_instance " "Elaborating entity \"Fibonacci_detector\" for hierarchy \"Fibonacci_detector:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692959120795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER Fibonacci_detector:add_instance\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"Fibonacci_detector:add_instance\|INVERTER:NOT1\"" {  } { { "Fibonacci_detector.vhdl" "NOT1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Fibonacci_detector.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692959120795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 Fibonacci_detector:add_instance\|AND_3:AND1 " "Elaborating entity \"AND_3\" for hierarchy \"Fibonacci_detector:add_instance\|AND_3:AND1\"" {  } { { "Fibonacci_detector.vhdl" "AND1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Fibonacci_detector.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692959120811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_4 Fibonacci_detector:add_instance\|AND_4:AND2 " "Elaborating entity \"AND_4\" for hierarchy \"Fibonacci_detector:add_instance\|AND_4:AND2\"" {  } { { "Fibonacci_detector.vhdl" "AND2" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Fibonacci_detector.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692959120811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 Fibonacci_detector:add_instance\|OR_4:OR1 " "Elaborating entity \"OR_4\" for hierarchy \"Fibonacci_detector:add_instance\|OR_4:OR1\"" {  } { { "Fibonacci_detector.vhdl" "OR1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab3/Fibbonacci_detector/Fibonacci_detector.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692959120811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692959120889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 25 15:55:20 2023 " "Processing ended: Fri Aug 25 15:55:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692959120889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692959120889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692959120889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692959120889 ""}
