Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 31 15:29:48 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debounce_test_timing_summary_routed.rpt -pb debounce_test_timing_summary_routed.pb -rpx debounce_test_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.580        0.000                      0                   44        0.180        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.580        0.000                      0                   44        0.180        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.841ns (54.355%)  route 1.546ns (45.645%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    comp/counter_out0_carry__1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  comp/counter_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.383    comp/counter_out0_carry__2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.602 r  comp/counter_out0_carry__3/O[0]
                         net (fo=1, routed)           0.802     8.403    comp/data0[17]
    SLICE_X1Y109         LUT6 (Prop_lut6_I5_O)        0.295     8.698 r  comp/counter_out[17]_i_1/O
                         net (fo=1, routed)           0.000     8.698    comp/counter_out_0[17]
    SLICE_X1Y109         FDRE                                         r  comp/counter_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.587    15.009    comp/CLK
    SLICE_X1Y109         FDRE                                         r  comp/counter_out_reg[17]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)        0.029    15.278    comp/counter_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.867ns (58.600%)  route 1.319ns (41.400%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    comp/counter_out0_carry__1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  comp/counter_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.383    comp/counter_out0_carry__2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.622 r  comp/counter_out0_carry__3/O[2]
                         net (fo=1, routed)           0.575     8.196    comp/data0[19]
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.301     8.497 r  comp/counter_out[19]_i_1/O
                         net (fo=1, routed)           0.000     8.497    comp/counter_out_0[19]
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.587    15.009    comp/CLK
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[19]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.031    15.280    comp/counter_out_reg[19]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.839ns (58.186%)  route 1.322ns (41.814%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    comp/counter_out0_carry__1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 r  comp/counter_out0_carry__2/O[1]
                         net (fo=1, routed)           0.577     8.166    comp/data0[14]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.306     8.472 r  comp/counter_out[14]_i_1/O
                         net (fo=1, routed)           0.000     8.472    comp/counter_out_0[14]
    SLICE_X3Y108         FDRE                                         r  comp/counter_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.588    15.010    comp/CLK
    SLICE_X3Y108         FDRE                                         r  comp/counter_out_reg[14]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.031    15.281    comp/counter_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.832ns (58.062%)  route 1.323ns (41.938%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    comp/counter_out0_carry__1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.581 r  comp/counter_out0_carry__2/O[3]
                         net (fo=1, routed)           0.579     8.160    comp/data0[16]
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.307     8.467 r  comp/counter_out[16]_i_1/O
                         net (fo=1, routed)           0.000     8.467    comp/counter_out_0[16]
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.587    15.009    comp/CLK
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[16]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.029    15.278    comp/counter_out_reg[16]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.607ns (50.967%)  route 1.546ns (49.033%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.368 r  comp/counter_out0_carry__1/O[0]
                         net (fo=1, routed)           0.802     8.169    comp/data0[9]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     8.464 r  comp/counter_out[9]_i_1/O
                         net (fo=1, routed)           0.000     8.464    comp/counter_out_0[9]
    SLICE_X1Y107         FDRE                                         r  comp/counter_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.588    15.010    comp/CLK
    SLICE_X1Y107         FDRE                                         r  comp/counter_out_reg[9]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.029    15.279    comp/counter_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/result_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.704ns (24.214%)  route 2.203ns (75.786%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  comp/counter_out_reg[1]/Q
                         net (fo=2, routed)           0.667     6.435    comp/counter_out[1]
    SLICE_X3Y105         LUT4 (Prop_lut4_I0_O)        0.124     6.559 f  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.157     7.716    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.840 r  comp/result_i_1/O
                         net (fo=1, routed)           0.379     8.219    comp/result_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  comp/result_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.588    15.010    comp/CLK
    SLICE_X0Y107         FDRE                                         r  comp/result_reg/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_CE)      -0.205    15.045    comp/result_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.704ns (22.401%)  route 2.439ns (77.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.707     5.309    comp/CLK
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  comp/counter_out_reg[19]/Q
                         net (fo=2, routed)           0.670     6.436    comp/counter_out[19]
    SLICE_X3Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  comp/counter_out[19]_i_4/O
                         net (fo=20, routed)          1.768     8.328    comp/counter_out[19]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.452 r  comp/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.452    comp/counter_out_0[1]
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.031    15.282    comp/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 1.715ns (55.006%)  route 1.403ns (44.994%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.464 r  comp/counter_out0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.122    comp/data0[12]
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.307     8.429 r  comp/counter_out[12]_i_1/O
                         net (fo=1, routed)           0.000     8.429    comp/counter_out_0[12]
    SLICE_X3Y107         FDRE                                         r  comp/counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.588    15.010    comp/CLK
    SLICE_X3Y107         FDRE                                         r  comp/counter_out_reg[12]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.031    15.281    comp/counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.724ns (55.345%)  route 1.391ns (44.655%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    comp/counter_out0_carry__1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.485 r  comp/counter_out0_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.131    comp/data0[13]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.295     8.426 r  comp/counter_out[13]_i_1/O
                         net (fo=1, routed)           0.000     8.426    comp/counter_out_0[13]
    SLICE_X3Y108         FDRE                                         r  comp/counter_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.588    15.010    comp/CLK
    SLICE_X3Y108         FDRE                                         r  comp/counter_out_reg[13]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.029    15.279    comp/counter_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.956ns (62.862%)  route 1.156ns (37.138%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  comp/counter_out_reg[5]/Q
                         net (fo=2, routed)           0.744     6.512    comp/counter_out[5]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.149 r  comp/counter_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    comp/counter_out0_carry__0_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  comp/counter_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    comp/counter_out0_carry__1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  comp/counter_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.383    comp/counter_out0_carry__2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.706 r  comp/counter_out0_carry__3/O[1]
                         net (fo=1, routed)           0.411     8.117    comp/data0[18]
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.306     8.423 r  comp/counter_out[18]_i_1/O
                         net (fo=1, routed)           0.000     8.423    comp/counter_out_0[18]
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.587    15.009    comp/CLK
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[18]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.031    15.280    comp/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 comp/buffers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X0Y105         FDRE                                         r  comp/buffers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp/buffers_reg[0]/Q
                         net (fo=3, routed)           0.098     1.756    comp/buffers_reg_n_0_[0]
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  comp/counter_start_i_1/O
                         net (fo=1, routed)           0.000     1.801    comp/p_0_in
    SLICE_X1Y105         FDRE                                         r  comp/counter_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X1Y105         FDRE                                         r  comp/counter_start_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091     1.621    comp/counter_start_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 comp/counter_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.504%)  route 0.207ns (52.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X3Y105         FDSE                                         r  comp/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDSE (Prop_fdse_C_Q)         0.141     1.658 f  comp/counter_out_reg[0]/Q
                         net (fo=3, routed)           0.207     1.865    comp/counter_out[0]
    SLICE_X3Y105         LUT1 (Prop_lut1_I0_O)        0.046     1.911 r  comp/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    comp/counter_out_0[0]
    SLICE_X3Y105         FDSE                                         r  comp/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y105         FDSE                                         r  comp/counter_out_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDSE (Hold_fdse_C_D)         0.105     1.622    comp/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 comp/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.572%)  route 0.235ns (50.428%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X1Y106         FDRE                                         r  comp/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  comp/counter_out_reg[6]/Q
                         net (fo=2, routed)           0.107     1.766    comp/counter_out[6]
    SLICE_X3Y106         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  comp/counter_out[19]_i_6/O
                         net (fo=20, routed)          0.128     1.938    comp/counter_out[19]_i_6_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  comp/counter_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.983    comp/counter_out_0[7]
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y106         FDRE                                         r  comp/counter_out_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092     1.625    comp/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 comp/counter_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.114%)  route 0.249ns (51.886%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.597     1.516    comp/CLK
    SLICE_X1Y107         FDRE                                         r  comp/counter_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  comp/counter_out_reg[9]/Q
                         net (fo=2, routed)           0.107     1.765    comp/counter_out[9]
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  comp/counter_out[19]_i_5/O
                         net (fo=20, routed)          0.142     1.952    comp/counter_out[19]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.997 r  comp/counter_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.997    comp/counter_out_0[10]
    SLICE_X3Y107         FDRE                                         r  comp/counter_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.870     2.035    comp/CLK
    SLICE_X3Y107         FDRE                                         r  comp/counter_out_reg[10]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.092     1.624    comp/counter_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 comp/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.231ns (48.770%)  route 0.243ns (51.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp/counter_out_reg[3]/Q
                         net (fo=2, routed)           0.149     1.807    comp/counter_out[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          0.094     1.946    comp/counter_out[19]_i_2_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  comp/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.991    comp/counter_out_0[1]
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092     1.609    comp/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 comp/counter_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.139%)  route 0.259ns (52.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.597     1.516    comp/CLK
    SLICE_X1Y109         FDRE                                         r  comp/counter_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  comp/counter_out_reg[17]/Q
                         net (fo=2, routed)           0.107     1.765    comp/counter_out[17]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  comp/counter_out[19]_i_4/O
                         net (fo=20, routed)          0.152     1.961    comp/counter_out[19]_i_4_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  comp/counter_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.006    comp/counter_out_0[19]
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.870     2.035    comp/CLK
    SLICE_X3Y109         FDRE                                         r  comp/counter_out_reg[19]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092     1.624    comp/counter_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X1Y105         FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.249     1.908    comp/counter_start
    SLICE_X3Y105         FDSE                                         r  comp/counter_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y105         FDSE                                         r  comp/counter_out_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDSE (Hold_fdse_C_S)        -0.018     1.515    comp/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X1Y105         FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.249     1.908    comp/counter_start
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDRE (Hold_fdre_C_R)        -0.018     1.515    comp/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X1Y105         FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.249     1.908    comp/counter_start
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDRE (Hold_fdre_C_R)        -0.018     1.515    comp/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    comp/CLK
    SLICE_X1Y105         FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.249     1.908    comp/counter_start
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X3Y105         FDRE                                         r  comp/counter_out_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y105         FDRE (Hold_fdre_C_R)        -0.018     1.515    comp/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    comp/buffers_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    comp/buffers_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    comp/counter_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    comp/counter_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    comp/counter_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    comp/counter_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    comp/counter_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    comp/counter_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    comp/counter_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    comp/buffers_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    comp/buffers_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp/buffers_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp/buffers_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    comp/counter_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    comp/counter_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    comp/buffers_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    comp/buffers_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp/buffers_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp/buffers_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    comp/counter_out_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    comp/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    comp/counter_out_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 5.014ns (55.959%)  route 3.946ns (44.041%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_IBUF_inst/O
                         net (fo=2, routed)           3.946     5.423    led2_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.538     8.961 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     8.961    led2
    D14                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.483ns (54.274%)  route 1.249ns (45.726%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=2, routed)           1.249     1.494    led2_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.238     2.732 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     2.732    led2
    D14                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 4.021ns (70.586%)  route 1.676ns (29.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.708     5.310    comp/CLK
    SLICE_X0Y107         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  comp/result_reg/Q
                         net (fo=1, routed)           1.676     7.442    led1_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.007 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.007    led1
    C17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.407ns (80.231%)  route 0.347ns (19.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.597     1.516    comp/CLK
    SLICE_X0Y107         FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  comp/result_reg/Q
                         net (fo=1, routed)           0.347     2.004    led1_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.270 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.270    led1
    C17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            comp/buffers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.036ns  (logic 1.477ns (48.637%)  route 1.559ns (51.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_IBUF_inst/O
                         net (fo=2, routed)           1.559     3.036    comp/D[0]
    SLICE_X0Y105         FDRE                                         r  comp/buffers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589     5.011    comp/CLK
    SLICE_X0Y105         FDRE                                         r  comp/buffers_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            comp/buffers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.244ns (27.350%)  route 0.649ns (72.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=2, routed)           0.649     0.894    comp/D[0]
    SLICE_X0Y105         FDRE                                         r  comp/buffers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    comp/CLK
    SLICE_X0Y105         FDRE                                         r  comp/buffers_reg[0]/C





