// Seed: 3076105696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  always if (1) $signed(43);
  ;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_5
  );
  assign id_3 = id_6;
  logic [id_3 : 1] id_7, id_8;
  wire id_9 = id_6;
endmodule
