module count_slow(input clk, input slowena, input reset, output reg [3:0] q);

	always @(posedge clk)
		if (reset)
			q <= 0;
		else if (slowena)
			q <= {q[2:0], 1'b0};
	end

endmodule