
ubuntu-preinstalled/patch:     file format elf32-littlearm


Disassembly of section .init:

00002a18 <.init>:
    2a18:	push	{r3, lr}
    2a1c:	bl	5e20 <__assert_fail@plt+0x2db8>
    2a20:	pop	{r3, pc}

Disassembly of section .plt:

00002a24 <fdopen@plt-0x14>:
    2a24:	push	{lr}		; (str lr, [sp, #-4]!)
    2a28:	ldr	lr, [pc, #4]	; 2a34 <fdopen@plt-0x4>
    2a2c:	add	lr, pc, lr
    2a30:	ldr	pc, [lr, #8]!
    2a34:	muleq	r2, r8, r2

00002a38 <fdopen@plt>:
    2a38:	add	ip, pc, #0, 12
    2a3c:	add	ip, ip, #192512	; 0x2f000
    2a40:	ldr	pc, [ip, #664]!	; 0x298

00002a44 <calloc@plt>:
    2a44:	add	ip, pc, #0, 12
    2a48:	add	ip, ip, #192512	; 0x2f000
    2a4c:	ldr	pc, [ip, #656]!	; 0x290

00002a50 <raise@plt>:
    2a50:	add	ip, pc, #0, 12
    2a54:	add	ip, ip, #192512	; 0x2f000
    2a58:	ldr	pc, [ip, #648]!	; 0x288

00002a5c <gmtime_r@plt>:
    2a5c:			; <UNDEFINED> instruction: 0x46c04778
    2a60:	add	ip, pc, #0, 12
    2a64:	add	ip, ip, #192512	; 0x2f000
    2a68:	ldr	pc, [ip, #636]!	; 0x27c

00002a6c <utimensat@plt>:
    2a6c:	add	ip, pc, #0, 12
    2a70:	add	ip, ip, #192512	; 0x2f000
    2a74:	ldr	pc, [ip, #628]!	; 0x274

00002a78 <setbuf@plt>:
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #192512	; 0x2f000
    2a80:	ldr	pc, [ip, #620]!	; 0x26c

00002a84 <strcmp@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #192512	; 0x2f000
    2a8c:	ldr	pc, [ip, #612]!	; 0x264

00002a90 <__cxa_finalize@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #192512	; 0x2f000
    2a98:	ldr	pc, [ip, #604]!	; 0x25c

00002a9c <pathconf@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #192512	; 0x2f000
    2aa4:	ldr	pc, [ip, #596]!	; 0x254

00002aa8 <rewinddir@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #192512	; 0x2f000
    2ab0:	ldr	pc, [ip, #588]!	; 0x24c

00002ab4 <__isoc99_fscanf@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #192512	; 0x2f000
    2abc:	ldr	pc, [ip, #580]!	; 0x244

00002ac0 <read@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #192512	; 0x2f000
    2ac8:	ldr	pc, [ip, #572]!	; 0x23c

00002acc <mktime@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #192512	; 0x2f000
    2ad4:	ldr	pc, [ip, #564]!	; 0x234

00002ad8 <fflush@plt>:
    2ad8:			; <UNDEFINED> instruction: 0x46c04778
    2adc:	add	ip, pc, #0, 12
    2ae0:	add	ip, ip, #192512	; 0x2f000
    2ae4:	ldr	pc, [ip, #552]!	; 0x228

00002ae8 <unlinkat@plt>:
    2ae8:	add	ip, pc, #0, 12
    2aec:	add	ip, ip, #192512	; 0x2f000
    2af0:	ldr	pc, [ip, #544]!	; 0x220

00002af4 <sigprocmask@plt>:
    2af4:			; <UNDEFINED> instruction: 0x46c04778
    2af8:	add	ip, pc, #0, 12
    2afc:	add	ip, ip, #192512	; 0x2f000
    2b00:	ldr	pc, [ip, #532]!	; 0x214

00002b04 <memmove@plt>:
    2b04:	add	ip, pc, #0, 12
    2b08:	add	ip, ip, #192512	; 0x2f000
    2b0c:	ldr	pc, [ip, #524]!	; 0x20c

00002b10 <free@plt>:
    2b10:			; <UNDEFINED> instruction: 0x46c04778
    2b14:	add	ip, pc, #0, 12
    2b18:	add	ip, ip, #192512	; 0x2f000
    2b1c:	ldr	pc, [ip, #512]!	; 0x200

00002b20 <faccessat@plt>:
    2b20:	add	ip, pc, #0, 12
    2b24:	add	ip, ip, #192512	; 0x2f000
    2b28:	ldr	pc, [ip, #504]!	; 0x1f8

00002b2c <ferror@plt>:
    2b2c:	add	ip, pc, #0, 12
    2b30:	add	ip, ip, #192512	; 0x2f000
    2b34:	ldr	pc, [ip, #496]!	; 0x1f0

00002b38 <strndup@plt>:
    2b38:	add	ip, pc, #0, 12
    2b3c:	add	ip, ip, #192512	; 0x2f000
    2b40:	ldr	pc, [ip, #488]!	; 0x1e8

00002b44 <clock_gettime@plt>:
    2b44:	add	ip, pc, #0, 12
    2b48:	add	ip, ip, #192512	; 0x2f000
    2b4c:	ldr	pc, [ip, #480]!	; 0x1e0

00002b50 <_exit@plt>:
    2b50:	add	ip, pc, #0, 12
    2b54:	add	ip, ip, #192512	; 0x2f000
    2b58:	ldr	pc, [ip, #472]!	; 0x1d8

00002b5c <memcpy@plt>:
    2b5c:			; <UNDEFINED> instruction: 0x46c04778
    2b60:	add	ip, pc, #0, 12
    2b64:	add	ip, ip, #192512	; 0x2f000
    2b68:	ldr	pc, [ip, #460]!	; 0x1cc

00002b6c <execlp@plt>:
    2b6c:	add	ip, pc, #0, 12
    2b70:	add	ip, ip, #192512	; 0x2f000
    2b74:	ldr	pc, [ip, #452]!	; 0x1c4

00002b78 <mbsinit@plt>:
    2b78:	add	ip, pc, #0, 12
    2b7c:	add	ip, ip, #192512	; 0x2f000
    2b80:	ldr	pc, [ip, #444]!	; 0x1bc

00002b84 <signal@plt>:
    2b84:	add	ip, pc, #0, 12
    2b88:	add	ip, ip, #192512	; 0x2f000
    2b8c:	ldr	pc, [ip, #436]!	; 0x1b4

00002b90 <rmdir@plt>:
    2b90:	add	ip, pc, #0, 12
    2b94:	add	ip, ip, #192512	; 0x2f000
    2b98:	ldr	pc, [ip, #428]!	; 0x1ac

00002b9c <ftell@plt>:
    2b9c:	add	ip, pc, #0, 12
    2ba0:	add	ip, ip, #192512	; 0x2f000
    2ba4:	ldr	pc, [ip, #420]!	; 0x1a4

00002ba8 <memcmp@plt>:
    2ba8:	add	ip, pc, #0, 12
    2bac:	add	ip, ip, #192512	; 0x2f000
    2bb0:	ldr	pc, [ip, #412]!	; 0x19c

00002bb4 <__stack_chk_fail@plt>:
    2bb4:	add	ip, pc, #0, 12
    2bb8:	add	ip, ip, #192512	; 0x2f000
    2bbc:	ldr	pc, [ip, #404]!	; 0x194

00002bc0 <unlink@plt>:
    2bc0:	add	ip, pc, #0, 12
    2bc4:	add	ip, ip, #192512	; 0x2f000
    2bc8:	ldr	pc, [ip, #396]!	; 0x18c

00002bcc <dup2@plt>:
    2bcc:	add	ip, pc, #0, 12
    2bd0:	add	ip, ip, #192512	; 0x2f000
    2bd4:	ldr	pc, [ip, #388]!	; 0x184

00002bd8 <getrlimit64@plt>:
    2bd8:	add	ip, pc, #0, 12
    2bdc:	add	ip, ip, #192512	; 0x2f000
    2be0:	ldr	pc, [ip, #380]!	; 0x17c

00002be4 <realloc@plt>:
    2be4:	add	ip, pc, #0, 12
    2be8:	add	ip, ip, #192512	; 0x2f000
    2bec:	ldr	pc, [ip, #372]!	; 0x174

00002bf0 <dup@plt>:
    2bf0:	add	ip, pc, #0, 12
    2bf4:	add	ip, ip, #192512	; 0x2f000
    2bf8:	ldr	pc, [ip, #364]!	; 0x16c

00002bfc <localtime_r@plt>:
    2bfc:	add	ip, pc, #0, 12
    2c00:	add	ip, ip, #192512	; 0x2f000
    2c04:	ldr	pc, [ip, #356]!	; 0x164

00002c08 <chdir@plt>:
    2c08:	add	ip, pc, #0, 12
    2c0c:	add	ip, ip, #192512	; 0x2f000
    2c10:	ldr	pc, [ip, #348]!	; 0x15c

00002c14 <geteuid@plt>:
    2c14:	add	ip, pc, #0, 12
    2c18:	add	ip, ip, #192512	; 0x2f000
    2c1c:	ldr	pc, [ip, #340]!	; 0x154

00002c20 <__fxstatat64@plt>:
    2c20:	add	ip, pc, #0, 12
    2c24:	add	ip, ip, #192512	; 0x2f000
    2c28:	ldr	pc, [ip, #332]!	; 0x14c

00002c2c <perror@plt>:
    2c2c:	add	ip, pc, #0, 12
    2c30:	add	ip, ip, #192512	; 0x2f000
    2c34:	ldr	pc, [ip, #324]!	; 0x144

00002c38 <iswprint@plt>:
    2c38:	add	ip, pc, #0, 12
    2c3c:	add	ip, ip, #192512	; 0x2f000
    2c40:	ldr	pc, [ip, #316]!	; 0x13c

00002c44 <tzset@plt>:
    2c44:	add	ip, pc, #0, 12
    2c48:	add	ip, ip, #192512	; 0x2f000
    2c4c:	ldr	pc, [ip, #308]!	; 0x134

00002c50 <__fxstat64@plt>:
    2c50:	add	ip, pc, #0, 12
    2c54:	add	ip, ip, #192512	; 0x2f000
    2c58:	ldr	pc, [ip, #300]!	; 0x12c

00002c5c <readlink@plt>:
    2c5c:	add	ip, pc, #0, 12
    2c60:	add	ip, ip, #192512	; 0x2f000
    2c64:	ldr	pc, [ip, #292]!	; 0x124

00002c68 <getegid@plt>:
    2c68:	add	ip, pc, #0, 12
    2c6c:	add	ip, ip, #192512	; 0x2f000
    2c70:	ldr	pc, [ip, #284]!	; 0x11c

00002c74 <sigaction@plt>:
    2c74:	add	ip, pc, #0, 12
    2c78:	add	ip, ip, #192512	; 0x2f000
    2c7c:	ldr	pc, [ip, #276]!	; 0x114

00002c80 <fwrite@plt>:
    2c80:			; <UNDEFINED> instruction: 0x46c04778
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #192512	; 0x2f000
    2c8c:	ldr	pc, [ip, #264]!	; 0x108

00002c90 <lseek64@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #192512	; 0x2f000
    2c98:	ldr	pc, [ip, #256]!	; 0x100

00002c9c <waitpid@plt>:
    2c9c:	add	ip, pc, #0, 12
    2ca0:	add	ip, ip, #192512	; 0x2f000
    2ca4:	ldr	pc, [ip, #248]!	; 0xf8

00002ca8 <__ctype_get_mb_cur_max@plt>:
    2ca8:	add	ip, pc, #0, 12
    2cac:	add	ip, ip, #192512	; 0x2f000
    2cb0:	ldr	pc, [ip, #240]!	; 0xf0

00002cb4 <gettimeofday@plt>:
    2cb4:	add	ip, pc, #0, 12
    2cb8:	add	ip, ip, #192512	; 0x2f000
    2cbc:	ldr	pc, [ip, #232]!	; 0xe8

00002cc0 <fread@plt>:
    2cc0:	add	ip, pc, #0, 12
    2cc4:	add	ip, ip, #192512	; 0x2f000
    2cc8:	ldr	pc, [ip, #224]!	; 0xe0

00002ccc <mbrtowc@plt>:
    2ccc:	add	ip, pc, #0, 12
    2cd0:	add	ip, ip, #192512	; 0x2f000
    2cd4:	ldr	pc, [ip, #216]!	; 0xd8

00002cd8 <error@plt>:
    2cd8:	add	ip, pc, #0, 12
    2cdc:	add	ip, ip, #192512	; 0x2f000
    2ce0:	ldr	pc, [ip, #208]!	; 0xd0

00002ce4 <opendir@plt>:
    2ce4:	add	ip, pc, #0, 12
    2ce8:	add	ip, ip, #192512	; 0x2f000
    2cec:	ldr	pc, [ip, #200]!	; 0xc8

00002cf0 <open64@plt>:
    2cf0:			; <UNDEFINED> instruction: 0x46c04778
    2cf4:	add	ip, pc, #0, 12
    2cf8:	add	ip, ip, #192512	; 0x2f000
    2cfc:	ldr	pc, [ip, #188]!	; 0xbc

00002d00 <getenv@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #192512	; 0x2f000
    2d08:	ldr	pc, [ip, #180]!	; 0xb4

00002d0c <puts@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #192512	; 0x2f000
    2d14:	ldr	pc, [ip, #172]!	; 0xac

00002d18 <malloc@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #192512	; 0x2f000
    2d20:	ldr	pc, [ip, #164]!	; 0xa4

00002d24 <sigaddset@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #192512	; 0x2f000
    2d2c:	ldr	pc, [ip, #156]!	; 0x9c

00002d30 <__libc_start_main@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #192512	; 0x2f000
    2d38:	ldr	pc, [ip, #148]!	; 0x94

00002d3c <readlinkat@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #192512	; 0x2f000
    2d44:	ldr	pc, [ip, #140]!	; 0x8c

00002d48 <system@plt>:
    2d48:			; <UNDEFINED> instruction: 0x46c04778
    2d4c:	add	ip, pc, #0, 12
    2d50:	add	ip, ip, #192512	; 0x2f000
    2d54:	ldr	pc, [ip, #128]!	; 0x80

00002d58 <strftime@plt>:
    2d58:	add	ip, pc, #0, 12
    2d5c:	add	ip, ip, #192512	; 0x2f000
    2d60:	ldr	pc, [ip, #120]!	; 0x78

00002d64 <__vfprintf_chk@plt>:
    2d64:	add	ip, pc, #0, 12
    2d68:	add	ip, ip, #192512	; 0x2f000
    2d6c:	ldr	pc, [ip, #112]!	; 0x70

00002d70 <mkdirat@plt>:
    2d70:	add	ip, pc, #0, 12
    2d74:	add	ip, ip, #192512	; 0x2f000
    2d78:	ldr	pc, [ip, #104]!	; 0x68

00002d7c <__ctype_tolower_loc@plt>:
    2d7c:	add	ip, pc, #0, 12
    2d80:	add	ip, ip, #192512	; 0x2f000
    2d84:	ldr	pc, [ip, #96]!	; 0x60

00002d88 <__ctype_toupper_loc@plt>:
    2d88:	add	ip, pc, #0, 12
    2d8c:	add	ip, ip, #192512	; 0x2f000
    2d90:	ldr	pc, [ip, #88]!	; 0x58

00002d94 <__gmon_start__@plt>:
    2d94:	add	ip, pc, #0, 12
    2d98:	add	ip, ip, #192512	; 0x2f000
    2d9c:	ldr	pc, [ip, #80]!	; 0x50

00002da0 <rename@plt>:
    2da0:	add	ip, pc, #0, 12
    2da4:	add	ip, ip, #192512	; 0x2f000
    2da8:	ldr	pc, [ip, #72]!	; 0x48

00002dac <getopt_long@plt>:
    2dac:	add	ip, pc, #0, 12
    2db0:	add	ip, ip, #192512	; 0x2f000
    2db4:	ldr	pc, [ip, #64]!	; 0x40

00002db8 <__ctype_b_loc@plt>:
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #192512	; 0x2f000
    2dc0:	ldr	pc, [ip, #56]!	; 0x38

00002dc4 <getpid@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #192512	; 0x2f000
    2dcc:	ldr	pc, [ip, #48]!	; 0x30

00002dd0 <exit@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #192512	; 0x2f000
    2dd8:	ldr	pc, [ip, #40]!	; 0x28

00002ddc <syscall@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #192512	; 0x2f000
    2de4:	ldr	pc, [ip, #32]!

00002de8 <strlen@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #192512	; 0x2f000
    2df0:	ldr	pc, [ip, #24]!

00002df4 <strchr@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #192512	; 0x2f000
    2dfc:	ldr	pc, [ip, #16]!

00002e00 <setenv@plt>:
    2e00:			; <UNDEFINED> instruction: 0x46c04778
    2e04:	add	ip, pc, #0, 12
    2e08:	add	ip, ip, #192512	; 0x2f000
    2e0c:	ldr	pc, [ip, #4]!

00002e10 <openat64@plt>:
    2e10:	add	ip, pc, #0, 12
    2e14:	add	ip, ip, #188416	; 0x2e000
    2e18:	ldr	pc, [ip, #4092]!	; 0xffc

00002e1c <ungetc@plt>:
    2e1c:	add	ip, pc, #0, 12
    2e20:	add	ip, ip, #188416	; 0x2e000
    2e24:	ldr	pc, [ip, #4084]!	; 0xff4

00002e28 <fchmodat@plt>:
    2e28:	add	ip, pc, #0, 12
    2e2c:	add	ip, ip, #188416	; 0x2e000
    2e30:	ldr	pc, [ip, #4076]!	; 0xfec

00002e34 <__errno_location@plt>:
    2e34:	add	ip, pc, #0, 12
    2e38:	add	ip, ip, #188416	; 0x2e000
    2e3c:	ldr	pc, [ip, #4068]!	; 0xfe4

00002e40 <__sprintf_chk@plt>:
    2e40:	add	ip, pc, #0, 12
    2e44:	add	ip, ip, #188416	; 0x2e000
    2e48:	ldr	pc, [ip, #4060]!	; 0xfdc

00002e4c <snprintf@plt>:
    2e4c:	add	ip, pc, #0, 12
    2e50:	add	ip, ip, #188416	; 0x2e000
    2e54:	ldr	pc, [ip, #4052]!	; 0xfd4

00002e58 <mkdir@plt>:
    2e58:			; <UNDEFINED> instruction: 0x46c04778
    2e5c:	add	ip, pc, #0, 12
    2e60:	add	ip, ip, #188416	; 0x2e000
    2e64:	ldr	pc, [ip, #4040]!	; 0xfc8

00002e68 <memset@plt>:
    2e68:			; <UNDEFINED> instruction: 0x46c04778
    2e6c:	add	ip, pc, #0, 12
    2e70:	add	ip, ip, #188416	; 0x2e000
    2e74:	ldr	pc, [ip, #4028]!	; 0xfbc

00002e78 <putchar@plt>:
    2e78:	add	ip, pc, #0, 12
    2e7c:	add	ip, ip, #188416	; 0x2e000
    2e80:	ldr	pc, [ip, #4020]!	; 0xfb4

00002e84 <__printf_chk@plt>:
    2e84:	add	ip, pc, #0, 12
    2e88:	add	ip, ip, #188416	; 0x2e000
    2e8c:	ldr	pc, [ip, #4012]!	; 0xfac

00002e90 <write@plt>:
    2e90:	add	ip, pc, #0, 12
    2e94:	add	ip, ip, #188416	; 0x2e000
    2e98:	ldr	pc, [ip, #4004]!	; 0xfa4

00002e9c <fileno@plt>:
    2e9c:	add	ip, pc, #0, 12
    2ea0:	add	ip, ip, #188416	; 0x2e000
    2ea4:	ldr	pc, [ip, #3996]!	; 0xf9c

00002ea8 <__fprintf_chk@plt>:
    2ea8:			; <UNDEFINED> instruction: 0x46c04778
    2eac:	add	ip, pc, #0, 12
    2eb0:	add	ip, ip, #188416	; 0x2e000
    2eb4:	ldr	pc, [ip, #3984]!	; 0xf90

00002eb8 <memchr@plt>:
    2eb8:	add	ip, pc, #0, 12
    2ebc:	add	ip, ip, #188416	; 0x2e000
    2ec0:	ldr	pc, [ip, #3976]!	; 0xf88

00002ec4 <access@plt>:
    2ec4:	add	ip, pc, #0, 12
    2ec8:	add	ip, ip, #188416	; 0x2e000
    2ecc:	ldr	pc, [ip, #3968]!	; 0xf80

00002ed0 <fclose@plt>:
    2ed0:	add	ip, pc, #0, 12
    2ed4:	add	ip, ip, #188416	; 0x2e000
    2ed8:	ldr	pc, [ip, #3960]!	; 0xf78

00002edc <fcntl64@plt>:
    2edc:	add	ip, pc, #0, 12
    2ee0:	add	ip, ip, #188416	; 0x2e000
    2ee4:	ldr	pc, [ip, #3952]!	; 0xf70

00002ee8 <__uflow@plt>:
    2ee8:	add	ip, pc, #0, 12
    2eec:	add	ip, ip, #188416	; 0x2e000
    2ef0:	ldr	pc, [ip, #3944]!	; 0xf68

00002ef4 <setlocale@plt>:
    2ef4:	add	ip, pc, #0, 12
    2ef8:	add	ip, ip, #188416	; 0x2e000
    2efc:	ldr	pc, [ip, #3936]!	; 0xf60

00002f00 <sigemptyset@plt>:
    2f00:	add	ip, pc, #0, 12
    2f04:	add	ip, ip, #188416	; 0x2e000
    2f08:	ldr	pc, [ip, #3928]!	; 0xf58

00002f0c <fork@plt>:
    2f0c:	add	ip, pc, #0, 12
    2f10:	add	ip, ip, #188416	; 0x2e000
    2f14:	ldr	pc, [ip, #3920]!	; 0xf50

00002f18 <strrchr@plt>:
    2f18:	add	ip, pc, #0, 12
    2f1c:	add	ip, ip, #188416	; 0x2e000
    2f20:	ldr	pc, [ip, #3912]!	; 0xf48

00002f24 <nl_langinfo@plt>:
    2f24:	add	ip, pc, #0, 12
    2f28:	add	ip, ip, #188416	; 0x2e000
    2f2c:	ldr	pc, [ip, #3904]!	; 0xf40

00002f30 <lchown@plt>:
    2f30:	add	ip, pc, #0, 12
    2f34:	add	ip, ip, #188416	; 0x2e000
    2f38:	ldr	pc, [ip, #3896]!	; 0xf38

00002f3c <fputc@plt>:
    2f3c:			; <UNDEFINED> instruction: 0x46c04778
    2f40:	add	ip, pc, #0, 12
    2f44:	add	ip, ip, #188416	; 0x2e000
    2f48:	ldr	pc, [ip, #3884]!	; 0xf2c

00002f4c <symlink@plt>:
    2f4c:	add	ip, pc, #0, 12
    2f50:	add	ip, ip, #188416	; 0x2e000
    2f54:	ldr	pc, [ip, #3876]!	; 0xf24

00002f58 <readdir64@plt>:
    2f58:	add	ip, pc, #0, 12
    2f5c:	add	ip, ip, #188416	; 0x2e000
    2f60:	ldr	pc, [ip, #3868]!	; 0xf1c

00002f64 <fdopendir@plt>:
    2f64:	add	ip, pc, #0, 12
    2f68:	add	ip, ip, #188416	; 0x2e000
    2f6c:	ldr	pc, [ip, #3860]!	; 0xf14

00002f70 <timegm@plt>:
    2f70:	add	ip, pc, #0, 12
    2f74:	add	ip, ip, #188416	; 0x2e000
    2f78:	ldr	pc, [ip, #3852]!	; 0xf0c

00002f7c <putc@plt>:
    2f7c:			; <UNDEFINED> instruction: 0x46c04778
    2f80:	add	ip, pc, #0, 12
    2f84:	add	ip, ip, #188416	; 0x2e000
    2f88:	ldr	pc, [ip, #3840]!	; 0xf00

00002f8c <dirfd@plt>:
    2f8c:	add	ip, pc, #0, 12
    2f90:	add	ip, ip, #188416	; 0x2e000
    2f94:	ldr	pc, [ip, #3832]!	; 0xef8

00002f98 <fopen64@plt>:
    2f98:	add	ip, pc, #0, 12
    2f9c:	add	ip, ip, #188416	; 0x2e000
    2fa0:	ldr	pc, [ip, #3824]!	; 0xef0

00002fa4 <fchownat@plt>:
    2fa4:	add	ip, pc, #0, 12
    2fa8:	add	ip, ip, #188416	; 0x2e000
    2fac:	ldr	pc, [ip, #3816]!	; 0xee8

00002fb0 <renameat@plt>:
    2fb0:	add	ip, pc, #0, 12
    2fb4:	add	ip, ip, #188416	; 0x2e000
    2fb8:	ldr	pc, [ip, #3808]!	; 0xee0

00002fbc <symlinkat@plt>:
    2fbc:	add	ip, pc, #0, 12
    2fc0:	add	ip, ip, #188416	; 0x2e000
    2fc4:	ldr	pc, [ip, #3800]!	; 0xed8

00002fc8 <chmod@plt>:
    2fc8:	add	ip, pc, #0, 12
    2fcc:	add	ip, ip, #188416	; 0x2e000
    2fd0:	ldr	pc, [ip, #3792]!	; 0xed0

00002fd4 <fseek@plt>:
    2fd4:	add	ip, pc, #0, 12
    2fd8:	add	ip, ip, #188416	; 0x2e000
    2fdc:	ldr	pc, [ip, #3784]!	; 0xec8

00002fe0 <__xstat64@plt>:
    2fe0:	add	ip, pc, #0, 12
    2fe4:	add	ip, ip, #188416	; 0x2e000
    2fe8:	ldr	pc, [ip, #3776]!	; 0xec0

00002fec <isatty@plt>:
    2fec:	add	ip, pc, #0, 12
    2ff0:	add	ip, ip, #188416	; 0x2e000
    2ff4:	ldr	pc, [ip, #3768]!	; 0xeb8

00002ff8 <unsetenv@plt>:
    2ff8:			; <UNDEFINED> instruction: 0x46c04778
    2ffc:	add	ip, pc, #0, 12
    3000:	add	ip, ip, #188416	; 0x2e000
    3004:	ldr	pc, [ip, #3756]!	; 0xeac

00003008 <fputs@plt>:
    3008:	add	ip, pc, #0, 12
    300c:	add	ip, ip, #188416	; 0x2e000
    3010:	ldr	pc, [ip, #3748]!	; 0xea4

00003014 <strncmp@plt>:
    3014:	add	ip, pc, #0, 12
    3018:	add	ip, ip, #188416	; 0x2e000
    301c:	ldr	pc, [ip, #3740]!	; 0xe9c

00003020 <abort@plt>:
    3020:	add	ip, pc, #0, 12
    3024:	add	ip, ip, #188416	; 0x2e000
    3028:	ldr	pc, [ip, #3732]!	; 0xe94

0000302c <getc@plt>:
    302c:	add	ip, pc, #0, 12
    3030:	add	ip, ip, #188416	; 0x2e000
    3034:	ldr	pc, [ip, #3724]!	; 0xe8c

00003038 <close@plt>:
    3038:	add	ip, pc, #0, 12
    303c:	add	ip, ip, #188416	; 0x2e000
    3040:	ldr	pc, [ip, #3716]!	; 0xe84

00003044 <__lxstat64@plt>:
    3044:	add	ip, pc, #0, 12
    3048:	add	ip, ip, #188416	; 0x2e000
    304c:	ldr	pc, [ip, #3708]!	; 0xe7c

00003050 <closedir@plt>:
    3050:	add	ip, pc, #0, 12
    3054:	add	ip, ip, #188416	; 0x2e000
    3058:	ldr	pc, [ip, #3700]!	; 0xe74

0000305c <__snprintf_chk@plt>:
    305c:	add	ip, pc, #0, 12
    3060:	add	ip, ip, #188416	; 0x2e000
    3064:	ldr	pc, [ip, #3692]!	; 0xe6c

00003068 <__assert_fail@plt>:
    3068:	add	ip, pc, #0, 12
    306c:	add	ip, ip, #188416	; 0x2e000
    3070:	ldr	pc, [ip, #3684]!	; 0xe64

Disassembly of section .text:

00003078 <renameat2@@Base-0x168b0>:
    3078:	svcmi	0x00f0e92d
    307c:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    3080:	strmi	r8, [pc], -r2, lsl #22
    3084:	ldmdapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3088:	ldmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    308c:			; <UNDEFINED> instruction: 0xf8df447d
    3090:			; <UNDEFINED> instruction: 0xf5ad9838
    3094:			; <UNDEFINED> instruction: 0xf8df7d21
    3098:			; <UNDEFINED> instruction: 0xf10d3834
    309c:	ldrbtmi	r0, [r9], #747	; 0x2eb
    30a0:	andcs	r9, r2, #36, 4	; 0x40000002
    30a4:	stmdavs	r8, {r2, r3, r5, r8, fp, ip, lr}
    30a8:	ldrls	r6, [pc], #2084	; 30b0 <__assert_fail@plt+0x48>
    30ac:	streq	pc, [r0], #-79	; 0xffffffb1
    30b0:			; <UNDEFINED> instruction: 0xf88d2400
    30b4:			; <UNDEFINED> instruction: 0xf85940eb
    30b8:	andsvs	r3, sl, r3
    30bc:			; <UNDEFINED> instruction: 0xffa8f014
    30c0:			; <UNDEFINED> instruction: 0xf836f00c
    30c4:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30c8:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30cc:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    30d0:			; <UNDEFINED> instruction: 0xf8db4479
    30d4:			; <UNDEFINED> instruction: 0xf7ff0000
    30d8:			; <UNDEFINED> instruction: 0xf8dfecd0
    30dc:	vst1.64	{d19}, [pc :256], ip
    30e0:			; <UNDEFINED> instruction: 0xf8595000
    30e4:	andsvs	r3, r8, r3
    30e8:	mrc2	0, 3, pc, cr2, cr6, {0}
    30ec:	ubfxcs	pc, pc, #17, #13
    30f0:	mvnscc	pc, pc, asr #32
    30f4:	ubfxcc	pc, pc, #17, #9
    30f8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    30fc:			; <UNDEFINED> instruction: 0xf8df4605
    3100:	andsvs	r0, r5, r4, ror #15
    3104:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3108:	andsvs	r4, r9, r8, ror r4
    310c:			; <UNDEFINED> instruction: 0xf7ff9303
    3110:	strdcs	lr, [r1, -r8]
    3114:			; <UNDEFINED> instruction: 0xf8dfb150
    3118:			; <UNDEFINED> instruction: 0x462317d0
    311c:			; <UNDEFINED> instruction: 0xf8594622
    3120:			; <UNDEFINED> instruction: 0xf00e1001
    3124:	cdpne	15, 0, cr15, cr1, cr5, {4}
    3128:			; <UNDEFINED> instruction: 0x2101bfb8
    312c:			; <UNDEFINED> instruction: 0xf0162000
    3130:			; <UNDEFINED> instruction: 0xf8dff93b
    3134:	ldrbtmi	r0, [r8], #-1976	; 0xfffff848
    3138:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    313c:	sbfxcs	pc, pc, #17, #17
    3140:	sbfxcc	pc, pc, #17, #17
    3144:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    3148:	eorls	r4, pc, #2063597568	; 0x7b000000
    314c:			; <UNDEFINED> instruction: 0xf8df2800
    3150:	ldrbtmi	r0, [r8], #-1960	; 0xfffff858
    3154:	tstcs	r1, r3, lsl pc
    3158:	strcs	r2, [r1], #-256	; 0xffffff00
    315c:	andsvc	r2, r1, r0, lsl #8
    3160:			; <UNDEFINED> instruction: 0xf7ff751c
    3164:	strmi	lr, [r3], -lr, asr #27
    3168:			; <UNDEFINED> instruction: 0xf8dfb130
    316c:			; <UNDEFINED> instruction: 0x21012790
    3170:			; <UNDEFINED> instruction: 0xf003447a
    3174:			; <UNDEFINED> instruction: 0x4603fbfd
    3178:			; <UNDEFINED> instruction: 0x2784f8df
    317c:			; <UNDEFINED> instruction: 0x0784f8df
    3180:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    3184:	andsvs	r4, r3, r8, ror r4
    3188:			; <UNDEFINED> instruction: 0xf7ff9204
    318c:			; <UNDEFINED> instruction: 0x4603edba
    3190:			; <UNDEFINED> instruction: 0xf0002800
    3194:	stmdavc	r2, {r1, r3, r5, r6, r8, r9, pc}
    3198:			; <UNDEFINED> instruction: 0xf0002a00
    319c:			; <UNDEFINED> instruction: 0xf8df8363
    31a0:			; <UNDEFINED> instruction: 0xf8df2768
    31a4:			; <UNDEFINED> instruction: 0xf8df0768
    31a8:			; <UNDEFINED> instruction: 0xf8594768
    31ac:	ldrbtmi	r2, [r8], #-2
    31b0:	eorsls	r4, r3, #124, 8	; 0x7c000000
    31b4:			; <UNDEFINED> instruction: 0xf7ff6013
    31b8:	lsrvs	lr, r4, #27
    31bc:			; <UNDEFINED> instruction: 0xf0022800
    31c0:			; <UNDEFINED> instruction: 0xf8df82a9
    31c4:	ldrbtmi	r3, [fp], #-1872	; 0xfffff8b0
    31c8:			; <UNDEFINED> instruction: 0xf00a61e3
    31cc:			; <UNDEFINED> instruction: 0xf8dfff79
    31d0:	movwcs	r0, #1864	; 0x748
    31d4:	ldrmi	r2, [sl], -r1, lsl #12
    31d8:			; <UNDEFINED> instruction: 0xf8594619
    31dc:	strls	r5, [r0], -r0
    31e0:	ldrdge	pc, [r0], -r5
    31e4:	ldrbmi	r4, [r0, r8, lsr #12]
    31e8:	stmdacs	r0, {r2, r7, r9, sl, lr}
    31ec:	strthi	pc, [ip], #2
    31f0:			; <UNDEFINED> instruction: 0x4728f8df
    31f4:			; <UNDEFINED> instruction: 0xf8df2200
    31f8:	strtmi	r3, [r8], -r8, lsr #14
    31fc:			; <UNDEFINED> instruction: 0x9600447c
    3200:			; <UNDEFINED> instruction: 0x4611447b
    3204:	andsgt	pc, r0, r4, asr #17
    3208:			; <UNDEFINED> instruction: 0x460347d0
    320c:			; <UNDEFINED> instruction: 0xf0022800
    3210:	bvs	1824484 <backup_type@@Base+0x17efe74>
    3214:			; <UNDEFINED> instruction: 0xf8c46063
    3218:	eorvs	r8, r7, r0, lsr #32
    321c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    3220:			; <UNDEFINED> instruction: 0x3700f8df
    3224:	rsbvs	r2, r2, #0, 4
    3228:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    322c:	ldrdcc	pc, [r0], -sl
    3230:			; <UNDEFINED> instruction: 0xf0004598
    3234:			; <UNDEFINED> instruction: 0xf8df8102
    3238:			; <UNDEFINED> instruction: 0x464426f0
    323c:	usatvs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    3240:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    3244:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    3248:			; <UNDEFINED> instruction: 0xf506447b
    324c:	cfmadd32	mvax4, mvfx7, mvfx8, mvfx4
    3250:			; <UNDEFINED> instruction: 0xf1032a10
    3254:	andcs	r0, r0, #16, 10	; 0x4000000
    3258:	andls	r4, r0, #53477376	; 0x3300000
    325c:			; <UNDEFINED> instruction: 0x462a4639
    3260:			; <UNDEFINED> instruction: 0xf7ff4620
    3264:	mcrrne	13, 10, lr, r3, cr4
    3268:	rschi	pc, r0, r0
    326c:	stmiacs	r8, {r1, r6, fp, ip, sp}^
    3270:	ldrhi	pc, [r4], #-514	; 0xfffffdfe
    3274:			; <UNDEFINED> instruction: 0xf010e8df
    3278:	ldrne	r0, [r2], #-570	; 0xfffffdc6
    327c:	eoreq	r0, sl, #48, 4
    3280:	ldrne	r0, [r2], #-539	; 0xfffffde5
    3284:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3288:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    328c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3290:	ldrne	r0, [r2], #-533	; 0xfffffdeb
    3294:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3298:	ldrne	r0, [r2], #-714	; 0xfffffd36
    329c:	ldrne	r0, [r2], #-708	; 0xfffffd3c
    32a0:	ldrne	r0, [r2], #-697	; 0xfffffd47
    32a4:	adceq	r1, sl, #301989888	; 0x12000000
    32a8:	ldrne	r0, [r2], #-676	; 0xfffffd5c
    32ac:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32b0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32b4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32b8:	subseq	r0, sl, #96, 4
    32bc:	rscseq	r0, r0, #-1879048188	; 0x90000004
    32c0:	sbcseq	r0, lr, #-1610612722	; 0xa000000e
    32c4:	sbcseq	r1, r4, #301989888	; 0x12000000
    32c8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32cc:	mvneq	r0, pc, lsl #4
    32d0:	bicseq	r0, sp, r8, ror #3
    32d4:	ldrne	r0, [r2], #-440	; 0xfffffe48
    32d8:			; <UNDEFINED> instruction: 0x01a801ae
    32dc:	biceq	r0, r9, r2, lsr #3
    32e0:	ldrne	r0, [r2], #-452	; 0xfffffe3c
    32e4:	ldrne	r0, [r2], #-463	; 0xfffffe31
    32e8:	ldrne	r0, [r2], #-201	; 0xffffff37
    32ec:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32f0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32f4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32f8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    32fc:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3300:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3304:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3308:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    330c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3310:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3314:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3318:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    331c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3320:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3324:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3328:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    332c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3330:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3334:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3338:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    333c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3340:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3344:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3348:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    334c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3350:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3354:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3358:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    335c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3360:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3364:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3368:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    336c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3370:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3374:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3378:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    337c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3380:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3384:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3388:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    338c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3390:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3394:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    3398:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    339c:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33a0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33a4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33a8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33ac:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33b0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33b4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33b8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33bc:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33c0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33c4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33c8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33cc:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33d0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33d4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33d8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33dc:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33e0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33e4:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33e8:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33ec:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33f0:	ldrne	r1, [r2], #-1042	; 0xfffffbee
    33f4:	cmneq	pc, fp, ror #2
    33f8:	ldrne	r0, [r7], #-376	; 0xfffffe88
    33fc:	orreq	r0, sl, r2, ror r1
    3400:	orreq	r0, pc, r6, lsl #3
    3404:	cmpeq	r5, r7, asr r1
    3408:			; <UNDEFINED> instruction: 0xf8df0139
    340c:			; <UNDEFINED> instruction: 0xf8593528
    3410:	stmdavs	r0!, {r0, r1, lr}
    3414:	blcs	21428 <quoting_style_vals@@Base+0x1068>
    3418:	orrshi	pc, r2, #2
    341c:	stc2	0, cr15, [r4, #88]!	; 0x58
    3420:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    3424:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3428:	rsb	r6, r4, r8, lsl r0
    342c:	ldrdcc	pc, [r0], -sl
    3430:	strmi	r4, [r4], -r0, lsr #13
    3434:	vmls.f<illegal width 8>	d20, d2, d3[0]
    3438:			; <UNDEFINED> instruction: 0xf8df82c8
    343c:			; <UNDEFINED> instruction: 0xf8593500
    3440:	teqls	r8, #3
    3444:	blcs	214b8 <quoting_style_vals@@Base+0x10f8>
    3448:	cmphi	fp, r2, asr #32	; <UNPREDICTABLE>
    344c:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3450:			; <UNDEFINED> instruction: 0xf893447b
    3454:	bcs	b4fc <__assert_fail@plt+0x8494>
    3458:	cmphi	lr, r2, asr #32	; <UNPREDICTABLE>
    345c:	blcs	228d0 <quoting_style_vals@@Base+0x2510>
    3460:	cmphi	sl, r2, asr #32	; <UNPREDICTABLE>
    3464:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3468:	tstcs	r0, ip, lsr r8
    346c:	andne	pc, r1, #64, 4
    3470:	teqls	ip, ip, lsl r0
    3474:	rscscs	pc, r4, sp, lsr #17
    3478:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    347c:			; <UNDEFINED> instruction: 0x9329681c
    3480:			; <UNDEFINED> instruction: 0xf0002c00
    3484:			; <UNDEFINED> instruction: 0xf8df82dc
    3488:	strtmi	r1, [r0], -r0, asr #9
    348c:			; <UNDEFINED> instruction: 0xf7ff4479
    3490:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3494:	adcshi	pc, lr, #64	; 0x40
    3498:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    349c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    34a0:			; <UNDEFINED> instruction: 0xf7ff6820
    34a4:			; <UNDEFINED> instruction: 0xf7ffecfc
    34a8:	mcrrne	11, 10, lr, r5, cr4
    34ac:	orrshi	pc, fp, #2
    34b0:	ldrne	pc, [ip], #2271	; 0x8df
    34b4:			; <UNDEFINED> instruction: 0xf7ff4479
    34b8:	strmi	lr, [r5], -r0, asr #21
    34bc:			; <UNDEFINED> instruction: 0xf0022800
    34c0:			; <UNDEFINED> instruction: 0xf8db8392
    34c4:			; <UNDEFINED> instruction: 0xf7ff0000
    34c8:	strmi	lr, [r6], -sl, ror #25
    34cc:			; <UNDEFINED> instruction: 0xf7ff6820
    34d0:	strmi	lr, [r1], -r6, ror #25
    34d4:			; <UNDEFINED> instruction: 0xf7ff4630
    34d8:	andcc	lr, r1, sl, ror fp
    34dc:	adchi	pc, sp, #64	; 0x40
    34e0:	ldrbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    34e4:			; <UNDEFINED> instruction: 0xf00a4478
    34e8:			; <UNDEFINED> instruction: 0xf8dffe77
    34ec:	andcs	r3, r1, #108, 8	; 0x6c000000
    34f0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    34f4:			; <UNDEFINED> instruction: 0xf8df701a
    34f8:	ldrbtmi	r3, [fp], #-1124	; 0xfffffb9c
    34fc:	ldmdavs	pc, {r2, r3, r4, r9, fp, sp, lr}	; <UNPREDICTABLE>
    3500:			; <UNDEFINED> instruction: 0xf8dfe6a9
    3504:	cfmvrdh	r3, mvd8
    3508:			; <UNDEFINED> instruction: 0xf8591a10
    350c:	stmdavs	r4!, {r0, r1, lr}
    3510:			; <UNDEFINED> instruction: 0xf7ff4620
    3514:	stmdacs	r0, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    3518:			; <UNDEFINED> instruction: 0x81aaf040
    351c:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3520:	addsvs	r4, r8, fp, ror r4
    3524:			; <UNDEFINED> instruction: 0xf8dfe7e7
    3528:			; <UNDEFINED> instruction: 0xf8df340c
    352c:			; <UNDEFINED> instruction: 0xf8591438
    3530:	ldrbtmi	r4, [r9], #-3
    3534:	strtmi	r6, [r0], -r4, lsr #16
    3538:	b	fe94153c <backup_type@@Base+0xfe90cf2c>
    353c:			; <UNDEFINED> instruction: 0xf0402800
    3540:			; <UNDEFINED> instruction: 0xf8df81ac
    3544:	andcs	r3, r4, #36, 8	; 0x24000000
    3548:	bicsvs	r4, sl, #2063597568	; 0x7b000000
    354c:			; <UNDEFINED> instruction: 0xf8dfe7d3
    3550:	andcs	r3, r1, #28, 8	; 0x1c000000
    3554:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3558:	bfi	r7, sl, #0, #13
    355c:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    3560:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3564:	bfi	r7, sl, (invalid: 10:6)
    3568:	strcc	pc, [r8], #-2271	; 0xfffff721
    356c:			; <UNDEFINED> instruction: 0xf8592201
    3570:	andsvc	r3, sl, r3
    3574:			; <UNDEFINED> instruction: 0xf8dfe7bf
    3578:	andcs	r3, r2, #0, 8
    357c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3580:			; <UNDEFINED> instruction: 0xe7b8601a
    3584:	movwcs	r9, #6703	; 0x1a2f
    3588:			; <UNDEFINED> instruction: 0xe7b47013
    358c:	andcs	r4, r0, #257024	; 0x3ec00
    3590:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
    3594:	stmiami	r7!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    3598:	ldmibmi	r3, {r8, r9, sp}^
    359c:			; <UNDEFINED> instruction: 0xf859461a
    35a0:			; <UNDEFINED> instruction: 0xf8594000
    35a4:	stmdavs	r4!, {r0, ip}
    35a8:			; <UNDEFINED> instruction: 0xf00e4620
    35ac:	cdpne	13, 0, cr15, cr1, cr1, {2}
    35b0:	rsbhi	pc, lr, #536870924	; 0x2000000c
    35b4:			; <UNDEFINED> instruction: 0xf0152000
    35b8:			; <UNDEFINED> instruction: 0xe79cfef7
    35bc:	andcs	r4, r1, #240, 22	; 0x3c000
    35c0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    35c4:			; <UNDEFINED> instruction: 0xe796701a
    35c8:	andcs	r4, r1, #240640	; 0x3ac00
    35cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    35d0:			; <UNDEFINED> instruction: 0xe790601a
    35d4:			; <UNDEFINED> instruction: 0xf8594bd7
    35d8:	stmdavs	r0!, {r0, r1, lr}
    35dc:	stc2l	0, cr15, [r4], {22}
    35e0:	ldrbtmi	r4, [fp], #-3048	; 0xfffff418
    35e4:			; <UNDEFINED> instruction: 0xe7866258
    35e8:	ldrdcs	r4, [r0, -r2]
    35ec:			; <UNDEFINED> instruction: 0xf8594ae6
    35f0:	ldrbtmi	r4, [sl], #-3
    35f4:			; <UNDEFINED> instruction: 0xf0036820
    35f8:	blls	101cec <backup_type@@Base+0xcd6dc>
    35fc:			; <UNDEFINED> instruction: 0xe77a6018
    3600:			; <UNDEFINED> instruction: 0xf9daf00c
    3604:			; <UNDEFINED> instruction: 0xf7ff2000
    3608:	blmi	ff83e5a0 <backup_type@@Base+0xff809f90>
    360c:			; <UNDEFINED> instruction: 0xf8592205
    3610:	andsvs	r3, sl, r3
    3614:	blmi	ff1fd3d8 <backup_type@@Base+0xff1c8dc8>
    3618:	bmi	ff74ba24 <backup_type@@Base+0xff717414>
    361c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3620:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    3624:			; <UNDEFINED> instruction: 0xf9a4f003
    3628:			; <UNDEFINED> instruction: 0xf8594bda
    362c:	andsvs	r3, r8, r3
    3630:	blmi	ff03d3bc <backup_type@@Base+0xff008dac>
    3634:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3638:			; <UNDEFINED> instruction: 0xf0166820
    363c:	blmi	ff082898 <backup_type@@Base+0xff04e288>
    3640:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3644:	smmla	r6, r8, r0, r6
    3648:	andcs	r4, r2, #208, 22	; 0x34000
    364c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3650:	smmla	r0, sl, r0, r6
    3654:			; <UNDEFINED> instruction: 0x27014ad0
    3658:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
    365c:	eorsvc	pc, r8, r2, lsl #17
    3660:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3664:	stccs	8, cr6, [r0], {36}	; 0x24
    3668:	msrhi	CPSR_s, r0
    366c:	strtmi	r4, [r0], -fp, asr #19
    3670:			; <UNDEFINED> instruction: 0xf7ff4479
    3674:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
    3678:	tsthi	ip, r0	; <UNPREDICTABLE>
    367c:	strtmi	r4, [r0], -r8, asr #19
    3680:			; <UNDEFINED> instruction: 0xf7ff4479
    3684:	stmdacs	r0, {r9, fp, sp, lr, pc}
    3688:	andhi	pc, r8, #66	; 0x42
    368c:			; <UNDEFINED> instruction: 0xf8594bc5
    3690:	andsvs	r3, pc, r3
    3694:	blmi	ff13d358 <backup_type@@Base+0xff108d48>
    3698:			; <UNDEFINED> instruction: 0xf8592201
    369c:	andsvc	r3, sl, r3
    36a0:	blmi	ff0bd34c <backup_type@@Base+0xff088d3c>
    36a4:			; <UNDEFINED> instruction: 0xf8592201
    36a8:	andsvc	r3, sl, r3
    36ac:	blmi	fe87d340 <backup_type@@Base+0xfe848d30>
    36b0:	bmi	fefcbab8 <backup_type@@Base+0xfef974a8>
    36b4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    36b8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    36bc:			; <UNDEFINED> instruction: 0xf958f003
    36c0:	ldrbtmi	r4, [fp], #-3004	; 0xfffff444
    36c4:	stmib	r3, {r0, r6, r7, r8, r9, sl, ip}^
    36c8:	ldr	r0, [r4, -r0, lsl #2]
    36cc:	andcs	r4, r1, #190464	; 0x2e800
    36d0:			; <UNDEFINED> instruction: 0xf883447b
    36d4:	smladx	lr, r0, r0, r2
    36d8:			; <UNDEFINED> instruction: 0xf8594b96
    36dc:	stmdavs	r0!, {r0, r1, lr}
    36e0:	mcrr2	0, 1, pc, r2, cr6	; <UNPREDICTABLE>
    36e4:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    36e8:			; <UNDEFINED> instruction: 0xe70462d8
    36ec:			; <UNDEFINED> instruction: 0xf8594b91
    36f0:	stmdavs	r0!, {r0, r1, lr}
    36f4:	blcs	21708 <quoting_style_vals@@Base+0x1348>
    36f8:	andshi	pc, lr, #2
    36fc:	ldc2	0, cr15, [r4], #-88	; 0xffffffa8
    3700:			; <UNDEFINED> instruction: 0xf8594baf
    3704:	andsvs	r3, r8, r3
    3708:	blmi	fe2bd2e4 <backup_type@@Base+0xfe288cd4>
    370c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3710:			; <UNDEFINED> instruction: 0xf7ff6820
    3714:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3718:	mcrge	6, 7, pc, cr13, cr15, {5}	; <UNPREDICTABLE>
    371c:			; <UNDEFINED> instruction: 0xf0156820
    3720:			; <UNDEFINED> instruction: 0x4601ff5b
    3724:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
    3728:	ldc2l	0, cr15, [r6, #-40]	; 0xffffffd8
    372c:	andcs	r4, r1, #154624	; 0x25c00
    3730:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3734:			; <UNDEFINED> instruction: 0xe6de601a
    3738:	ldrdhi	pc, [r0], -sl
    373c:	blmi	fe88bf48 <backup_type@@Base+0xfe857938>
    3740:	streq	lr, [r8], #-2980	; 0xfffff45c
    3744:	cfstrscs	mvf4, [r3], {123}	; 0x7b
    3748:	eorcs	pc, r8, r3, lsl #17
    374c:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {3}
    3750:	orrmi	pc, r0, #8, 2
    3754:	blcc	55dd0 <backup_type@@Base+0x217c0>
    3758:			; <UNDEFINED> instruction: 0xf8574479
    375c:	addseq	r0, ip, r3, lsr #32
    3760:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3764:			; <UNDEFINED> instruction: 0xf47f2800
    3768:	strtmi	sl, [r7], #-3782	; 0xfffff13a
    376c:	ldmdavc	r3, {r1, r3, r4, r5, r6, fp, sp, lr}
    3770:			; <UNDEFINED> instruction: 0xf0022b2d
    3774:	ldmvs	fp!, {r2, r3, r4, r5, r9, pc}
    3778:	pushcs	{r0, r3, r4, fp, ip, sp, lr}
    377c:	ldmdavc	fp, {r0, r1, r8, ip, lr, pc}^
    3780:			; <UNDEFINED> instruction: 0xf47f2b00
    3784:	ldmvs	fp!, {r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    3788:	pushcs	{r0, r3, r4, fp, ip, sp, lr}
    378c:	ldmdavc	fp, {r0, r1, r8, ip, lr, pc}^
    3790:			; <UNDEFINED> instruction: 0xf47f2b00
    3794:	stmdbmi	r7!, {r4, r5, r7, r9, sl, fp, sp, pc}^
    3798:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    379c:	andcc	pc, r0, sl, asr #17
    37a0:			; <UNDEFINED> instruction: 0xf8594b75
    37a4:	eorvs	r4, r2, r1
    37a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    37ac:	blcs	5d820 <backup_type@@Base+0x29210>
    37b0:	mcrge	4, 1, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    37b4:	ldrmi	r4, [r1], -r6, lsl #17
    37b8:			; <UNDEFINED> instruction: 0xf00a4478
    37bc:	strt	pc, [r8], -fp, ror #29
    37c0:	andcs	r4, r1, #96256	; 0x17800
    37c4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    37c8:			; <UNDEFINED> instruction: 0xe694701a
    37cc:			; <UNDEFINED> instruction: 0xf8594b59
    37d0:	stmdavs	r0!, {r0, r1, lr}
    37d4:	blcs	217e8 <quoting_style_vals@@Base+0x1428>
    37d8:	andhi	pc, pc, #2
    37dc:	blx	ff13f83e <backup_type@@Base+0xff10b22e>
    37e0:			; <UNDEFINED> instruction: 0xf8594b7c
    37e4:	andsvs	r3, r8, r3
    37e8:	bmi	14bd204 <backup_type@@Base+0x1488bf4>
    37ec:	blmi	1ed5ddc <backup_type@@Base+0x1ea17cc>
    37f0:	andmi	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    37f4:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    37f8:	stmdavs	r3!, {r0, r1, r3, r6, r7, r8, sp, lr}
    37fc:	ldrbt	r6, [sl], -fp, lsl #3
    3800:	andcs	r4, r1, #121856	; 0x1dc00
    3804:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3808:			; <UNDEFINED> instruction: 0xe674701a
    380c:	tstcs	r1, r5, ror sl
    3810:			; <UNDEFINED> instruction: 0xf8594b75
    3814:	ldrbtmi	r2, [fp], #-2
    3818:	eorsne	pc, r9, r3, lsl #17
    381c:			; <UNDEFINED> instruction: 0xe66a7011
    3820:			; <UNDEFINED> instruction: 0xf8594b44
    3824:	stmdavs	r0!, {r0, r1, lr}
    3828:	blx	fe7bf88a <backup_type@@Base+0xfe78b27a>
    382c:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
    3830:			; <UNDEFINED> instruction: 0xe6606358
    3834:	tstcs	r1, pc, lsr fp
    3838:			; <UNDEFINED> instruction: 0xf8594a6d
    383c:	ldrbtmi	r4, [sl], #-3
    3840:			; <UNDEFINED> instruction: 0xf0036820
    3844:	blls	141aa0 <backup_type@@Base+0x10d490>
    3848:			; <UNDEFINED> instruction: 0xe6546018
    384c:	andcs	r4, r1, #107520	; 0x1a400
    3850:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3854:			; <UNDEFINED> instruction: 0xe64e701a
    3858:	andcs	r4, r3, #76, 22	; 0x13000
    385c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3860:			; <UNDEFINED> instruction: 0xe648601a
    3864:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    3868:	blmi	193cad4 <backup_type@@Base+0x19084c4>
    386c:	ldr	r4, [r6], #1147	; 0x47b
    3870:	strtmi	r4, [r0], -r3, ror #18
    3874:			; <UNDEFINED> instruction: 0xf7ff4479
    3878:	stmdacs	r0, {r1, r2, r8, fp, sp, lr, pc}
    387c:	subhi	pc, r3, r2
    3880:	strtmi	r4, [r0], -r0, ror #18
    3884:			; <UNDEFINED> instruction: 0xf7ff4479
    3888:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    388c:	tsthi	r6, r2, asr #32	; <UNPREDICTABLE>
    3890:	andcs	r4, r2, #95232	; 0x17400
    3894:	addsvs	r4, sl, fp, ror r4
    3898:	ldmdbmi	ip, {r0, r2, r3, r5, r9, sl, sp, lr, pc}^
    389c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    38a0:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38a4:			; <UNDEFINED> instruction: 0xf0422800
    38a8:	blmi	1663c94 <backup_type@@Base+0x162f684>
    38ac:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    38b0:			; <UNDEFINED> instruction: 0xe62063da
    38b4:	andcs	r4, r0, #60416	; 0xec00
    38b8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    38bc:			; <UNDEFINED> instruction: 0xe61a601a
    38c0:	andeq	lr, r2, ip, lsr ip
    38c4:	andeq	r0, r0, r0, asr r2
    38c8:	andeq	lr, r2, sl, lsr #24
    38cc:	strdeq	r0, [r0], -r4
    38d0:	andeq	r0, r0, r0, lsl #5
    38d4:	andeq	pc, r2, r8, ror r0	; <UNPREDICTABLE>
    38d8:	andeq	r0, r0, ip, lsr #6
    38dc:	ldrdeq	r0, [r0], -ip
    38e0:	andeq	r0, r0, ip, ror #5
    38e4:	ldrdeq	r9, [r1], -r0
    38e8:	andeq	r0, r0, ip, asr #5
    38ec:			; <UNDEFINED> instruction: 0x000193b2
    38f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    38f4:			; <UNDEFINED> instruction: 0x0002efb8
    38f8:	andeq	r9, r1, r6, lsr #7
    38fc:	muleq	r1, r4, r3
    3900:	andeq	r0, r0, r4, lsr #5
    3904:	muleq	r1, r0, r3
    3908:	andeq	r0, r0, r0, asr #5
    390c:	andeq	r9, r1, lr, ror r3
    3910:	andeq	lr, r2, r0, asr pc
    3914:	andeq	r9, r1, lr, ror r3
    3918:	andeq	r0, r0, ip, lsr r2
    391c:	andeq	lr, r2, r4, lsl #30
    3920:	andeq	r3, r0, sp, lsl #16
    3924:	andeq	r0, r0, r8, ror #4
    3928:	andeq	r9, r1, r4, lsl #9
    392c:	andeq	sp, r2, r2, lsl #29
    3930:	andeq	sl, r1, r0, ror r6
    3934:	andeq	r0, r0, r4, lsr #6
    3938:	andeq	r0, r0, r4, asr r2
    393c:	andeq	r0, r0, r8, lsr #5
    3940:			; <UNDEFINED> instruction: 0x0002ecb0
    3944:	andeq	r0, r0, r0, asr #4
    3948:	andeq	r9, r1, r4, lsl r0
    394c:	andeq	r0, r0, r4, ror #5
    3950:	andeq	r9, r1, ip, lsl #5
    3954:	andeq	r9, r1, r0, ror #4
    3958:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    395c:	andeq	lr, r2, r6, lsl #24
    3960:	strdeq	lr, [r2], -ip
    3964:	andeq	r9, r1, r6, lsl #3
    3968:			; <UNDEFINED> instruction: 0x0002ebb8
    396c:	andeq	r0, r0, ip, ror r2
    3970:	muleq	r2, lr, fp
    3974:	andeq	r0, r0, ip, lsl r3
    3978:	andeq	r0, r0, r0, lsr r2
    397c:	andeq	lr, r2, r0, ror fp
    3980:	andeq	r0, r0, r8, asr #5
    3984:	andeq	lr, r2, lr, lsl fp
    3988:	andeq	r9, r1, lr, lsr r0
    398c:	andeq	r0, r0, r4, ror r2
    3990:	andeq	r9, r1, ip, lsr r0
    3994:	andeq	r0, r0, ip, ror #4
    3998:	andeq	lr, r2, r6, lsr #21
    399c:			; <UNDEFINED> instruction: 0x00018fb0
    39a0:	andeq	r8, r1, r8, lsr #31
    39a4:	andeq	r0, r0, r8, lsl #6
    39a8:	andeq	r0, r0, r8, ror r2
    39ac:	andeq	r0, r0, r0, lsr #6
    39b0:	andeq	r8, r1, r8, asr #30
    39b4:	andeq	lr, r2, sl, asr r9
    39b8:	andeq	lr, r2, r0, lsr sl
    39bc:	andeq	lr, r2, sl, lsl sl
    39c0:	andeq	r0, r0, ip, lsl #5
    39c4:			; <UNDEFINED> instruction: 0x00018eba
    39c8:			; <UNDEFINED> instruction: 0x0002e9bc
    39cc:	andeq	r8, r1, r8, lsr #28
    39d0:	andeq	r8, r1, ip, asr #27
    39d4:	ldrdeq	r0, [r0], -r8
    39d8:	andeq	lr, r2, ip, lsl #18
    39dc:	andeq	r8, r1, r6, asr #28
    39e0:	andeq	r0, r0, ip, lsr #5
    39e4:	andeq	r0, r0, r4, lsl r2
    39e8:	andeq	lr, r2, sl, ror #17
    39ec:	ldrdeq	lr, [r2], -r2
    39f0:	andeq	r8, r1, lr, asr #27
    39f4:	muleq	r0, r8, r2
    39f8:			; <UNDEFINED> instruction: 0x00018bb2
    39fc:	andeq	r8, r1, ip, lsr #23
    3a00:	andeq	r8, r1, ip, asr lr
    3a04:	andeq	r8, r1, r4, asr lr
    3a08:	andeq	lr, r2, r8, lsl #15
    3a0c:	andeq	r8, r1, r2, lsr #28
    3a10:	andeq	lr, r2, r2, asr r8
    3a14:	blcs	941d98 <backup_type@@Base+0x90d788>
    3a18:	ldrmi	r2, [r9], -r1, lsl #6
    3a1c:			; <UNDEFINED> instruction: 0xf8594620
    3a20:	ldmdbvs	r2, {r1, sp}
    3a24:	ldc2l	0, cr15, [lr], #40	; 0x28
    3a28:	blne	541dac <backup_type@@Base+0x50d79c>
    3a2c:			; <UNDEFINED> instruction: 0xf7ff4479
    3a30:	strmi	lr, [r5], -r4, lsl #16
    3a34:			; <UNDEFINED> instruction: 0xf0022800
    3a38:	blls	723ebc <backup_type@@Base+0x6ef8ac>
    3a3c:	andcs	r6, r0, sp, lsl r0
    3a40:			; <UNDEFINED> instruction: 0xf9d6f00b
    3a44:	bcc	fff41dc8 <backup_type@@Base+0xfff0d7b8>
    3a48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3a4c:	ldmdavs	fp, {r0, r1, r5, r8, r9, ip, pc}
    3a50:			; <UNDEFINED> instruction: 0xf0012b00
    3a54:			; <UNDEFINED> instruction: 0xf8df855f
    3a58:	strcs	r3, [r1], #-2800	; 0xfffff510
    3a5c:			; <UNDEFINED> instruction: 0xf8599a29
    3a60:	ldmdavs	r2, {r0, r1, ip, sp}
    3a64:	bcs	1fadc <_IO_stdin_used@@Base+0x3b40>
    3a68:	ldrbhi	pc, [r4, #-1]	; <UNPREDICTABLE>
    3a6c:	bcc	ff741df0 <backup_type@@Base+0xff70d7e0>
    3a70:	andmi	pc, r0, #1325400064	; 0x4f000000
    3a74:	eorsls	sl, fp, #966656	; 0xec000
    3a78:			; <UNDEFINED> instruction: 0xf04f912b
    3a7c:			; <UNDEFINED> instruction: 0xf85932ff
    3a80:	andsvs	r3, sl, r3
    3a84:	bcc	ff241e08 <backup_type@@Base+0xff20d7f8>
    3a88:	stmib	sp, {r9, sp}^
    3a8c:			; <UNDEFINED> instruction: 0xf04f2230
    3a90:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    3a94:			; <UNDEFINED> instruction: 0xf8df922a
    3a98:	blvs	1626590 <backup_type@@Base+0x15f1f80>
    3a9c:	blx	fef3fab4 <backup_type@@Base+0xfef0b4a4>
    3aa0:	bcc	fed41e24 <backup_type@@Base+0xfed0d814>
    3aa4:	strdcs	r4, [r0], -r8
    3aa8:			; <UNDEFINED> instruction: 0xf8cd447b
    3aac:	cmncc	ip, #12
    3ab0:	blls	8e8780 <backup_type@@Base+0x8b4170>
    3ab4:	sbcshi	pc, r4, sp, asr #17
    3ab8:	blcs	1db2c <_IO_stdin_used@@Base+0x1b90>
    3abc:	rsbshi	pc, fp, r1
    3ac0:			; <UNDEFINED> instruction: 0xf008992b
    3ac4:	msrmi	CPSR_, #2015232	; 0x1ec000
    3ac8:	mvnseq	pc, #16
    3acc:			; <UNDEFINED> instruction: 0xf0019314
    3ad0:			; <UNDEFINED> instruction: 0xf8df8724
    3ad4:	bls	d24fc <backup_type@@Base+0x9deec>
    3ad8:	movwls	r5, #18643	; 0x48d3
    3adc:	tstlt	r3, fp, lsl r8
    3ae0:	movwcs	r9, #6692	; 0x1a24
    3ae4:			; <UNDEFINED> instruction: 0xf0087013
    3ae8:	blls	c82a14 <backup_type@@Base+0xc4e404>
    3aec:	mulle	r6, r8, r2
    3af0:			; <UNDEFINED> instruction: 0xf0412b00
    3af4:	blls	c64590 <backup_type@@Base+0xc2ff80>
    3af8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    3afc:			; <UNDEFINED> instruction: 0xf8df9331
    3b00:	ldrbtmi	r4, [ip], #-2656	; 0xfffff5a0
    3b04:	cmplt	fp, r3, ror #20
    3b08:	stmdacs	r0, {r5, r6, sl, fp, sp, lr}
    3b0c:	tsthi	sp, #1	; <UNPREDICTABLE>
    3b10:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b14:	andcs	r7, r0, #405504	; 0x63000
    3b18:	blcs	1cca8 <_IO_stdin_used@@Base+0xd0c>
    3b1c:	tsthi	r5, #65	; 0x41	; <UNPREDICTABLE>
    3b20:	bcc	1041ea4 <backup_type@@Base+0x100d894>
    3b24:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3b28:	ldmdavc	fp, {r2, r3, r5, r8, r9, ip, pc}
    3b2c:			; <UNDEFINED> instruction: 0xf0412b00
    3b30:			; <UNDEFINED> instruction: 0xf8df813f
    3b34:	ldmpl	r3, {r2, r4, r5, r9, fp, ip, sp}^
    3b38:			; <UNDEFINED> instruction: 0xf8df9328
    3b3c:	bls	d2404 <backup_type@@Base+0x9ddf4>
    3b40:	stmdavc	r3!, {r2, r4, r6, r7, fp, ip, lr}
    3b44:			; <UNDEFINED> instruction: 0xf0412b00
    3b48:	blls	124144 <backup_type@@Base+0xefb34>
    3b4c:	blcs	21bc0 <quoting_style_vals@@Base+0x1800>
    3b50:	msrhi	CPSR_s, r1, asr #32
    3b54:	ldmdavs	ip, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
    3b58:	ldmdavs	sp, {r0, r1, r5, r8, r9, fp, ip, pc}
    3b5c:			; <UNDEFINED> instruction: 0xf0012c00
    3b60:	blls	a63f5c <backup_type@@Base+0xa2f94c>
    3b64:	mcr	8, 0, r6, cr8, cr11, {0}
    3b68:	blcs	125b0 <__assert_fail@plt+0xf548>
    3b6c:	rscshi	pc, r6, #1
    3b70:	blx	fe13fb9a <backup_type@@Base+0xfe10b58a>
    3b74:			; <UNDEFINED> instruction: 0xf0412800
    3b78:			; <UNDEFINED> instruction: 0xf8df823d
    3b7c:	bls	d2284 <backup_type@@Base+0x9dc74>
    3b80:			; <UNDEFINED> instruction: 0x932558d3
    3b84:	bne	fe43f3ec <backup_type@@Base+0xfe40addc>
    3b88:	strtmi	r4, [r8], -r2, lsr #12
    3b8c:	stc2	0, cr15, [r0, #-8]!
    3b90:	bls	132018 <backup_type@@Base+0xfda08>
    3b94:	andsvc	r2, r3, r1, lsl #6
    3b98:	andsvc	r9, r3, r4, lsr #20
    3b9c:	ldmibmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3ba0:	ldrbtmi	r9, [ip], #-3365	; 0xfffff2db
    3ba4:	stmdbvs	fp!, {r1, r5, r7, fp, sp, lr}
    3ba8:			; <UNDEFINED> instruction: 0xf8dfb19a
    3bac:	stmdbls	r3, {r5, r7, r8, fp, sp}
    3bb0:	ldmdavs	r2!, {r1, r2, r3, r7, fp, ip, lr}
    3bb4:	vst2.16	{d11,d13}, [r3 :128], sl
    3bb8:			; <UNDEFINED> instruction: 0xf5b24270
    3bbc:	andle	r4, r8, r0, lsr #30
    3bc0:	tstcs	r2, r3, lsr #22
    3bc4:			; <UNDEFINED> instruction: 0xf0096818
    3bc8:	stmdacs	r0, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    3bcc:	strbhi	pc, [r9, #-65]!	; 0xffffffbf	; <UNPREDICTABLE>
    3bd0:			; <UNDEFINED> instruction: 0xf3c3692b
    3bd4:	ldmdage	lr!, {r3, r9}
    3bd8:	eorls	r2, sp, r1, lsl #6
    3bdc:	cmncs	pc, r0, lsl #4
    3be0:	bcs	fe43f448 <backup_type@@Base+0xfe40ae38>
    3be4:	ldrbtcc	pc, [pc], #79	; 3bec <__assert_fail@plt+0xb84>	; <UNPREDICTABLE>
    3be8:			; <UNDEFINED> instruction: 0xf04f9828
    3bec:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    3bf0:			; <UNDEFINED> instruction: 0xf00b454a
    3bf4:	strmi	pc, [r3], -r9, asr #24
    3bf8:	eorls	r3, sl, r1, lsl #6
    3bfc:	teqhi	r9, r1	; <UNPREDICTABLE>
    3c00:	strcs	r9, [r1], #-2604	; 0xfffff5d4
    3c04:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3c08:	bls	dfc60 <backup_type@@Base+0xab650>
    3c0c:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c10:	stmdbcs	r3, {r0, r3, r4, r8, r9, ip, pc}
    3c14:	bichi	pc, r5, r1
    3c18:			; <UNDEFINED> instruction: 0xf8df9b04
    3c1c:	ldmdavc	fp, {r2, r3, r4, r6, r8, fp, sp}
    3c20:			; <UNDEFINED> instruction: 0xf892447a
    3c24:	tstls	sp, #56	; 0x38
    3c28:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    3c2c:	svclt	0x00142906
    3c30:			; <UNDEFINED> instruction: 0xf0032300
    3c34:	andls	r0, r8, #67108864	; 0x4000000
    3c38:			; <UNDEFINED> instruction: 0xf0412b00
    3c3c:	bls	764c90 <backup_type@@Base+0x730680>
    3c40:			; <UNDEFINED> instruction: 0xf0412a00
    3c44:	blls	a655e8 <backup_type@@Base+0xa30fd8>
    3c48:	blcs	1dcbc <_IO_stdin_used@@Base+0x1d20>
    3c4c:	addshi	pc, ip, #1
    3c50:			; <UNDEFINED> instruction: 0x9c239b2b
    3c54:	stmdavs	r0!, {r0, r3, r4, fp, sp, lr}
    3c58:			; <UNDEFINED> instruction: 0xf9e2f002
    3c5c:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3c60:	ldmpl	r6, {r0, r1, r9, fp, ip, pc}^
    3c64:	blcs	5dd38 <backup_type@@Base+0x29728>
    3c68:	stmdavs	r0!, {r2, r4, r5, r6, ip, lr, pc}
    3c6c:	bne	fe43f4d4 <backup_type@@Base+0xfe40aec4>
    3c70:	svc	0x0008f7fe
    3c74:	svclt	0x00161e04
    3c78:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    3c7c:	tstle	r4, r0, lsl #8
    3c80:	stc2	0, cr15, [r6], #16
    3c84:	svclt	0x00181e05
    3c88:			; <UNDEFINED> instruction: 0xf8df2401
    3c8c:	bls	d2064 <backup_type@@Base+0x9da54>
    3c90:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c94:			; <UNDEFINED> instruction: 0xf0412b00
    3c98:			; <UNDEFINED> instruction: 0xf8df830d
    3c9c:	ldrbtmi	r1, [r9], #-2280	; 0xfffff718
    3ca0:	ldmdavs	fp, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
    3ca4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    3ca8:	svcmi	0x0020f5b3
    3cac:	orrshi	pc, lr, #1
    3cb0:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3cb4:	mrc	4, 0, r4, cr8, cr10, {3}
    3cb8:	andls	r0, r9, #144, 20	; 0x90000
    3cbc:			; <UNDEFINED> instruction: 0xf0159105
    3cc0:	stmdbls	r5, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
    3cc4:	strmi	r9, [r3], -r9, lsl #20
    3cc8:	eorcs	fp, r0, r5, asr r3
    3ccc:			; <UNDEFINED> instruction: 0xf8df9000
    3cd0:	ldrbtmi	r0, [r8], #-2236	; 0xfffff744
    3cd4:	mrrc2	0, 0, pc, lr, cr10	; <UNPREDICTABLE>
    3cd8:			; <UNDEFINED> instruction: 0xf0012c00
    3cdc:			; <UNDEFINED> instruction: 0xf00483f6
    3ce0:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    3ce4:	ldrthi	pc, [r3], r1, asr #32	; <UNPREDICTABLE>
    3ce8:	ldc2l	0, cr15, [r2], #-16
    3cec:			; <UNDEFINED> instruction: 0xf0012800
    3cf0:			; <UNDEFINED> instruction: 0xf8df86b2
    3cf4:	ldrbtmi	r4, [ip], #-2204	; 0xfffff764
    3cf8:	andcs	r9, r0, r3, lsr #22
    3cfc:			; <UNDEFINED> instruction: 0xf004681d
    3d00:	strmi	pc, [r1], -pc, asr #24
    3d04:			; <UNDEFINED> instruction: 0xf7fe4628
    3d08:	blx	fec3f808 <backup_type@@Base+0xfec0b1f8>
    3d0c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3d10:	mcrr2	0, 0, pc, r6, cr4	; <UNPREDICTABLE>
    3d14:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3d18:			; <UNDEFINED> instruction: 0x46034479
    3d1c:	bllt	ff9ffd28 <backup_type@@Base+0xff9cb718>
    3d20:	andls	r2, r0, sl
    3d24:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3d28:			; <UNDEFINED> instruction: 0xf00a4478
    3d2c:	ldmdavs	r3!, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
    3d30:	tstle	pc, r2, lsl #22
    3d34:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3d38:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3d3c:	blcs	21db0 <quoting_style_vals@@Base+0x19f0>
    3d40:	cmphi	r9, #65	; 0x41	; <UNPREDICTABLE>
    3d44:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3d48:			; <UNDEFINED> instruction: 0xf8df4479
    3d4c:	ldrbtmi	r0, [r8], #-2136	; 0xfffff7a8
    3d50:	stc2	0, cr15, [r0], #-40	; 0xffffffd8
    3d54:			; <UNDEFINED> instruction: 0xf8df2200
    3d58:	andsls	r3, lr, #80, 16	; 0x500000
    3d5c:	andls	r9, r5, #16, 4
    3d60:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3d64:	blls	268990 <backup_type@@Base+0x234380>
    3d68:	blls	661dd4 <backup_type@@Base+0x62d7c4>
    3d6c:			; <UNDEFINED> instruction: 0xf0046818
    3d70:	stmdacs	r0, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    3d74:	ldrthi	pc, [ip], r0, asr #6	; <UNPREDICTABLE>
    3d78:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3d7c:			; <UNDEFINED> instruction: 0xf893447b
    3d80:	blcs	fe68 <__assert_fail@plt+0xce00>
    3d84:	mvnshi	pc, r0, asr #32
    3d88:	mrrc2	0, 0, pc, r6, cr4	; <UNPREDICTABLE>
    3d8c:	strmi	r4, [lr], -r7, lsl #12
    3d90:	mrrc2	0, 0, pc, sl, cr4	; <UNPREDICTABLE>
    3d94:			; <UNDEFINED> instruction: 0x4633463a
    3d98:			; <UNDEFINED> instruction: 0xf8df460d
    3d9c:			; <UNDEFINED> instruction: 0x46041814
    3da0:	ldrbtmi	r4, [r9], #-679	; 0xfffffd59
    3da4:	andeq	lr, r5, r6, ror fp
    3da8:	ldrdeq	lr, [r0, -r1]
    3dac:			; <UNDEFINED> instruction: 0x462bbfbc
    3db0:	addmi	r4, r2, #35651584	; 0x2200000
    3db4:	bl	1cd55f8 <backup_type@@Base+0x1ca0fe8>
    3db8:	strmi	r0, [r6], -r1, lsl #2
    3dbc:			; <UNDEFINED> instruction: 0x461fbfbc
    3dc0:	blls	115620 <backup_type@@Base+0xe1010>
    3dc4:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    3dc8:	mulge	r0, r3, r8
    3dcc:	movwcc	r9, #6917	; 0x1b05
    3dd0:			; <UNDEFINED> instruction: 0xf1ba9305
    3dd4:			; <UNDEFINED> instruction: 0xf0000f00
    3dd8:			; <UNDEFINED> instruction: 0xf00481cf
    3ddc:	strcs	pc, [r0], -r5, lsl #24
    3de0:			; <UNDEFINED> instruction: 0xf8df2700
    3de4:	bls	d1d2c <backup_type@@Base+0x9d71c>
    3de8:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3dec:	andcc	lr, r0, #3555328	; 0x364000
    3df0:	tstls	r5, #12779520	; 0xc30000
    3df4:	movweq	lr, #11073	; 0x2b41
    3df8:			; <UNDEFINED> instruction: 0xf1ba9318
    3dfc:	rsble	r0, pc, r0, lsl #30
    3e00:	blcs	2aa7c <quoting_style_vals@@Base+0xa6bc>
    3e04:	subhi	pc, pc, #0
    3e08:			; <UNDEFINED> instruction: 0x2770f8df
    3e0c:	blls	42a220 <backup_type@@Base+0x3f5c10>
    3e10:	tstls	r0, #67108864	; 0x4000000
    3e14:	blls	11a044 <backup_type@@Base+0xe5a34>
    3e18:	ldmdavc	fp, {r1, r4, fp, sp, lr}
    3e1c:			; <UNDEFINED> instruction: 0xf0002a02
    3e20:			; <UNDEFINED> instruction: 0xf083823c
    3e24:	bcs	44a30 <backup_type@@Base+0x10420>
    3e28:	movwcs	fp, #3852	; 0xf0c
    3e2c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3e30:	addsle	r2, r8, r0, lsl #22
    3e34:			; <UNDEFINED> instruction: 0x5780f8df
    3e38:	blls	615034 <backup_type@@Base+0x5e0a24>
    3e3c:	bls	56e078 <backup_type@@Base+0x539a68>
    3e40:			; <UNDEFINED> instruction: 0xf8bef00a
    3e44:	ldmdavc	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    3e48:	svccs	0x00004604
    3e4c:	ldrbhi	pc, [r9], #0	; <UNPREDICTABLE>
    3e50:			; <UNDEFINED> instruction: 0x3768f8df
    3e54:			; <UNDEFINED> instruction: 0xf8df447b
    3e58:	strtmi	r0, [sl], -r8, ror #14
    3e5c:	strtmi	r9, [r3], -r0, lsl #6
    3e60:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
    3e64:	blx	fe5bfe96 <backup_type@@Base+0xfe58b886>
    3e68:	movwls	lr, #34685	; 0x877d
    3e6c:			; <UNDEFINED> instruction: 0xf9def004
    3e70:	strmi	r9, [r6], -r8, lsl #22
    3e74:			; <UNDEFINED> instruction: 0xf0002800
    3e78:	strtmi	r8, [r0], -r3, asr #14
    3e7c:	movwls	r4, #34345	; 0x8629
    3e80:			; <UNDEFINED> instruction: 0xf9e6f003
    3e84:	strmi	r4, [pc], -r6, lsl #12
    3e88:	movweq	lr, #31318	; 0x7a56
    3e8c:			; <UNDEFINED> instruction: 0xf0009b08
    3e90:	blls	265d98 <backup_type@@Base+0x231788>
    3e94:	ldmdavc	fp, {r1, r4, r8, fp, ip, pc}
    3e98:			; <UNDEFINED> instruction: 0xf8dfb913
    3e9c:	ldrbtmi	r1, [r9], #-1832	; 0xfffff8d8
    3ea0:			; <UNDEFINED> instruction: 0xf00a9811
    3ea4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3ea8:	ldrhi	pc, [r3, r0]
    3eac:	stmdbls	r9, {r2, r8, r9, fp, ip, pc}
    3eb0:	stmdavc	fp, {r1, r3, r4, fp, ip, sp, lr}
    3eb4:			; <UNDEFINED> instruction: 0xf0839208
    3eb8:	andvc	r0, fp, r1, lsl #6
    3ebc:			; <UNDEFINED> instruction: 0xf0412a00
    3ec0:	pkhbtmi	r8, r2, r7, lsl #10
    3ec4:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    3ec8:			; <UNDEFINED> instruction: 0xf8cd9a03
    3ecc:			; <UNDEFINED> instruction: 0xf852a078
    3ed0:	ldmib	r9, {r0, r1, ip, pc}^
    3ed4:	ldmne	r3!, {r9, ip, sp}^
    3ed8:	bl	11e8b34 <backup_type@@Base+0x11b4524>
    3edc:	tstls	r8, #134217728	; 0x8000000
    3ee0:	usatge	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    3ee4:			; <UNDEFINED> instruction: 0xf89a44fa
    3ee8:	blcs	ffd0 <__assert_fail@plt+0xcf68>
    3eec:	strbthi	pc, [r6], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    3ef0:	svclt	0x00082f00
    3ef4:			; <UNDEFINED> instruction: 0xf0002e01
    3ef8:	b	15a56b0 <backup_type@@Base+0x15710a0>
    3efc:			; <UNDEFINED> instruction: 0xf43f0307
    3f00:			; <UNDEFINED> instruction: 0xf004af7f
    3f04:			; <UNDEFINED> instruction: 0xf8dffb79
    3f08:	ldrbtmi	r3, [fp], #-1732	; 0xfffff93c
    3f0c:	movwls	r6, #60123	; 0xeadb
    3f10:	tsteq	r6, sp, asr #19
    3f14:			; <UNDEFINED> instruction: 0x0116e9dd
    3f18:	eorls	r1, r0, #16896	; 0x4200
    3f1c:	andeq	pc, r0, #1073741840	; 0x40000010
    3f20:			; <UNDEFINED> instruction: 0xf0049221
    3f24:			; <UNDEFINED> instruction: 0xf116fb81
    3f28:	tstls	pc, #-67108861	; 0xfc000003
    3f2c:	mvnscc	pc, #-1073741807	; 0xc0000011
    3f30:	blls	728bc0 <backup_type@@Base+0x6f45b0>
    3f34:	blge	83e6b0 <backup_type@@Base+0x80a0a0>
    3f38:	andsls	r6, sl, lr, lsl r8
    3f3c:	and	r9, r3, fp, lsl r1
    3f40:	beq	803b0 <backup_type@@Base+0x4bda0>
    3f44:	bleq	40478 <backup_type@@Base+0xbe68>
    3f48:			; <UNDEFINED> instruction: 0x46594650
    3f4c:	blx	fe33ff66 <backup_type@@Base+0xfe30b956>
    3f50:	svclt	0x0018283d
    3f54:	svclt	0x000c280a
    3f58:	andcs	r2, r0, r1
    3f5c:	ldmib	sp, {r4, r5, r6, r7, ip, lr, pc}^
    3f60:			; <UNDEFINED> instruction: 0x46072316
    3f64:	blge	83e6a0 <backup_type@@Base+0x80a090>
    3f68:			; <UNDEFINED> instruction: 0xf1732a01
    3f6c:	vsubw.s8	q8, <illegal reg q0.5>, d0
    3f70:			; <UNDEFINED> instruction: 0xf8df82d6
    3f74:			; <UNDEFINED> instruction: 0xf04f365c
    3f78:			; <UNDEFINED> instruction: 0xf8df0a01
    3f7c:			; <UNDEFINED> instruction: 0xf04f2658
    3f80:	ldrbtmi	r0, [fp], #-2816	; 0xfffff500
    3f84:	adcsls	pc, r8, sp, asr #17
    3f88:	movtcc	r4, #38010	; 0x947a
    3f8c:			; <UNDEFINED> instruction: 0xf8df9234
    3f90:	cfmadd32	mvax2, mvfx2, mvfx8, mvfx8
    3f94:	ldmib	sp, {r4, r9, fp, ip, sp}^
    3f98:	ldrbtmi	r8, [sl], #-2336	; 0xfffff6e0
    3f9c:	andsls	r9, r1, ip, lsl pc
    3fa0:	stmib	sp, {r0, r3, r4, r5, r9, ip, pc}^
    3fa4:	eor	r4, sp, r6, lsr r5
    3fa8:	ldrcc	lr, [sl], #-2525	; 0xfffff623
    3fac:	strbmi	r9, [r3, #-18]	; 0xffffffee
    3fb0:	movweq	lr, #39796	; 0x9b74
    3fb4:	subshi	pc, r4, r1, asr #5
    3fb8:	strbmi	r4, [r9], -r0, asr #12
    3fbc:	blx	153ffd6 <backup_type@@Base+0x150b9c6>
    3fc0:	stmdacs	fp!, {r1, r4, r8, r9, fp, ip, pc}
    3fc4:	bichi	pc, ip, #0
    3fc8:			; <UNDEFINED> instruction: 0xf0414283
    3fcc:	blcs	865604 <backup_type@@Base+0x830ff4>
    3fd0:	movthi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
    3fd4:			; <UNDEFINED> instruction: 0xf0412b20
    3fd8:			; <UNDEFINED> instruction: 0xf11a8570
    3fdc:	blls	3867e8 <backup_type@@Base+0x3521d8>
    3fe0:			; <UNDEFINED> instruction: 0xf14b9a11
    3fe4:			; <UNDEFINED> instruction: 0xf1180b00
    3fe8:			; <UNDEFINED> instruction: 0xf1490801
    3fec:	blcs	63f4 <__assert_fail@plt+0x338c>
    3ff0:	bcs	33c58 <quote_quoting_options@@Base+0x1bc0>
    3ff4:	mvnshi	pc, #64	; 0x40
    3ff8:	ldrcc	lr, [r6], #-2525	; 0xfffff623
    3ffc:	bl	1d15550 <backup_type@@Base+0x1ce0f40>
    4000:	blle	1184c34 <backup_type@@Base+0x1150624>
    4004:			; <UNDEFINED> instruction: 0x46594650
    4008:	blx	bc0022 <backup_type@@Base+0xb8ba12>
    400c:	bicle	r2, fp, sp, lsr #16
    4010:	blcs	22504 <quoting_style_vals@@Base+0x2144>
    4014:	ldrbhi	pc, [ip, #-1]	; <UNPREDICTABLE>
    4018:			; <UNDEFINED> instruction: 0x46389b1f
    401c:	andeq	lr, r3, #26624	; 0x6800
    4020:	bl	12eacb0 <backup_type@@Base+0x12b66a0>
    4024:			; <UNDEFINED> instruction: 0xf1120303
    4028:			; <UNDEFINED> instruction: 0xf14332ff
    402c:			; <UNDEFINED> instruction: 0xf00233ff
    4030:	stmdacs	r0, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4034:	ldrhi	pc, [ip, r0]
    4038:			; <UNDEFINED> instruction: 0xb1ab9b0e
    403c:	blcs	2ac88 <quoting_style_vals@@Base+0xa8c8>
    4040:	strthi	pc, [r6], #-0
    4044:	blcs	aac90 <backup_type@@Base+0x76680>
    4048:	ldrbthi	pc, [r3], -r0	; <UNPREDICTABLE>
    404c:			; <UNDEFINED> instruction: 0xf7fe4630
    4050:	strmi	lr, [r5], -lr, ror #26
    4054:			; <UNDEFINED> instruction: 0xf0412800
    4058:	ldrtmi	r8, [r2], -r2, lsl #10
    405c:			; <UNDEFINED> instruction: 0x46594650
    4060:	blx	4c007a <backup_type@@Base+0x48ba6a>
    4064:	teqvc	r8, sp, ror r1
    4068:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    406c:	ldmpl	r5, {r0, r1, r9, fp, ip, pc}^
    4070:	ldrcc	lr, [r6], #-2525	; 0xfffff623
    4074:	ldrdcs	lr, [r0, -r5]
    4078:	eorvs	r3, sl, r1, lsl #4
    407c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4080:	beq	804f0 <backup_type@@Base+0x4bee0>
    4084:	bleq	405b8 <backup_type@@Base+0xbfa8>
    4088:	bl	1d155dc <backup_type@@Base+0x1ce0fcc>
    408c:	rsbvs	r0, r9, fp, lsl #6
    4090:	ldmib	sp, {r3, r4, r5, r7, r9, fp, ip, lr, pc}^
    4094:			; <UNDEFINED> instruction: 0x464b011a
    4098:	ldmib	sp, {r1, r6, r9, sl, lr}^
    409c:	strbmi	r4, [r0, #-1334]	; 0xfffffaca
    40a0:	ldrsbtls	pc, [r8], sp	; <UNPREDICTABLE>
    40a4:	stmib	sp, {r0, r3, r4, r7, r8, lr}^
    40a8:	blle	18cd30 <backup_type@@Base+0x158720>
    40ac:	ldrmi	r4, [r9], -r0, asr #12
    40b0:	blx	ff6c00c8 <backup_type@@Base+0xff68bab8>
    40b4:			; <UNDEFINED> instruction: 0xf001282b
    40b8:	blls	3a49d8 <backup_type@@Base+0x3703c8>
    40bc:	blcs	2a908 <quoting_style_vals@@Base+0xa548>
    40c0:	bcs	33d28 <quote_quoting_options@@Base+0x1c90>
    40c4:	ldrbhi	pc, [r9, r0, asr #32]	; <UNPREDICTABLE>
    40c8:	blx	fe9c00e0 <backup_type@@Base+0xfe98bad0>
    40cc:	ldrvs	pc, [r0, #-2271]	; 0xfffff721
    40d0:	sxtab16mi	r4, r2, lr, ror #8
    40d4:			; <UNDEFINED> instruction: 0xf004460f
    40d8:			; <UNDEFINED> instruction: 0xf8d9fa8f
    40dc:			; <UNDEFINED> instruction: 0xf8963000
    40e0:			; <UNDEFINED> instruction: 0xf8d96038
    40e4:	bl	fee8c0fc <backup_type@@Base+0xfee57aec>
    40e8:	bl	19c40f0 <backup_type@@Base+0x198fae0>
    40ec:	ldmdane	fp, {r0, r8}
    40f0:	andeq	lr, r2, #66560	; 0x10400
    40f4:	andcc	lr, r0, #3293184	; 0x324000
    40f8:			; <UNDEFINED> instruction: 0xf47f2e00
    40fc:			; <UNDEFINED> instruction: 0xf8dfae34
    4100:	bls	d12f8 <backup_type@@Base+0x9cce8>
    4104:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4108:			; <UNDEFINED> instruction: 0xf0002b02
    410c:	blcs	65cc8 <backup_type@@Base+0x316b8>
    4110:	mcrge	4, 1, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    4114:	movweq	lr, #23124	; 0x5a54
    4118:	ldrbthi	pc, [r9], r0	; <UNPREDICTABLE>
    411c:	bls	56fb58 <backup_type@@Base+0x53b548>
    4120:			; <UNDEFINED> instruction: 0x46309b18
    4124:			; <UNDEFINED> instruction: 0xff4cf009
    4128:	strmi	r9, [r2], -r5, lsl #18
    412c:	ldrteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4130:			; <UNDEFINED> instruction: 0xf00a4478
    4134:	strtmi	pc, [r2], -pc, lsr #20
    4138:	ldrtmi	r4, [r0], -fp, lsr #12
    413c:			; <UNDEFINED> instruction: 0xff40f009
    4140:			; <UNDEFINED> instruction: 0xf8df4601
    4144:	ldrbtmi	r0, [r8], #-1188	; 0xfffffb5c
    4148:	blx	940178 <backup_type@@Base+0x90bb68>
    414c:	ldrcc	pc, [ip], #2271	; 0x8df
    4150:			; <UNDEFINED> instruction: 0xf8529a03
    4154:	ldmib	r9, {r0, r1, ip, pc}^
    4158:	b	148cd60 <backup_type@@Base+0x1458750>
    415c:			; <UNDEFINED> instruction: 0xf0400103
    4160:			; <UNDEFINED> instruction: 0xf8df86f2
    4164:	ldrbtmi	r0, [r8], #-1164	; 0xfffffb74
    4168:	blx	540198 <backup_type@@Base+0x50bb88>
    416c:	movwcs	lr, #1531	; 0x5fb
    4170:	ldrmi	r2, [lr], -r0, lsl #8
    4174:	strt	r4, [r4], -r7, lsr #12
    4178:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    417c:			; <UNDEFINED> instruction: 0xf8df2400
    4180:	strcs	r9, [r0, #-1144]	; 0xfffffb88
    4184:	ldrsbtlt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    4188:	tstls	r1, #2063597568	; 0x7b000000
    418c:			; <UNDEFINED> instruction: 0xf8df44f9
    4190:	ldrtmi	r3, [sl], ip, ror #8
    4194:	eorsls	pc, r8, sp, asr #17
    4198:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    419c:			; <UNDEFINED> instruction: 0x46209312
    41a0:			; <UNDEFINED> instruction: 0xf0034629
    41a4:			; <UNDEFINED> instruction: 0x46d8f855
    41a8:	movweq	lr, #6736	; 0x1a50
    41ac:	strmi	r4, [pc], -r6, lsl #12
    41b0:	movwcs	fp, #7948	; 0x1f0c
    41b4:	b	150cdbc <backup_type@@Base+0x14d87ac>
    41b8:	svclt	0x000c0205
    41bc:			; <UNDEFINED> instruction: 0xf04f469b
    41c0:			; <UNDEFINED> instruction: 0xf1bb0b01
    41c4:			; <UNDEFINED> instruction: 0xd1280f00
    41c8:	strbmi	r9, [r2], r4, lsl #20
    41cc:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    41d0:	bls	e221c <backup_type@@Base+0xadc0c>
    41d4:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    41d8:	movwcs	lr, #2521	; 0x9d9
    41dc:	blls	514e30 <backup_type@@Base+0x4e0820>
    41e0:			; <UNDEFINED> instruction: 0x469abf18
    41e4:			; <UNDEFINED> instruction: 0xf43f2900
    41e8:	blls	72fba4 <backup_type@@Base+0x6fb594>
    41ec:	stmdacs	r0, {r3, r4, fp, sp, lr}
    41f0:	strhi	pc, [ip, #0]!
    41f4:			; <UNDEFINED> instruction: 0xf8cd9b29
    41f8:			; <UNDEFINED> instruction: 0xf8d3a078
    41fc:			; <UNDEFINED> instruction: 0xf1b99000
    4200:			; <UNDEFINED> instruction: 0xf0000f00
    4204:	blls	125d08 <backup_type@@Base+0xf16f8>
    4208:			; <UNDEFINED> instruction: 0x46394630
    420c:	mulge	r0, r3, r8
    4210:	movweq	lr, #31318	; 0x7a56
    4214:	cfstrdge	mvd15, [r5, #508]!	; 0x1fc
    4218:	bls	17d99c <backup_type@@Base+0x14938c>
    421c:	svclt	0x00142a01
    4220:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4224:	stmdaeq	r1, {r0, r1, ip, sp, lr, pc}
    4228:	svceq	0x0000f1b8
    422c:	strbthi	pc, [r1], #-1	; <UNPREDICTABLE>
    4230:	blmi	ffceaa44 <backup_type@@Base+0xffcb6434>
    4234:	bls	21a588 <backup_type@@Base+0x1e5f78>
    4238:	tstmi	r3, #1769472	; 0x1b0000
    423c:	mvnseq	pc, #19
    4240:	bls	2786b0 <backup_type@@Base+0x2440a0>
    4244:	bls	3a228c <backup_type@@Base+0x36dc7c>
    4248:	mlasne	r9, r2, r8, pc	; <UNPREDICTABLE>
    424c:			; <UNDEFINED> instruction: 0xf43f4288
    4250:	bls	12fa88 <backup_type@@Base+0xfb478>
    4254:	andls	r7, r8, #1179648	; 0x120000
    4258:			; <UNDEFINED> instruction: 0xf0402a00
    425c:	strcc	r8, [r1], #-1679	; 0xfffff971
    4260:	streq	pc, [r0, #-325]	; 0xfffffebb
    4264:	bl	1e958f0 <backup_type@@Base+0x1e612e0>
    4268:	ble	fe604e84 <backup_type@@Base+0xfe5d0874>
    426c:			; <UNDEFINED> instruction: 0xf8cd9b04
    4270:			; <UNDEFINED> instruction: 0xf893b078
    4274:	ldr	sl, [r0, #0]!
    4278:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    427c:	rscle	r2, lr, r0, lsl #22
    4280:	blls	715d90 <backup_type@@Base+0x6e1780>
    4284:	strcs	r2, [r0, -r0, lsl #12]
    4288:	stmdacs	r0, {r3, r4, fp, sp, lr}
    428c:	blls	13895c <backup_type@@Base+0x10434c>
    4290:	rsbsge	pc, r8, sp, asr #17
    4294:	mulge	r0, r3, r8
    4298:	blcs	3d91c <backup_type@@Base+0x930c>
    429c:	ldrhi	pc, [pc, #-0]!	; 42a4 <__assert_fail@plt+0x123c>
    42a0:	ldrbtmi	r4, [sp], #-3544	; 0xfffff228
    42a4:	blls	27d9d0 <backup_type@@Base+0x2493c0>
    42a8:	ldmdavc	fp, {r0, r1, r2, r4, r6, r7, sl, fp, lr}
    42ac:			; <UNDEFINED> instruction: 0x4698447c
    42b0:	blcs	22c44 <quoting_style_vals@@Base+0x2884>
    42b4:	bicshi	pc, pc, #0
    42b8:	ldrbtmi	r4, [fp], #-3028	; 0xfffff42c
    42bc:	blcs	15f230 <backup_type@@Base+0x12ac20>
    42c0:	rscshi	pc, r5, #0
    42c4:	ldmdavs	r5, {r0, r3, r4, r9, fp, ip, pc}
    42c8:	vstrcs.16	s22, [r5, #-38]	; 0xffffffda	; <UNPREDICTABLE>
    42cc:	rschi	pc, pc, #0
    42d0:			; <UNDEFINED> instruction: 0xf9aaf004
    42d4:	strmi	r4, [fp], r2, lsl #13
    42d8:			; <UNDEFINED> instruction: 0xf986f004
    42dc:			; <UNDEFINED> instruction: 0x4600e9d9
    42e0:	movwls	r1, #26883	; 0x6903
    42e4:	movweq	lr, #27457	; 0x6b41
    42e8:			; <UNDEFINED> instruction: 0xf0049307
    42ec:	stmdane	r3!, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    42f0:	bl	11a8f90 <backup_type@@Base+0x1174980>
    42f4:			; <UNDEFINED> instruction: 0x93270301
    42f8:			; <UNDEFINED> instruction: 0xf97ef004
    42fc:			; <UNDEFINED> instruction: 0x6706e9dd
    4300:	bl	11ca3c8 <backup_type@@Base+0x1195db8>
    4304:			; <UNDEFINED> instruction: 0xf1100101
    4308:	movwls	r3, #41983	; 0xa3ff
    430c:	mvnscc	pc, #1073741840	; 0x40000010
    4310:			; <UNDEFINED> instruction: 0xf004930b
    4314:	ldmib	sp, {r0, r7, r8, fp, ip, sp, lr, pc}^
    4318:	ldmdane	r0!, {r1, r2, r5, r8, r9, sl, sp, lr}
    431c:	tsteq	r1, r7, asr #22
    4320:	mvnscc	pc, #16, 2
    4324:			; <UNDEFINED> instruction: 0xf141930c
    4328:	movwls	r3, #54271	; 0xd3ff
    432c:			; <UNDEFINED> instruction: 0xff9ef007
    4330:	strmi	r2, [r4], -r3, lsl #26
    4334:	bichi	pc, r1, #0, 6
    4338:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    433c:	blmi	fed68f9c <backup_type@@Base+0xfed3498c>
    4340:	tstls	r2, #2063597568	; 0x7b000000
    4344:	blls	417a1c <backup_type@@Base+0x3e340c>
    4348:	cfstrdvs	mvd4, [lr], #-500	; 0xfffffe0c
    434c:	ldrdcs	fp, [r2], -fp	; <UNPREDICTABLE>
    4350:			; <UNDEFINED> instruction: 0xf926f004
    4354:	teqlt	r0, r3, lsl #12
    4358:			; <UNDEFINED> instruction: 0x46304ab0
    435c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4360:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    4364:	stmibmi	lr!, {r1, r2, r3, r5, r6, sl, fp, sp, lr}
    4368:	stcmi	6, cr4, [lr, #192]!	; 0xc0
    436c:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    4370:	blx	ff7c0382 <backup_type@@Base+0xff78bd72>
    4374:	stmibmi	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    4378:	andeq	pc, r1, #136	; 0x88
    437c:	ldrbtmi	r6, [r9], #-3176	; 0xfffff398
    4380:	blx	ff5c0392 <backup_type@@Base+0xff58bd82>
    4384:	stccs	12, cr6, [r0], {110}	; 0x6e
    4388:	strbhi	pc, [lr], #0	; <UNPREDICTABLE>
    438c:	strtmi	r4, [r3], -r7, lsr #21
    4390:	tstcs	r1, r0, lsr r6
    4394:			; <UNDEFINED> instruction: 0xf7fe447a
    4398:			; <UNDEFINED> instruction: 0xf1baed8a
    439c:			; <UNDEFINED> instruction: 0xf17b0f00
    43a0:			; <UNDEFINED> instruction: 0xf6ff0300
    43a4:			; <UNDEFINED> instruction: 0xf8dfad31
    43a8:	strcs	r9, [r0], #-648	; 0xfffffd78
    43ac:	strcs	r4, [r0, #-3745]	; 0xfffff15f
    43b0:	blmi	fe85579c <backup_type@@Base+0xfe82118c>
    43b4:	mcr	4, 0, r4, cr8, cr14, {3}
    43b8:	ldmib	sp, {r4, r9, fp, ip, pc}^
    43bc:	ldrbtmi	r8, [fp], #-2342	; 0xfffff6da
    43c0:			; <UNDEFINED> instruction: 0x46209311
    43c4:			; <UNDEFINED> instruction: 0xf0044629
    43c8:			; <UNDEFINED> instruction: 0xf1a0f94f
    43cc:	blcs	cc4ffc <backup_type@@Base+0xc909ec>
    43d0:	orrhi	pc, r2, r1, lsl #4
    43d4:			; <UNDEFINED> instruction: 0xf013e8df
    43d8:	stmibeq	r0, {r2, r3, r4, r5}
    43dc:	stmibeq	r0, {r7, r8, fp}
    43e0:	stmibeq	r0, {r7, r8, fp}
    43e4:	stmibeq	r0, {r7, r8, fp}
    43e8:	stmibeq	r0, {r7, r8, fp}
    43ec:	stmibeq	r0, {r7, r8, fp}
    43f0:	stmibeq	r0, {r7, r8, fp}
    43f4:	stmibeq	r0, {r7, r8, fp}
    43f8:	stmibeq	r0, {r7, r8, fp}
    43fc:	stmibeq	r0, {r7, r8, fp}
    4400:	stmibeq	r0, {r7, r8, fp}
    4404:	eorseq	r0, r4, r4, lsr r0
    4408:	stmibeq	r0, {r7, r8, fp}
    440c:	stmibeq	r0, {r7, r8, fp}
    4410:	stmibeq	r0, {r7, r8, fp}
    4414:	stmibeq	r0, {r7, r8, fp}
    4418:	eorseq	r0, r4, r8, ror r0
    441c:	eorseq	r0, r4, r0, lsl #19
    4420:	stmibeq	r0, {r7, r8, fp}
    4424:	stmibeq	r0, {r7, r8, fp}
    4428:	stmibeq	r0, {r7, r8, fp}
    442c:	stmibeq	r0, {r7, r8, fp}
    4430:	stmibeq	r0, {r7, r8, fp}
    4434:	stmibeq	r0, {r7, r8, fp}
    4438:	stmibeq	r0, {r7, r8, fp}
    443c:	subseq	r0, r1, r0, lsl #19
    4440:	ldmdals	r1, {r0, r1, r9, sl, lr}
    4444:	bcs	43fcac <backup_type@@Base+0x40b69c>
    4448:	stfvse	f2, [r0], {1}
    444c:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    4450:			; <UNDEFINED> instruction: 0x46206c72
    4454:			; <UNDEFINED> instruction: 0xf0044629
    4458:	blmi	1e428bc <backup_type@@Base+0x1e0e2ac>
    445c:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    4460:	bl	1942460 <backup_type@@Base+0x190de50>
    4464:			; <UNDEFINED> instruction: 0xf0412800
    4468:	strcc	r8, [r1], #-762	; 0xfffffd06
    446c:	streq	pc, [r0, #-325]	; 0xfffffebb
    4470:	bl	1ed5b00 <backup_type@@Base+0x1ea14f0>
    4474:	ble	fe905090 <backup_type@@Base+0xfe8d0a80>
    4478:	blmi	1c7d798 <backup_type@@Base+0x1c49188>
    447c:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    4480:	ldmib	sp, {r1, r2, r3, r8, r9, ip, pc}^
    4484:	strbmi	r2, [r2, #-780]	; 0xfffffcf4
    4488:	movweq	lr, #39795	; 0x9b73
    448c:	ldmib	sp, {r1, r2, r6, r8, r9, fp, ip, lr, pc}^
    4490:	ldmge	r3, {r2, r3, r8, r9, sp}
    4494:			; <UNDEFINED> instruction: 0x464b4599
    4498:	ldrmi	fp, [r0, #3848]	; 0xf08
    449c:			; <UNDEFINED> instruction: 0xf0004642
    44a0:			; <UNDEFINED> instruction: 0xf0098144
    44a4:	ldmib	sp, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    44a8:	strmi	r2, [r7], -ip, lsl #6
    44ac:			; <UNDEFINED> instruction: 0xf009a899
    44b0:	bls	5c3ad4 <backup_type@@Base+0x58f4c4>
    44b4:	tstcs	r1, fp, lsr r6
    44b8:	bmi	18a8cc4 <backup_type@@Base+0x18746b4>
    44bc:	andls	r4, r0, sl, ror r4
    44c0:			; <UNDEFINED> instruction: 0xf7fe980e
    44c4:			; <UNDEFINED> instruction: 0xe7c8ecf4
    44c8:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    44cc:	ldrbtmi	r0, [fp], #-262	; 0xfffffefa
    44d0:	ldmib	sp, {r0, r1, r2, r3, r4, r6, sl, fp, sp, lr}^
    44d4:	addmi	r2, r2, #671088640	; 0x28000000
    44d8:	blle	9d4b0c <backup_type@@Base+0x9a04fc>
    44dc:	movwcs	lr, #27101	; 0x69dd
    44e0:	ldrdeq	lr, [sl, -sp]
    44e4:	svclt	0x0008428b
    44e8:			; <UNDEFINED> instruction: 0xf0004282
    44ec:	ldmib	sp, {r0, r1, r3, r5, r8, pc}^
    44f0:	ldmge	r3, {r1, r2, r8, r9, sp}
    44f4:	stc2l	0, cr15, [r4, #-36]!	; 0xffffffdc
    44f8:	movwcs	lr, #43485	; 0xa9dd
    44fc:	ldmge	r9, {r1, r2, r3, ip, pc}
    4500:	ldc2l	0, cr15, [lr, #-36]	; 0xffffffdc
    4504:	stmdbls	lr, {r1, r4, r9, fp, ip, pc}
    4508:	bmi	1428d14 <backup_type@@Base+0x13f4704>
    450c:	tstcs	r1, fp, lsl #12
    4510:	andls	r4, r0, sl, ror r4
    4514:			; <UNDEFINED> instruction: 0xf7fe4638
    4518:	ldr	lr, [lr, sl, asr #25]
    451c:	tstcs	r1, ip, asr #20
    4520:	stmdals	lr, {r1, r2, r4, r8, r9, fp, ip, pc}
    4524:			; <UNDEFINED> instruction: 0xf7fe447a
    4528:	ldr	lr, [r6, r2, asr #25]
    452c:	ldrtmi	r4, [r8], -r9, asr #20
    4530:	tstcs	r1, r2, lsl fp
    4534:			; <UNDEFINED> instruction: 0xf7fe447a
    4538:			; <UNDEFINED> instruction: 0xe78eecba
    453c:	andeq	r0, r0, r4, asr #5
    4540:	ldrdeq	r8, [r1], -r4
    4544:	andeq	r0, r0, r0, ror #5
    4548:	andeq	r0, r0, r0, ror #4
    454c:	andeq	r0, r0, r4, ror #4
    4550:	andeq	lr, r2, lr, ror #12
    4554:	andeq	lr, r2, ip, asr r6
    4558:	andeq	r9, r1, r0, lsl lr
    455c:	andeq	r0, r0, r0, ror r2
    4560:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
    4564:	andeq	r0, r0, r4, lsl #6
    4568:	andeq	r0, r0, r8, lsr #6
    456c:	ldrdeq	r0, [r0], -r4
    4570:	andeq	lr, r2, sl, ror r4
    4574:	andeq	r0, r0, r4, ror r2
    4578:	andeq	lr, r2, r0, ror #9
    457c:	andeq	r0, r0, r0, lsr r2
    4580:	andeq	r0, r0, ip, ror r2
    4584:	andeq	r8, r1, lr, lsl #15
    4588:			; <UNDEFINED> instruction: 0x000184bc
    458c:	andeq	r8, r1, lr, asr #29
    4590:	andeq	r8, r1, r2, asr r7
    4594:	andeq	r8, r1, r8, lsr r7
    4598:	andeq	r8, r1, r8, ror lr
    459c:	muleq	r0, r0, r2
    45a0:	andeq	r8, r1, r8, lsl r7
    45a4:	andeq	r8, r1, r6, lsl #22
    45a8:	andeq	r0, r0, r4, lsl r2
    45ac:	andeq	lr, r2, r4, lsl #7
    45b0:	andeq	lr, r2, sl, ror r2
    45b4:	strdeq	r0, [r0], -ip
    45b8:	andeq	r8, r1, r4, ror r6
    45bc:	strdeq	fp, [r1], -r4
    45c0:	andeq	r8, r1, r6, lsl #23
    45c4:	ldrdeq	r8, [r1], -r2
    45c8:	andeq	lr, r2, ip, lsl r2
    45cc:	strdeq	lr, [r2], -r6
    45d0:	andeq	r9, r1, r6, lsr r9
    45d4:	andeq	r9, r1, r0, lsr r9
    45d8:	andeq	r9, r1, lr, lsl r9
    45dc:	andeq	r0, r0, r0, lsr r3
    45e0:	andeq	lr, r2, r0, lsr r0
    45e4:	ldrdeq	r8, [r1], -r0
    45e8:	ldrdeq	r8, [r1], -r6
    45ec:	andeq	r0, r0, ip, lsl #6
    45f0:	andeq	sl, r1, r2, lsr r1
    45f4:	andeq	r8, r1, r0, lsr #14
    45f8:	andeq	sp, r2, r4, ror pc
    45fc:	andeq	r8, r1, sl, asr #5
    4600:	muleq	r0, r8, r2
    4604:	andeq	r8, r1, r2, lsl r2
    4608:	andeq	sp, r2, r4, asr lr
    460c:	andeq	sp, r2, r6, asr #28
    4610:	andeq	r8, r1, sl, asr r1
    4614:	andeq	sl, r1, r8, lsl #24
    4618:			; <UNDEFINED> instruction: 0x0002ddb8
    461c:	andeq	r8, r1, sl, asr #11
    4620:	andeq	r8, r1, r2, ror #11
    4624:	andeq	sp, r2, ip, lsl #27
    4628:			; <UNDEFINED> instruction: 0x000185b6
    462c:	andeq	r8, r1, r0, asr #11
    4630:	andeq	r8, r1, r8, lsl #12
    4634:	andeq	sp, r2, ip, asr #26
    4638:	andeq	sp, r2, r2, asr #26
    463c:	andeq	sp, r2, r4, lsr #25
    4640:	andeq	sp, r2, r4, lsl #25
    4644:	andeq	r8, r1, ip, ror #9
    4648:	andeq	sp, r2, r2, lsr ip
    464c:	andeq	r8, r1, r0, ror r4
    4650:	andeq	r8, r1, ip, ror #8
    4654:	andeq	r8, r1, r4, lsr r4
    4658:	blcs	22b4c <quoting_style_vals@@Base+0x278c>
    465c:	rscshi	pc, r6, #1
    4660:			; <UNDEFINED> instruction: 0x46389b1f
    4664:	andeq	lr, r3, #26624	; 0x6800
    4668:	bl	12eb2f8 <backup_type@@Base+0x12b6ce8>
    466c:			; <UNDEFINED> instruction: 0xf1120303
    4670:			; <UNDEFINED> instruction: 0xf14332ff
    4674:			; <UNDEFINED> instruction: 0xf00233ff
    4678:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    467c:	ldrbthi	pc, [r8], #-0	; <UNPREDICTABLE>
    4680:	blcs	22b74 <quoting_style_vals@@Base+0x27b4>
    4684:	rschi	pc, sp, #1
    4688:	cmnlt	fp, lr, lsl #22
    468c:	bcs	43fef4 <backup_type@@Base+0x40b8e4>
    4690:	ldrtmi	r2, [r0], -r1, lsl #2
    4694:	stc	7, cr15, [sl], {254}	; 0xfe
    4698:			; <UNDEFINED> instruction: 0xf7fe4630
    469c:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    46a0:	bicshi	pc, sp, r1, asr #32
    46a4:	tstls	r1, #67108864	; 0x4000000
    46a8:	ldccc	8, cr15, [r8], {223}	; 0xdf
    46ac:			; <UNDEFINED> instruction: 0x9c0e9a03
    46b0:	ldrdlt	r5, [ip, -r5]!	; <UNPREDICTABLE>
    46b4:			; <UNDEFINED> instruction: 0x46504632
    46b8:			; <UNDEFINED> instruction: 0xf0034659
    46bc:	teqvc	r8, r5, ror #31	; <UNPREDICTABLE>
    46c0:	andcc	lr, r0, #3489792	; 0x354000
    46c4:	eorvs	r3, fp, r1, lsl #6
    46c8:	andeq	pc, r0, #-2147483632	; 0x80000010
    46cc:	beq	80b3c <backup_type@@Base+0x4c52c>
    46d0:	bleq	40c04 <backup_type@@Base+0xc5f4>
    46d4:	ldrbmi	r6, [r0], -sl, rrx
    46d8:			; <UNDEFINED> instruction: 0xf0034659
    46dc:	stmdacs	r1!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    46e0:	blls	3b8a84 <backup_type@@Base+0x384474>
    46e4:	blls	d30cb8 <backup_type@@Base+0xcfc6a8>
    46e8:	ldmdbvc	r8!, {r0, r4, r5, r9, sl, lr}
    46ec:	ldrmi	r3, [r8], #-856	; 0xfffffca8
    46f0:	stc	7, cr15, [sl], {254}	; 0xfe
    46f4:			; <UNDEFINED> instruction: 0xf7fe4630
    46f8:	stmdacs	r0, {r1, r3, r4, r9, fp, sp, lr, pc}
    46fc:			; <UNDEFINED> instruction: 0x81aff041
    4700:	tstls	r1, #201326592	; 0xc000000
    4704:	ldrtmi	r4, [r2], -r9, asr #12
    4708:			; <UNDEFINED> instruction: 0xf0034640
    470c:			; <UNDEFINED> instruction: 0xf118ffbd
    4710:			; <UNDEFINED> instruction: 0xf1490801
    4714:	strbmi	r0, [r9], -r0, lsl #18
    4718:			; <UNDEFINED> instruction: 0x46407138
    471c:			; <UNDEFINED> instruction: 0xffa4f003
    4720:	rscle	r2, pc, r1, lsr #16
    4724:	cmnvc	fp, r0, lsl #6
    4728:			; <UNDEFINED> instruction: 0xf009e466
    472c:	bls	5c3858 <backup_type@@Base+0x58f248>
    4730:	andls	r2, r0, #1073741824	; 0x40000000
    4734:	blcs	fe442ab8 <backup_type@@Base+0xfe40e4a8>
    4738:			; <UNDEFINED> instruction: 0x4603447a
    473c:			; <UNDEFINED> instruction: 0xf7fe980e
    4740:			; <UNDEFINED> instruction: 0xe68aebb6
    4744:			; <UNDEFINED> instruction: 0xf009a893
    4748:	bls	4c383c <backup_type@@Base+0x48f22c>
    474c:	andls	r2, r0, #1073741824	; 0x40000000
    4750:	blcs	1e42ad4 <backup_type@@Base+0x1e0e4c4>
    4754:			; <UNDEFINED> instruction: 0x4603447a
    4758:			; <UNDEFINED> instruction: 0xf7fe4638
    475c:	ldrbt	lr, [ip], -r8, lsr #23
    4760:			; <UNDEFINED> instruction: 0x46389b1f
    4764:	andeq	lr, r3, #26624	; 0x6800
    4768:	bl	12eb3f8 <backup_type@@Base+0x12b6de8>
    476c:			; <UNDEFINED> instruction: 0xf1120303
    4770:			; <UNDEFINED> instruction: 0xf14332ff
    4774:			; <UNDEFINED> instruction: 0xf00233ff
    4778:	stmdacs	r0, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    477c:	mvnshi	pc, #0
    4780:	cmnlt	fp, lr, lsl #22
    4784:	blcs	6b3d0 <backup_type@@Base+0x36dc0>
    4788:	orrshi	pc, lr, #0
    478c:	blcs	2b3d8 <quoting_style_vals@@Base+0xb018>
    4790:	teqhi	r2, #0	; <UNPREDICTABLE>
    4794:			; <UNDEFINED> instruction: 0xf7fe4630
    4798:	stmdacs	r0, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    479c:	cmphi	pc, r1, asr #32	; <UNPREDICTABLE>
    47a0:	strbmi	r4, [r9], -r0, asr #12
    47a4:			; <UNDEFINED> instruction: 0xf0034632
    47a8:			; <UNDEFINED> instruction: 0xf118ff6f
    47ac:			; <UNDEFINED> instruction: 0xf04f0801
    47b0:			; <UNDEFINED> instruction: 0xf1490300
    47b4:	cmnvc	fp, r0, lsl #18
    47b8:	ldr	r7, [sp], #-312	; 0xfffffec8
    47bc:	ldrtmi	r9, [r2], -r4, lsr #22
    47c0:	stmdals	r5, {r2, r3, r4, r8, fp, ip, pc}
    47c4:	ldrtmi	r9, [fp], -r0, lsl #6
    47c8:	blx	b40800 <backup_type@@Base+0xb0c1f0>
    47cc:			; <UNDEFINED> instruction: 0xf43f2800
    47d0:			; <UNDEFINED> instruction: 0xf89aab17
    47d4:	blcs	108bc <__assert_fail@plt+0xd854>
    47d8:	bge	ff1819dc <backup_type@@Base+0xff14d3cc>
    47dc:	bllt	fe2427e0 <backup_type@@Base+0xfe20e1d0>
    47e0:			; <UNDEFINED> instruction: 0x46317938
    47e4:	ldrmi	r9, [r8], #-2866	; 0xfffff4ce
    47e8:	stc	7, cr15, [lr], {254}	; 0xfe
    47ec:			; <UNDEFINED> instruction: 0xf7fe4630
    47f0:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    47f4:	teqhi	r3, r1, asr #32	; <UNPREDICTABLE>
    47f8:	andsls	r2, r1, r1, lsl #6
    47fc:			; <UNDEFINED> instruction: 0xf7ff713b
    4800:	strdcs	fp, [r0, -fp]
    4804:			; <UNDEFINED> instruction: 0xf0032001
    4808:	tstcs	r0, r7, lsr pc	; <UNPREDICTABLE>
    480c:	andcs	r4, r1, r6, lsl #12
    4810:			; <UNDEFINED> instruction: 0xff22f003
    4814:	stmdacs	r0, {r1, r4, r5, r6, ip, pc}
    4818:	stmdacs	r1, {r0, r2, r4, r5, ip, lr, pc}
    481c:	ldrtmi	sp, [r0], #-2314	; 0xfffff6f6
    4820:	stccc	8, cr15, [r2], {16}
    4824:	svclt	0x00012b0d
    4828:	stcvc	8, cr15, [r1], {16}
    482c:	blx	fedd445c <backup_type@@Base+0xfed9fe4c>
    4830:	ldmdbeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4834:			; <UNDEFINED> instruction: 0xf8df9a03
    4838:	ldmpl	r3, {r3, r4, r7, r9, fp, ip, sp}^
    483c:	movwcs	lr, #2515	; 0x9d3
    4840:	tsteq	r3, r2, asr sl
    4844:	ldmdals	r5, {r0, r1, r2, r3, r4, ip, lr, pc}
    4848:	ldmdbls	r8, {r1, r4, r5, r6, r9, sl, fp, sp, pc}
    484c:	bl	1cd525c <backup_type@@Base+0x1ca0c4c>
    4850:	svclt	0x00bc0c01
    4854:			; <UNDEFINED> instruction: 0x46194610
    4858:	ldrtmi	r2, [r3], -r0, lsl #4
    485c:			; <UNDEFINED> instruction: 0xffe0f001
    4860:	orrlt	r9, r3, r2, ror fp
    4864:	stmdble	r5, {r0, r8, r9, fp, sp}
    4868:			; <UNDEFINED> instruction: 0xf8134403
    486c:	bcs	34f87c <backup_type@@Base+0x31b26c>
    4870:	strhi	pc, [sl], -r0
    4874:	addsmi	r2, pc, #0, 6
    4878:	bge	ffac197c <backup_type@@Base+0xffa8d36c>
    487c:	bcc	1542c00 <backup_type@@Base+0x150e5f0>
    4880:			; <UNDEFINED> instruction: 0xf7ff447b
    4884:			; <UNDEFINED> instruction: 0xf8dfbae8
    4888:	ldrbtmi	r3, [fp], #-2640	; 0xfffff5b0
    488c:	blt	ff902890 <backup_type@@Base+0xff8ce280>
    4890:	bcs	1242c14 <backup_type@@Base+0x120e604>
    4894:			; <UNDEFINED> instruction: 0xf8972101
    4898:	ldrtmi	ip, [r0], -r4
    489c:	blls	395a8c <backup_type@@Base+0x36147c>
    48a0:	tstls	r1, r8, asr #4
    48a4:			; <UNDEFINED> instruction: 0xf7fe4462
    48a8:			; <UNDEFINED> instruction: 0xf7ffeb02
    48ac:			; <UNDEFINED> instruction: 0xf003bbcf
    48b0:			; <UNDEFINED> instruction: 0xf8dffea3
    48b4:	ldrbtmi	r6, [lr], #-2604	; 0xfffff5d4
    48b8:	smlabteq	lr, sp, r9, lr
    48bc:	andne	lr, lr, #3620864	; 0x374000
    48c0:			; <UNDEFINED> instruction: 0xf1421c4d
    48c4:			; <UNDEFINED> instruction: 0xf0070400
    48c8:	blls	443c14 <backup_type@@Base+0x40f604>
    48cc:	sxtab16mi	r6, r3, r7, ror #24
    48d0:	strdcs	fp, [r2], -fp	; <UNPREDICTABLE>
    48d4:	cdp2	0, 6, cr15, cr4, cr3, {0}
    48d8:	teqlt	r8, r3, lsl #12
    48dc:	bcs	142c60 <backup_type@@Base+0x10e650>
    48e0:	tstcs	r1, r8, lsr r6
    48e4:			; <UNDEFINED> instruction: 0xf7fe447a
    48e8:			; <UNDEFINED> instruction: 0x6c77eae2
    48ec:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    48f0:			; <UNDEFINED> instruction: 0xf8df4638
    48f4:			; <UNDEFINED> instruction: 0x464269f8
    48f8:			; <UNDEFINED> instruction: 0xf0024479
    48fc:	ldrbtmi	pc, [lr], #-2329	; 0xfffff6e7	; <UNPREDICTABLE>
    4900:	stmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4904:	andeq	pc, r1, #136	; 0x88
    4908:	ldrbtmi	r6, [r9], #-3184	; 0xfffff390
    490c:			; <UNDEFINED> instruction: 0xf910f002
    4910:			; <UNDEFINED> instruction: 0xf8df6c77
    4914:	ldrtmi	r0, [fp], -r0, ror #19
    4918:	tstcs	r1, r4, lsl #4
    491c:			; <UNDEFINED> instruction: 0xf8df4478
    4920:			; <UNDEFINED> instruction: 0xf7fe69d8
    4924:			; <UNDEFINED> instruction: 0xf003e9b0
    4928:	ldrbtmi	pc, [lr], #-3679	; 0xfffff1a1	; <UNPREDICTABLE>
    492c:	ldrdcc	pc, [r4], -r9
    4930:			; <UNDEFINED> instruction: 0x46026c77
    4934:			; <UNDEFINED> instruction: 0xf8d94638
    4938:	ldmibne	r2, {ip, sp, lr}^
    493c:	stmdavc	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4940:	movweq	lr, #15169	; 0x3b41
    4944:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4948:			; <UNDEFINED> instruction: 0xf918f002
    494c:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4950:	andcs	r6, r2, #29440	; 0x7300
    4954:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4958:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    495c:			; <UNDEFINED> instruction: 0xf0036c77
    4960:	ldmib	r9, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4964:	stmne	r2, {r8, r9, sp}
    4968:	bl	10691b8 <backup_type@@Base+0x1034ba8>
    496c:	tstls	r1, #201326592	; 0xc000000
    4970:	cdp2	0, 5, cr15, cr2, cr3, {0}
    4974:	andscc	lr, r1, #3620864	; 0x374000
    4978:	smlabteq	r0, sp, r9, lr
    497c:			; <UNDEFINED> instruction: 0xf0024638
    4980:	ldclvs	8, cr15, [r0], #-1012	; 0xfffffc0c
    4984:	svceq	0x0000f1bb
    4988:	adchi	pc, sl, #0
    498c:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4990:	tstcs	r1, fp, asr r6
    4994:			; <UNDEFINED> instruction: 0xf7fe447a
    4998:	and	lr, r2, sl, lsl #21
    499c:			; <UNDEFINED> instruction: 0xf1443501
    49a0:	strtmi	r0, [r8], -r0, lsl #8
    49a4:			; <UNDEFINED> instruction: 0xf0034621
    49a8:	stmdacs	sl, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    49ac:	ldmdacs	sp!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    49b0:	blls	678d88 <backup_type@@Base+0x644778>
    49b4:	blcs	15ea28 <backup_type@@Base+0x12a418>
    49b8:	andcs	sp, r5, r2
    49bc:	cdp2	0, 4, cr15, cr0, cr7, {0}
    49c0:	beq	80b04 <backup_type@@Base+0x4c4f4>
    49c4:	bleq	40b08 <backup_type@@Base+0xc4f8>
    49c8:			; <UNDEFINED> instruction: 0x46594650
    49cc:	cdp2	0, 4, cr15, cr12, cr3, {0}
    49d0:	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49d4:	sxtahmi	r4, r0, lr, ror #8
    49d8:	stmdacs	sp!, {r0, r2, r4, r5, r9, sl, fp, ip, pc}
    49dc:	eors	sp, r5, fp, lsl #2
    49e0:			; <UNDEFINED> instruction: 0xf7fe6c71
    49e4:	strtmi	lr, [r8], -lr, lsr #21
    49e8:	ldclvs	6, cr4, [r2], #-132	; 0xffffff7c
    49ec:	cdp2	0, 4, cr15, cr12, cr3, {0}
    49f0:			; <UNDEFINED> instruction: 0xf1443501
    49f4:	strtmi	r0, [r8], -r0, lsl #8
    49f8:			; <UNDEFINED> instruction: 0xf0034621
    49fc:	stmdacs	fp!, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    4a00:	rscle	r4, sp, r7, lsl #12
    4a04:	movwcs	lr, #59869	; 0xe9dd
    4a08:	bl	1cd5f58 <backup_type@@Base+0x1ca1948>
    4a0c:	blle	a45640 <backup_type@@Base+0xa11030>
    4a10:			; <UNDEFINED> instruction: 0x46594650
    4a14:	cdp2	0, 2, cr15, cr8, cr3, {0}
    4a18:	smlawble	r6, r7, r2, r4
    4a1c:	ldrdne	pc, [r4], #-136	; 0xffffff78
    4a20:			; <UNDEFINED> instruction: 0xf7fe2020
    4a24:			; <UNDEFINED> instruction: 0xf8d8ea8e
    4a28:	ldrbmi	r2, [r0], -r4, asr #32
    4a2c:			; <UNDEFINED> instruction: 0xf0034659
    4a30:	strcc	pc, [r1, #-3627]	; 0xfffff1d5
    4a34:	streq	pc, [r0], #-324	; 0xfffffebc
    4a38:	beq	80ea8 <backup_type@@Base+0x4c898>
    4a3c:	bleq	40f70 <backup_type@@Base+0xc960>
    4a40:			; <UNDEFINED> instruction: 0x46594650
    4a44:	cdp2	0, 1, cr15, cr0, cr3, {0}
    4a48:	bicsle	r2, r4, sp, lsr #16
    4a4c:	ldmvc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a50:	cfldrdvs	mvd4, [r9], #-508	; 0xfffffe04
    4a54:	b	1d42a54 <backup_type@@Base+0x1d0e444>
    4a58:			; <UNDEFINED> instruction: 0x46506c7a
    4a5c:			; <UNDEFINED> instruction: 0xf0034659
    4a60:			; <UNDEFINED> instruction: 0xe7e9fe13
    4a64:			; <UNDEFINED> instruction: 0xf43f285e
    4a68:	strtmi	sl, [sl], -pc, asr #19
    4a6c:	ldrbmi	r4, [r0], -r3, lsr #12
    4a70:			; <UNDEFINED> instruction: 0xf0024659
    4a74:	vst2.8	{d31-d32}, [pc :64], r3
    4a78:			; <UNDEFINED> instruction: 0xf10472db
    4a7c:	andls	r0, r0, #12
    4a80:	cdp	3, 1, cr2, cr8, cr1, {0}
    4a84:			; <UNDEFINED> instruction: 0x21722a90
    4a88:	ldc2l	0, cr15, [lr], #40	; 0x28
    4a8c:			; <UNDEFINED> instruction: 0xf0011c45
    4a90:			; <UNDEFINED> instruction: 0xf8df80d8
    4a94:	movwcs	r1, #6264	; 0x1878
    4a98:	ldrbtmi	r7, [r9], #-611	; 0xfffffd9d
    4a9c:	svc	0x00ccf7fd
    4aa0:	stmdacs	r0, {r5, r6, sl, sp, lr}
    4aa4:	cfstrsge	mvf15, [r8], {127}	; 0x7f
    4aa8:			; <UNDEFINED> instruction: 0xf01468e0
    4aac:			; <UNDEFINED> instruction: 0x4601fd95
    4ab0:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4ab4:			; <UNDEFINED> instruction: 0xf0094478
    4ab8:	vstrcs	d15, [r5, #-572]	; 0xfffffdc4
    4abc:			; <UNDEFINED> instruction: 0x81b5f000
    4ac0:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4ac4:	tstls	r6, #2063597568	; 0x7b000000
    4ac8:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4acc:	tstls	r2, #2063597568	; 0x7b000000
    4ad0:	blls	27dbb8 <backup_type@@Base+0x2495a8>
    4ad4:			; <UNDEFINED> instruction: 0xf0037818
    4ad8:	stmdacs	r2, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    4adc:	bge	481ce0 <backup_type@@Base+0x44d6d0>
    4ae0:	ldmib	r3, {r0, r2, r5, r8, r9, fp, ip, pc}^
    4ae4:	tstmi	r3, #12, 6	; 0x30000000
    4ae8:	stmibge	sl, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    4aec:	blt	282af0 <backup_type@@Base+0x24e4e0>
    4af0:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    4af4:			; <UNDEFINED> instruction: 0xf0402b00
    4af8:	stmdacs	r0, {r0, r3, r4, r7, pc}
    4afc:			; <UNDEFINED> instruction: 0xf8dfd061
    4b00:	bls	d2b78 <backup_type@@Base+0x9e568>
    4b04:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b08:	subsle	r2, sl, r0, lsl #22
    4b0c:	ldmdavs	ip, {r0, r3, r5, r8, r9, fp, ip, pc}
    4b10:			; <UNDEFINED> instruction: 0xf0412c00
    4b14:			; <UNDEFINED> instruction: 0xf8df8076
    4b18:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
    4b1c:	ldc2	0, cr15, [sl, #-36]!	; 0xffffffdc
    4b20:	stmdavs	r8!, {r2, r3, r4, r8, sl, fp, ip, pc}
    4b24:			; <UNDEFINED> instruction: 0xf7feb110
    4b28:	ldrdvs	lr, [ip], -r4	; <UNPREDICTABLE>
    4b2c:	blx	14c0b40 <backup_type@@Base+0x148c530>
    4b30:			; <UNDEFINED> instruction: 0xf0012600
    4b34:	stmdbls	r3, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    4b38:			; <UNDEFINED> instruction: 0x2794f8df
    4b3c:			; <UNDEFINED> instruction: 0xf8df2700
    4b40:	stmdals	r3!, {r2, r7, r8, r9, sl, ip, sp}
    4b44:	stmdavs	r0, {r1, r3, r7, fp, ip, lr}
    4b48:	strvs	lr, [r0, -r2, asr #19]
    4b4c:	stmib	r4, {r2, r3, r6, r7, fp, ip, lr}^
    4b50:	teqlt	r8, r0, lsl #14
    4b54:			; <UNDEFINED> instruction: 0x37ccf8df
    4b58:			; <UNDEFINED> instruction: 0xf893447b
    4b5c:	stccs	0, cr4, [r0], {64}	; 0x40
    4b60:	rsbshi	pc, r9, #0
    4b64:	andcs	r9, r0, #3, 28	; 0x30
    4b68:	sbfxeq	pc, pc, #17, #29
    4b6c:			; <UNDEFINED> instruction: 0xf8df2300
    4b70:	strcs	r1, [r0, #-1980]	; 0xfffff844
    4b74:			; <UNDEFINED> instruction: 0xf8df5834
    4b78:	stmib	r4, {r3, r4, r5, r7, r8, r9, sl}^
    4b7c:	ldrtmi	r2, [r4], -r0, lsl #6
    4b80:	mrcls	8, 0, r5, cr9, cr1, {3}
    4b84:	movwcs	lr, #2497	; 0x9c1
    4b88:	stmdapl	r4!, {r0, r2, r4, r5, sp, lr}
    4b8c:	tstlt	r0, r0, lsr #16
    4b90:	svc	0x00c0f7fd
    4b94:			; <UNDEFINED> instruction: 0xf8df6025
    4b98:	strcs	r3, [r0], #-1948	; 0xfffff864
    4b9c:	andcs	r9, r0, r4, lsl #20
    4ba0:	andsvc	r4, r4, fp, ror r4
    4ba4:	mlascc	r9, r3, r8, pc	; <UNPREDICTABLE>
    4ba8:	andsvc	r9, r3, r9, lsl #20
    4bac:	ldmdavs	fp, {r0, r1, r5, r8, r9, fp, ip, pc}
    4bb0:			; <UNDEFINED> instruction: 0xf47e2b00
    4bb4:	blls	bf09d0 <backup_type@@Base+0xbbc3c0>
    4bb8:			; <UNDEFINED> instruction: 0xf0807818
    4bbc:			; <UNDEFINED> instruction: 0xf7fe0001
    4bc0:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    4bc4:			; <UNDEFINED> instruction: 0x2770f8df
    4bc8:			; <UNDEFINED> instruction: 0x3704f8df
    4bcc:	stmpl	sl, {r3, r9, sl, lr}
    4bd0:	ldmdavs	r1, {r0, r2, r3, r6, r7, fp, ip, lr}
    4bd4:	movwcs	lr, #2517	; 0x9d5
    4bd8:			; <UNDEFINED> instruction: 0xf10005c9
    4bdc:			; <UNDEFINED> instruction: 0xf8df842b
    4be0:	stmdapl	r4, {r2, r5, r6, r7, r9, sl, ip}^
    4be4:	ldrdeq	lr, [r0, -r4]
    4be8:			; <UNDEFINED> instruction: 0x41994290
    4bec:	ldrhi	pc, [r2], #-704	; 0xfffffd40
    4bf0:	ldmdavs	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    4bf4:	blls	a7133c <backup_type@@Base+0xa3cd2c>
    4bf8:	ldmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    4bfc:	svc	0x006ef7fd
    4c00:			; <UNDEFINED> instruction: 0xf0402800
    4c04:	ldcls	7, cr8, [ip], {44}	; 0x2c
    4c08:			; <UNDEFINED> instruction: 0xf7fe6820
    4c0c:	bls	b7f134 <backup_type@@Base+0xb4ab24>
    4c10:	andcs	r4, r3, r1, lsl #12
    4c14:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c18:			; <UNDEFINED> instruction: 0xf0402800
    4c1c:	stmdavs	r0!, {r5, r8, r9, sl, pc}
    4c20:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c24:			; <UNDEFINED> instruction: 0xf0402800
    4c28:	eorvs	r8, r0, sl, lsl r7
    4c2c:			; <UNDEFINED> instruction: 0xf94ef00a
    4c30:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    4c34:	blls	a730c8 <backup_type@@Base+0xa3eab8>
    4c38:	stccs	8, cr6, [r0], {28}
    4c3c:	sbchi	pc, r0, #0
    4c40:	ldmdavs	fp, {r0, r3, r4, r8, r9, fp, ip, pc}
    4c44:	subsle	r2, r2, r3, lsl #22
    4c48:			; <UNDEFINED> instruction: 0xf0839b1d
    4c4c:	blls	406858 <backup_type@@Base+0x3d2248>
    4c50:	svclt	0x000c2b00
    4c54:			; <UNDEFINED> instruction: 0xf0072700
    4c58:	svccs	0x00000701
    4c5c:			; <UNDEFINED> instruction: 0xf8dfd047
    4c60:	ldclge	6, cr6, [r8, #-880]	; 0xfffffc90
    4c64:	cfldrdvs	mvd4, [r4], #-504	; 0xfffffe08
    4c68:			; <UNDEFINED> instruction: 0xf7fe4620
    4c6c:			; <UNDEFINED> instruction: 0x462ae918
    4c70:	andcs	r4, r3, r1, lsl #12
    4c74:	svc	0x00ecf7fd
    4c78:			; <UNDEFINED> instruction: 0xf0402800
    4c7c:			; <UNDEFINED> instruction: 0x462086f0
    4c80:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c84:			; <UNDEFINED> instruction: 0xf0402800
    4c88:	bls	926838 <backup_type@@Base+0x8f2228>
    4c8c:	ldrbtvs	r2, [r0], #-769	; 0xfffffcff
    4c90:	blls	160ce4 <backup_type@@Base+0x12c6d4>
    4c94:			; <UNDEFINED> instruction: 0xf0002b01
    4c98:			; <UNDEFINED> instruction: 0xf8df828f
    4c9c:	ldrbtmi	r3, [fp], #-1700	; 0xfffff95c
    4ca0:	ldmdavc	r2, {r2, r9, fp, ip, pc}
    4ca4:			; <UNDEFINED> instruction: 0xf0402a00
    4ca8:			; <UNDEFINED> instruction: 0xf8df81fb
    4cac:	ldrbtmi	r2, [sl], #-1688	; 0xfffff968
    4cb0:			; <UNDEFINED> instruction: 0x0694f8df
    4cb4:	ldmdbls	r0, {r9, ip, pc}
    4cb8:	bls	155ea0 <backup_type@@Base+0x121890>
    4cbc:	stc2l	0, cr15, [sl], #-36	; 0xffffffdc
    4cc0:	bcc	fe440528 <backup_type@@Base+0xfe40bf18>
    4cc4:			; <UNDEFINED> instruction: 0xf8dfb173
    4cc8:	ldrbtmi	r3, [fp], #-1668	; 0xfffff97c
    4ccc:			; <UNDEFINED> instruction: 0x2c006a5c
    4cd0:	mvnhi	pc, r0
    4cd4:	blcs	b62d68 <backup_type@@Base+0xb2e758>
    4cd8:	mvnshi	pc, r0, asr #32
    4cdc:	blcs	22e70 <quoting_style_vals@@Base+0x2ab0>
    4ce0:	mvnshi	pc, r0, asr #32
    4ce4:			; <UNDEFINED> instruction: 0x0668f8df
    4ce8:			; <UNDEFINED> instruction: 0xf0094478
    4cec:	andcs	pc, r1, r3, asr ip	; <UNPREDICTABLE>
    4cf0:			; <UNDEFINED> instruction: 0xf87ef00a
    4cf4:			; <UNDEFINED> instruction: 0x365cf8df
    4cf8:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    4cfc:	ldr	r9, [r5, -r9, lsl #6]
    4d00:			; <UNDEFINED> instruction: 0x0654f8df
    4d04:			; <UNDEFINED> instruction: 0xf0094478
    4d08:	blls	143e24 <backup_type@@Base+0x10f814>
    4d0c:	movwls	r7, #34843	; 0x881b
    4d10:			; <UNDEFINED> instruction: 0xf43f2b00
    4d14:	strbmi	sl, [r2], r4, lsr #21
    4d18:			; <UNDEFINED> instruction: 0xf7ff9608
    4d1c:			; <UNDEFINED> instruction: 0xf8dfbab2
    4d20:	ldrbtmi	r5, [sp], #-1596	; 0xfffff9c4
    4d24:	stmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d28:			; <UNDEFINED> instruction: 0x4634f8df
    4d2c:			; <UNDEFINED> instruction: 0xf7ff447c
    4d30:			; <UNDEFINED> instruction: 0xf8dfbb2d
    4d34:			; <UNDEFINED> instruction: 0x46313630
    4d38:	ldrbtmi	r7, [fp], #-2360	; 0xfffff6c8
    4d3c:	ldrmi	r3, [r8], #-856	; 0xfffffca8
    4d40:	tstls	r1, #201326592	; 0xc000000
    4d44:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d48:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d4c:	rsbsge	pc, r8, sp, asr #17
    4d50:			; <UNDEFINED> instruction: 0xf8dd4630
    4d54:			; <UNDEFINED> instruction: 0x4639a050
    4d58:	blt	16c2d5c <backup_type@@Base+0x168e74c>
    4d5c:			; <UNDEFINED> instruction: 0xf0144628
    4d60:	bls	103e54 <backup_type@@Base+0xcf844>
    4d64:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4d68:	ldmpl	r3, {r0, r2, ip, pc}^
    4d6c:			; <UNDEFINED> instruction: 0x4628781d
    4d70:	blx	fe840d94 <backup_type@@Base+0xfe80c784>
    4d74:			; <UNDEFINED> instruction: 0xf0854604
    4d78:			; <UNDEFINED> instruction: 0xf0070001
    4d7c:	vst1.32	{d15-d16}, [r4 :64], fp
    4d80:	stmdbls	r5, {r4, r5, r6, r9, lr}
    4d84:	cmnmi	r0, #0, 8	; <UNPREDICTABLE>
    4d88:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4d8c:			; <UNDEFINED> instruction: 0xf0094478
    4d90:	bls	143d9c <backup_type@@Base+0x10f78c>
    4d94:	andsvc	r2, r3, r1, lsl #6
    4d98:	andsvc	r9, r3, r4, lsr #20
    4d9c:			; <UNDEFINED> instruction: 0xf8df2200
    4da0:	cfsh32	mvfx3, mvfx8, #-20
    4da4:	bls	cf7ec <backup_type@@Base+0x9b1dc>
    4da8:			; <UNDEFINED> instruction: 0x932558d3
    4dac:	mrclt	7, 7, APSR_nzcv, cr6, cr14, {7}
    4db0:	strmi	r9, [r3], -sl, lsr #16
    4db4:	cmple	pc, r1, lsl #6
    4db8:			; <UNDEFINED> instruction: 0xf8df9a03
    4dbc:	ldmpl	r3, {r2, r4, r5, r7, r8, sl, ip, sp}^
    4dc0:			; <UNDEFINED> instruction: 0x93286818
    4dc4:	blx	140dee <backup_type@@Base+0x10c7de>
    4dc8:	movwcs	r9, #2604	; 0xa2c
    4dcc:			; <UNDEFINED> instruction: 0xf7fe7013
    4dd0:			; <UNDEFINED> instruction: 0xf003beb4
    4dd4:	andls	pc, r8, fp, lsr #20
    4dd8:	blls	131a20 <backup_type@@Base+0xfd410>
    4ddc:	mvnscc	pc, r4, lsl r1	; <UNPREDICTABLE>
    4de0:	rscscc	pc, pc, r5, asr #2
    4de4:	blcs	22e58 <quoting_style_vals@@Base+0x2a98>
    4de8:	bge	f41eec <backup_type@@Base+0xf0d8dc>
    4dec:	strmi	r4, [ip], -r2, asr #13
    4df0:	movwls	r4, #34309	; 0x8605
    4df4:	blt	1182df8 <backup_type@@Base+0x114e7e8>
    4df8:	tstcs	r1, r9, lsr fp
    4dfc:			; <UNDEFINED> instruction: 0xf1037938
    4e00:	blls	385788 <backup_type@@Base+0x351178>
    4e04:	ldrtmi	r4, [r0], -r2, lsl #8
    4e08:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e0c:	tstls	r1, #134217728	; 0x8000000
    4e10:	movwls	lr, #33984	; 0x84c0
    4e14:	blx	2c0e28 <backup_type@@Base+0x28c818>
    4e18:	stmdacs	r0, {r3, r8, r9, fp, ip, pc}
    4e1c:	bge	682020 <backup_type@@Base+0x64da10>
    4e20:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4e24:			; <UNDEFINED> instruction: 0xf0094478
    4e28:			; <UNDEFINED> instruction: 0xf8dff90b
    4e2c:	andcs	r3, r4, ip, asr #10
    4e30:	tstls	r6, #2063597568	; 0x7b000000
    4e34:	stc2	0, cr15, [r4], {7}
    4e38:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4e3c:	tstls	r2, #2063597568	; 0x7b000000
    4e40:	blt	fe042e44 <backup_type@@Base+0xfe00e834>
    4e44:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    4e48:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e4c:	blx	ff040e74 <backup_type@@Base+0xff00c864>
    4e50:	eorvc	r2, r3, r0, lsl #6
    4e54:	mrclt	7, 3, APSR_nzcv, cr9, cr14, {7}
    4e58:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e5c:	ldmdavc	fp, {r2, r3, r5, r8, r9, fp, ip, pc}
    4e60:			; <UNDEFINED> instruction: 0xd1a92b00
    4e64:	strcc	pc, [r8, #-2271]	; 0xfffff721
    4e68:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    4e6c:			; <UNDEFINED> instruction: 0xf7fe9328
    4e70:			; <UNDEFINED> instruction: 0xf7fdbe64
    4e74:	stmdavs	r3, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4e78:	svclt	0x00182b12
    4e7c:	svclt	0x000c2b28
    4e80:	movwcs	r2, #769	; 0x301
    4e84:			; <UNDEFINED> instruction: 0xf040931d
    4e88:	cfmsub32	mvax6, mvfx8, mvfx8, mvfx0
    4e8c:			; <UNDEFINED> instruction: 0xf0140a90
    4e90:	strmi	pc, [r1], -r3, lsr #23
    4e94:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4e98:			; <UNDEFINED> instruction: 0xf0094478
    4e9c:	stmdbls	r4, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    4ea0:			; <UNDEFINED> instruction: 0xf8df2201
    4ea4:	andvc	r3, sl, r4, ror #9
    4ea8:	andvc	r9, sl, r4, lsr #18
    4eac:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    4eb0:	ldmdavs	fp, {r0, r3, r4, r8, r9, ip, pc}
    4eb4:	rsbsle	r2, r6, r3, lsl #22
    4eb8:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4ebc:			; <UNDEFINED> instruction: 0xf893447b
    4ec0:	movwls	r3, #32824	; 0x8038
    4ec4:	svclt	0x0046f7fe
    4ec8:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4ecc:	ldmdbvc	r8!, {r0, r4, r5, r9, sl, lr}
    4ed0:	cmpcc	r8, #2063597568	; 0x7b000000
    4ed4:	movwcs	r4, #13336	; 0x3418
    4ed8:			; <UNDEFINED> instruction: 0xf7fe9311
    4edc:	ldrb	lr, [r9], #-2198	; 0xfffff76a
    4ee0:	ldrtlt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4ee4:	ldrb	r4, [r1, #-1275]	; 0xfffffb05
    4ee8:	blls	630924 <backup_type@@Base+0x5fc314>
    4eec:			; <UNDEFINED> instruction: 0x46309a15
    4ef0:			; <UNDEFINED> instruction: 0xf866f009
    4ef4:	strmi	r9, [r2], -r5, lsl #18
    4ef8:	ldreq	pc, [ip], #2271	; 0x8df
    4efc:			; <UNDEFINED> instruction: 0xf0094478
    4f00:	b	1543c2c <backup_type@@Base+0x150f61c>
    4f04:			; <UNDEFINED> instruction: 0xf43f0305
    4f08:			; <UNDEFINED> instruction: 0xf7ffa921
    4f0c:			; <UNDEFINED> instruction: 0xf8dfb914
    4f10:			; <UNDEFINED> instruction: 0xf8523418
    4f14:	ldmib	r9, {r0, r1, ip, pc}^
    4f18:	tstmi	r3, #0, 6
    4f1c:	svcge	0x0023f43e
    4f20:	blls	63095c <backup_type@@Base+0x5fc34c>
    4f24:			; <UNDEFINED> instruction: 0x46309a15
    4f28:			; <UNDEFINED> instruction: 0xf84af009
    4f2c:	strmi	r9, [r2], -r5, lsl #18
    4f30:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4f34:			; <UNDEFINED> instruction: 0xf0094478
    4f38:	ldmib	r9, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
    4f3c:	b	148db44 <backup_type@@Base+0x1459534>
    4f40:			; <UNDEFINED> instruction: 0xf43f0103
    4f44:	ldrtmi	sl, [r0], -lr, lsl #18
    4f48:			; <UNDEFINED> instruction: 0xf83af009
    4f4c:	movwcs	lr, #2521	; 0x9d9
    4f50:	svclt	0x00082b00
    4f54:	strmi	r2, [r1], -r1, lsl #20
    4f58:	movshi	pc, r0
    4f5c:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4f60:			; <UNDEFINED> instruction: 0xf8df447a
    4f64:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
    4f68:	blx	540f96 <backup_type@@Base+0x50c986>
    4f6c:	ldmlt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f70:	stmdbhi	r0!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4f74:	ldrsbtls	pc, [r8], sp	; <UNPREDICTABLE>
    4f78:	svclt	0x0042f7fe
    4f7c:	movwls	r4, #34498	; 0x86c2
    4f80:	ldmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4f84:	svc	0x00a4f7fd
    4f88:	ldrtmi	r9, [r0], -r4, lsl #22
    4f8c:			; <UNDEFINED> instruction: 0xf8934639
    4f90:			; <UNDEFINED> instruction: 0xf04fa000
    4f94:			; <UNDEFINED> instruction: 0x932a33ff
    4f98:			; <UNDEFINED> instruction: 0xf8c39b1c
    4f9c:			; <UNDEFINED> instruction: 0xf7ff9000
    4fa0:	movwcs	fp, #2359	; 0x937
    4fa4:	stcls	3, cr9, [r4, #-116]!	; 0xffffff8c
    4fa8:	blls	10dfb0 <backup_type@@Base+0xd99a0>
    4fac:	stmdavc	r8!, {r2, r3, r4, r9, sl, fp, ip, pc}
    4fb0:	bls	b2301c <backup_type@@Base+0xaeea0c>
    4fb4:	stmdbls	r8!, {r3, r8, r9, lr}
    4fb8:	stmdals	r3!, {r3, r5, ip, sp, lr}
    4fbc:	stmdavs	r9, {r0, r1, r4, r5, fp, sp, lr}
    4fc0:	cmnvc	r4, r0, lsl #16
    4fc4:			; <UNDEFINED> instruction: 0xf980f007
    4fc8:	bls	d7fac <backup_type@@Base+0xa399c>
    4fcc:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fd0:	blls	a73464 <backup_type@@Base+0xa3ee54>
    4fd4:	blcs	1f048 <_IO_stdin_used@@Base+0x30ac>
    4fd8:	movwhi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
    4fdc:	stmdals	sl!, {r8, r9, sp}
    4fe0:	tstls	lr, #28, 12	; 0x1c00000
    4fe4:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fe8:	mvnscc	pc, #79	; 0x4f
    4fec:	strls	r9, [r5], #-1040	; 0xfffffbf0
    4ff0:	ldr	r9, [fp], -sl, lsr #6
    4ff4:	bne	fe44085c <backup_type@@Base+0xfe40c24c>
    4ff8:			; <UNDEFINED> instruction: 0xf7fd4628
    4ffc:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
    5000:	movthi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
    5004:	bls	d7fb0 <backup_type@@Base+0xa39a0>
    5008:	blmi	ff61b368 <backup_type@@Base+0xff5e6d58>
    500c:	stclne	8, cr6, [r1], #-208	; 0xffffff30
    5010:	mvnshi	pc, r0
    5014:			; <UNDEFINED> instruction: 0x932558d3
    5018:	stmdbls	r5!, {r1, r4, r5, r6, r8, sl, fp, sp, pc}
    501c:	strtmi	r2, [r8], -r8, ror #4
    5020:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    5024:			; <UNDEFINED> instruction: 0xf0002c00
    5028:	blls	1259d8 <backup_type@@Base+0xf13c8>
    502c:	blcs	230a0 <quoting_style_vals@@Base+0x2ce0>
    5030:	cfldrsge	mvf15, [r4, #504]!	; 0x1f8
    5034:	ldmdavs	sp, {r0, r1, r5, r8, r9, fp, ip, pc}
    5038:	ldmdavs	ip, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
    503c:	stclt	7, cr15, [r2, #1016]!	; 0x3f8
    5040:			; <UNDEFINED> instruction: 0xf0012000
    5044:	blmi	ff6848b0 <backup_type@@Base+0xff6502a0>
    5048:			; <UNDEFINED> instruction: 0xf04f9903
    504c:	stmiapl	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    5050:			; <UNDEFINED> instruction: 0xf7fe6032
    5054:			; <UNDEFINED> instruction: 0xf7fdbd50
    5058:	blls	9005d8 <backup_type@@Base+0x8cbfc8>
    505c:	str	r6, [r1, #28]
    5060:	bls	46bca0 <backup_type@@Base+0x437690>
    5064:	stmdbhi	r0!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5068:	svclt	0x00182b00
    506c:	ldmib	sp, {r9, fp, sp}^
    5070:			; <UNDEFINED> instruction: 0xf8dd4536
    5074:			; <UNDEFINED> instruction: 0xf43f90b8
    5078:	svcls	0x001ca827
    507c:	blmi	ff316948 <backup_type@@Base+0xff2e2338>
    5080:	ldrbtmi	r7, [fp], #-2360	; 0xfffff6c8
    5084:	ldrmi	r3, [r8], #-876	; 0xfffffc94
    5088:	svc	0x00bef7fd
    508c:			; <UNDEFINED> instruction: 0xf7fd4630
    5090:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    5094:	strbthi	pc, [r3], #64	; 0x40	; <UNPREDICTABLE>
    5098:	teqvc	fp, r1, lsl #6
    509c:	ldmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50a0:	ldrbtmi	r4, [sl], #-2756	; 0xfffff53c
    50a4:	bls	cfe8bc <backup_type@@Base+0xcca2ac>
    50a8:	blmi	ff0cd4b4 <backup_type@@Base+0xff098ea4>
    50ac:	beq	fe440914 <backup_type@@Base+0xfe40c304>
    50b0:	ldrbtmi	r6, [fp], #-2070	; 0xfffff7ea
    50b4:			; <UNDEFINED> instruction: 0xf00d6013
    50b8:	strmi	pc, [r4], -fp, ror #21
    50bc:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    50c0:	stcpl	8, cr3, [r3], #-4
    50c4:	svclt	0x00042b7e
    50c8:	strtpl	r2, [r3], #-803	; 0xfffffcdd
    50cc:	andsvs	r9, lr, r3, lsr fp
    50d0:	bls	d7fac <backup_type@@Base+0xa399c>
    50d4:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    50d8:			; <UNDEFINED> instruction: 0xf0402b00
    50dc:	strtmi	r8, [r0], -fp, ror #3
    50e0:			; <UNDEFINED> instruction: 0xf0144eb6
    50e4:	ldrbtmi	pc, [lr], #-2681	; 0xfffff587	; <UNPREDICTABLE>
    50e8:	ldmmi	r5!, {r0, r9, sl, lr}
    50ec:			; <UNDEFINED> instruction: 0xf0094478
    50f0:	bvs	1c83a3c <backup_type@@Base+0x1c4f42c>
    50f4:			; <UNDEFINED> instruction: 0xf0402900
    50f8:	svcge	0x007281cf
    50fc:	ldrtmi	r4, [r9], -r0, lsr #12
    5100:	blx	15c1130 <backup_type@@Base+0x158cb20>
    5104:	movweq	pc, #8240	; 0x2030	; <UNPREDICTABLE>
    5108:	strthi	pc, [r9], #64	; 0x40
    510c:	ldrtmi	fp, [r8], -r8, lsr #18
    5110:	stc2l	0, cr15, [r2], #32
    5114:			; <UNDEFINED> instruction: 0xf0002801
    5118:	blmi	feaa586c <backup_type@@Base+0xfea7125c>
    511c:	strtmi	r2, [sl], -r0, lsl #2
    5120:	ldrbtmi	r9, [fp], #-257	; 0xfffffeff
    5124:	ldrne	pc, [r6, #584]!	; 0x248
    5128:	tsteq	r9, r3, lsl #2	; <UNPREDICTABLE>
    512c:			; <UNDEFINED> instruction: 0x462368d8
    5130:			; <UNDEFINED> instruction: 0xf00a9500
    5134:	blmi	fe943a98 <backup_type@@Base+0xfe90f488>
    5138:	bvs	16d632c <backup_type@@Base+0x16a1d1c>
    513c:			; <UNDEFINED> instruction: 0xf47f2b00
    5140:			; <UNDEFINED> instruction: 0x4620add6
    5144:	stcl	7, cr15, [r6], #1012	; 0x3f4
    5148:	stmiavs	r0!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
    514c:			; <UNDEFINED> instruction: 0xf940f008
    5150:	andcs	r4, r0, #161792	; 0x27800
    5154:	subsvc	r4, sl, #2063597568	; 0x7b000000
    5158:	stcllt	7, cr15, [r2], #1016	; 0x3f8
    515c:	blx	b41170 <backup_type@@Base+0xb0cb60>
    5160:			; <UNDEFINED> instruction: 0xf003b930
    5164:	ldmdblt	r8, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
    5168:	bpl	fe440990 <backup_type@@Base+0xfe40c380>
    516c:	stclt	7, cr15, [r0, #-1016]	; 0xfffffc08
    5170:	blmi	1e2b984 <backup_type@@Base+0x1df7374>
    5174:	ldmdavc	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    5178:	andeq	pc, r1, r0, lsl #1
    517c:	blx	441190 <backup_type@@Base+0x40cb80>
    5180:	beq	fe4409a8 <backup_type@@Base+0xfe40c398>
    5184:	ldcllt	7, cr15, [r4], #1016	; 0x3f8
    5188:	ldmibmi	r1, {r2, r3, r4, r9, fp, ip, pc}
    518c:	ldrbtmi	r6, [r9], #-19	; 0xffffffed
    5190:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    5194:			; <UNDEFINED> instruction: 0x46148093
    5198:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    519c:	stmdacs	r0, {r5, sp, lr}
    51a0:	ldrhi	pc, [r9, #-0]!
    51a4:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    51a8:			; <UNDEFINED> instruction: 0xf0002b00
    51ac:			; <UNDEFINED> instruction: 0xf04f84ff
    51b0:			; <UNDEFINED> instruction: 0x932a33ff
    51b4:	stcllt	7, cr15, [lr, #1016]	; 0x3f8
    51b8:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    51bc:	strb	r3, [pc, #-769]!	; 4ec3 <__assert_fail@plt+0x1e5b>
    51c0:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    51c4:	mlacs	r8, r3, r8, pc	; <UNPREDICTABLE>
    51c8:			; <UNDEFINED> instruction: 0xf0402a00
    51cc:	lfmvc	f0, 1, [fp, #-364]	; 0xfffffe94
    51d0:			; <UNDEFINED> instruction: 0xf0002b00
    51d4:	blls	7a5b30 <backup_type@@Base+0x771520>
    51d8:	tstmi	r3, #16, 20	; 0x10000
    51dc:	smladcs	r1, r4, pc, fp	; <UNPREDICTABLE>
    51e0:	blls	70ede8 <backup_type@@Base+0x6da7d8>
    51e4:	blcs	23758 <quoting_style_vals@@Base+0x3398>
    51e8:	andshi	pc, sl, #64	; 0x40
    51ec:	blmi	166ba00 <backup_type@@Base+0x16373f0>
    51f0:	ldmdavc	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    51f4:			; <UNDEFINED> instruction: 0xf0809309
    51f8:			; <UNDEFINED> instruction: 0xf0030001
    51fc:	stmdacs	r2, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    5200:	rschi	pc, sp, #0
    5204:	bls	d7fac <backup_type@@Base+0xa399c>
    5208:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    520c:			; <UNDEFINED> instruction: 0xf47f2b00
    5210:	blls	270674 <backup_type@@Base+0x23c064>
    5214:			; <UNDEFINED> instruction: 0xf084781c
    5218:	strtmi	r0, [r0], -r1, lsl #12
    521c:			; <UNDEFINED> instruction: 0xf84af007
    5220:	ldrtmi	r4, [r0], -r5, lsl #12
    5224:			; <UNDEFINED> instruction: 0xf846f007
    5228:	bls	42bedc <backup_type@@Base+0x3f78cc>
    522c:	ldrdls	pc, [r0], -r3
    5230:	bne	b6be4c <backup_type@@Base+0xb3783c>
    5234:	svclt	0x00184684
    5238:	stmdacs	r0, {r0, r8, sl, sp}
    523c:	ssatmi	fp, #12, r4, lsl #30
    5240:	bleq	41384 <backup_type@@Base+0xcd74>
    5244:	vqsub.u8	d20, d16, d3
    5248:	blmi	1925c58 <backup_type@@Base+0x18f1648>
    524c:	bls	f081c <backup_type@@Base+0xbc20c>
    5250:	bl	9b5a0 <backup_type@@Base+0x66f90>
    5254:	ldm	r6, {r1, r2, r6, r7, r9, sl}
    5258:	stm	r5, {r0, r1}
    525c:			; <UNDEFINED> instruction: 0xf1bb0003
    5260:			; <UNDEFINED> instruction: 0xf0400f00
    5264:	blls	965f74 <backup_type@@Base+0x931964>
    5268:	vorr.i16	d22, #187	; 0x00bb
    526c:	ldmdbmi	ip, {r3, r8, r9}^
    5270:	stmdbeq	r9, {r0, r1, r6, r9, fp, sp, lr, pc}
    5274:	ldmdapl	fp, {r0, r1, r8, r9, fp, ip, pc}^
    5278:	blcs	232ec <quoting_style_vals@@Base+0x2f2c>
    527c:	rscshi	pc, r7, #64	; 0x40
    5280:	ldmdavc	r9, {r3, r4, r5, r8, r9, fp, ip, pc}
    5284:			; <UNDEFINED> instruction: 0xf0402900
    5288:	blmi	1225e58 <backup_type@@Base+0x11f1848>
    528c:	ldmpl	r6, {r0, r1, r9, fp, ip, pc}^
    5290:	blcs	1f364 <_IO_stdin_used@@Base+0x33c8>
    5294:	sbchi	pc, r7, #0
    5298:	svceq	0x0000f1bb
    529c:			; <UNDEFINED> instruction: 0xf041d001
    52a0:	bls	a056b8 <backup_type@@Base+0x9d10a8>
    52a4:	stmib	sp, {r8, r9, sp}^
    52a8:	ldmdavs	r0, {r8, sl, ip, pc}
    52ac:			; <UNDEFINED> instruction: 0xf008461a
    52b0:	sbc	pc, r4, #876	; 0x36c
    52b4:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
    52b8:	ldcllt	7, cr15, [r2], #1016	; 0x3f8
    52bc:	ldrbtmi	r4, [sl], #-2634	; 0xfffff5b6
    52c0:	strb	r3, [lr], -r1, lsl #4
    52c4:	andeq	r0, r0, r0, lsr r3
    52c8:	andeq	r8, r1, r4, ror #4
    52cc:	andeq	r8, r1, r0, lsr #4
    52d0:	andeq	r0, r0, r0, lsl r2
    52d4:	andeq	r7, r1, ip, lsr ip
    52d8:			; <UNDEFINED> instruction: 0x0001a6be
    52dc:	andeq	r9, r1, ip, lsl r0
    52e0:	andeq	sp, r2, sl, asr #16
    52e4:	andeq	r8, r1, r4, asr #32
    52e8:	andeq	r8, r1, ip, lsr r0
    52ec:	andeq	sp, r2, r2, lsl #16
    52f0:	andeq	r8, r1, lr, lsr #32
    52f4:	andeq	r8, r1, r0, lsr #32
    52f8:	ldrdeq	sp, [r2], -r6
    52fc:	andeq	r7, r1, lr, ror #31
    5300:			; <UNDEFINED> instruction: 0x00017fb4
    5304:	andeq	sp, r2, ip, lsr #14
    5308:			; <UNDEFINED> instruction: 0x0002d6b0
    530c:	andeq	r7, r1, r6, ror #24
    5310:	andeq	r7, r1, r4, asr lr
    5314:	ldrdeq	r7, [r1], -r8
    5318:	ldrdeq	r7, [r1], -r8
    531c:	muleq	r0, r0, r2
    5320:	andeq	r7, r1, r2, asr #30
    5324:	andeq	sp, r2, r8, lsr #11
    5328:	andeq	r0, r0, ip, lsl #6
    532c:	strdeq	r0, [r0], -ip
    5330:	andeq	r0, r0, ip, asr r2
    5334:	andeq	sp, r2, r0, ror #10
    5338:	andeq	r0, r0, ip, ror #4
    533c:	muleq	r2, ip, r4
    5340:	strdeq	sl, [r1], -lr
    5344:	strdeq	r7, [r1], -lr
    5348:	muleq	r1, r8, lr
    534c:	andeq	sp, r2, r6, lsr r4
    5350:	andeq	r7, r1, r8, lsr #27
    5354:	andeq	r0, r0, r4, lsl r2
    5358:	andeq	r7, r1, r4, ror #22
    535c:	andeq	r7, r1, sl, lsl #15
    5360:	andeq	sl, r1, ip, lsl r2
    5364:	andeq	r8, r1, lr, ror fp
    5368:	andeq	r7, r1, r8, ror #19
    536c:	andeq	r0, r0, r4, asr #5
    5370:	andeq	r0, r0, r8, lsr #6
    5374:	muleq	r1, r8, sl
    5378:	andeq	r7, r1, ip, ror #12
    537c:	andeq	r7, r1, r8, ror #12
    5380:	andeq	r0, r0, ip, asr #4
    5384:	andeq	r7, r1, r4, asr r9
    5388:	andeq	r0, r0, r4, ror r2
    538c:	andeq	sp, r2, r4, asr #4
    5390:	andeq	r8, r1, r8, ror #19
    5394:	andeq	sl, r1, r4, rrx
    5398:	andeq	r7, r1, r4, lsl #22
    539c:	andeq	r7, r1, ip, asr #21
    53a0:	andeq	sl, r1, ip, lsr r0
    53a4:	andeq	r7, r1, r6, asr #21
    53a8:	andeq	r0, r0, ip, ror r2
    53ac:	andeq	r0, r0, r4, ror #4
    53b0:	andeq	r8, r1, r6, lsr r8
    53b4:	andeq	r7, r1, r2, lsl r4
    53b8:			; <UNDEFINED> instruction: 0x00017ab6
    53bc:	andeq	sp, r2, sl, lsl r0
    53c0:	andeq	r7, r1, r4, lsl #21
    53c4:	ldrdeq	ip, [r2], -lr
    53c8:	andeq	ip, r2, r8, asr #31
    53cc:	andeq	ip, r2, ip, lsr #31
    53d0:	andeq	r7, r1, r2, ror r5
    53d4:	andeq	r9, r1, r2, ror #27
    53d8:	andeq	ip, r2, lr, lsr pc
    53dc:	andeq	r0, r0, r8, lsr #4
    53e0:	andeq	r0, r0, ip, lsr #5
    53e4:	andeq	r7, r1, sl, ror #2
    53e8:	ldrdeq	r9, [r1], -lr
    53ec:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    53f0:			; <UNDEFINED> instruction: 0xf7fe447a
    53f4:			; <UNDEFINED> instruction: 0xf8dfbc60
    53f8:	ldrbtmi	r1, [r9], #-2224	; 0xfffff750
    53fc:	stclt	7, cr15, [r5], #1016	; 0x3f8
    5400:	strtmi	r9, [r8], -r3, lsl #20
    5404:			; <UNDEFINED> instruction: 0x461958d3
    5408:			; <UNDEFINED> instruction: 0xf00a9325
    540c:			; <UNDEFINED> instruction: 0x4604f8d1
    5410:			; <UNDEFINED> instruction: 0xe6016030
    5414:			; <UNDEFINED> instruction: 0xf001981c
    5418:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    541c:	blge	ffa42620 <backup_type@@Base+0xffa0e010>
    5420:	stmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5424:			; <UNDEFINED> instruction: 0xf0094478
    5428:	bls	143704 <backup_type@@Base+0x10f0f4>
    542c:	andsvc	r2, r3, r1, lsl #6
    5430:	bllt	fff43434 <backup_type@@Base+0xfff0ee24>
    5434:			; <UNDEFINED> instruction: 0xf008a893
    5438:	bls	104b4c <backup_type@@Base+0xd053c>
    543c:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5440:	ldmge	r9, {r3, ip, pc}
    5444:	ldmib	r4, {r2, r4, r6, r7, fp, ip, lr}^
    5448:			; <UNDEFINED> instruction: 0xf0082300
    544c:	stmdbls	r8, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    5450:			; <UNDEFINED> instruction: 0xf8df4602
    5454:	ldrbtmi	r0, [r8], #-2144	; 0xfffff7a0
    5458:			; <UNDEFINED> instruction: 0xf89cf009
    545c:	movwcs	lr, #2517	; 0x9d5
    5460:	bllt	ff043464 <backup_type@@Base+0xff00ee54>
    5464:	beq	fe440ccc <backup_type@@Base+0xfe40c6bc>
    5468:	tstls	sp, #0, 6
    546c:			; <UNDEFINED> instruction: 0xf8b4f014
    5470:			; <UNDEFINED> instruction: 0xf8df4601
    5474:	ldrbtmi	r0, [r8], #-2116	; 0xfffff7bc
    5478:			; <UNDEFINED> instruction: 0xf88cf009
    547c:	andsvc	r9, ip, r4, lsl #22
    5480:	andsvc	r9, ip, r4, lsr #22
    5484:	stcllt	7, cr15, [r6], #-1016	; 0xfffffc08
    5488:	stccc	8, cr15, [r1], {19}
    548c:	andeq	pc, sl, r3, lsr #3
    5490:	cmpmi	r3, r3, asr #4
    5494:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5498:	ldmvs	r0!, {r4, r5, r8, r9, fp, ip, pc}^
    549c:	movwcs	fp, #6547	; 0x1993
    54a0:	blls	c2a0ac <backup_type@@Base+0xbf5a9c>
    54a4:	adcsne	pc, r6, #72, 4	; 0x80000004
    54a8:	ldrmi	r9, [sl], -r0, lsl #4
    54ac:			; <UNDEFINED> instruction: 0xf898f009
    54b0:			; <UNDEFINED> instruction: 0xe6409730
    54b4:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    54b8:			; <UNDEFINED> instruction: 0xf0094478
    54bc:	ldrt	pc, [sl], -fp, ror #16	; <UNPREDICTABLE>
    54c0:			; <UNDEFINED> instruction: 0x462168f0
    54c4:			; <UNDEFINED> instruction: 0xf838f009
    54c8:			; <UNDEFINED> instruction: 0xf003e635
    54cc:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    54d0:	orrhi	pc, r1, r0, asr #32
    54d4:			; <UNDEFINED> instruction: 0xf87cf003
    54d8:			; <UNDEFINED> instruction: 0xf0002800
    54dc:			; <UNDEFINED> instruction: 0xf8df8178
    54e0:	ldrbtmi	r4, [ip], #-2016	; 0xfffff820
    54e4:			; <UNDEFINED> instruction: 0xf8df9b23
    54e8:	ldmdavs	fp, {r2, r3, r4, r6, r7, r8, r9, sl, ip}
    54ec:			; <UNDEFINED> instruction: 0xf8df4479
    54f0:			; <UNDEFINED> instruction: 0x462207d8
    54f4:			; <UNDEFINED> instruction: 0xf0094478
    54f8:			; <UNDEFINED> instruction: 0xf7fef84d
    54fc:			; <UNDEFINED> instruction: 0x4628bc18
    5500:	blx	ffc41528 <backup_type@@Base+0xffc0cf18>
    5504:			; <UNDEFINED> instruction: 0xf0402800
    5508:	strtmi	r8, [r8], -r0, asr #2
    550c:			; <UNDEFINED> instruction: 0xf0082101
    5510:	str	pc, [sl, #3623]	; 0xe27
    5514:	strcs	sl, [r0], #-2875	; 0xfffff4c5
    5518:			; <UNDEFINED> instruction: 0xf7fe932b
    551c:	ldmib	sp, {r0, r1, r4, r5, r7, r9, fp, ip, sp, pc}^
    5520:	ldmib	sp, {r1, r3, r4, r8, r9, sp}^
    5524:	addmi	r0, r2, #32, 2
    5528:			; <UNDEFINED> instruction: 0xf6fe418b
    552c:	ldmib	sp, {r0, r2, r3, r6, r7, r8, sl, fp, sp, pc}^
    5530:			; <UNDEFINED> instruction: 0xf0030120
    5534:	stmdacs	fp!, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
    5538:	cfstrdge	mvd15, [r6, #504]	; 0x1f8
    553c:	beq	81680 <backup_type@@Base+0x4d070>
    5540:	bleq	41684 <backup_type@@Base+0xd074>
    5544:	blls	7eb190 <backup_type@@Base+0x7b6b80>
    5548:	bl	4eb5c0 <backup_type@@Base+0x4b6fb0>
    554c:	blls	885d7c <backup_type@@Base+0x85176c>
    5550:	movweq	lr, #47939	; 0xbb43
    5554:	rscscc	pc, pc, #-2147483644	; 0x80000004
    5558:	mvnscc	pc, #-1073741808	; 0xc0000010
    555c:	stc2	0, cr15, [sl, #-4]!
    5560:			; <UNDEFINED> instruction: 0xf43e2800
    5564:	blls	3b06a0 <backup_type@@Base+0x37c090>
    5568:	blls	471b5c <backup_type@@Base+0x43d54c>
    556c:			; <UNDEFINED> instruction: 0xf0002b00
    5570:	blls	4659f4 <backup_type@@Base+0x4313e4>
    5574:			; <UNDEFINED> instruction: 0xf0002b01
    5578:	ldrtmi	r8, [r0], -r4, lsr #6
    557c:	b	ff5c3578 <backup_type@@Base+0xff58ef68>
    5580:			; <UNDEFINED> instruction: 0xf0402800
    5584:	blls	725f3c <backup_type@@Base+0x6f192c>
    5588:	blls	721af0 <backup_type@@Base+0x6ed4e0>
    558c:	ldmib	sp, {r0, r1, r2, r3, r6, r9, sl, lr}^
    5590:			; <UNDEFINED> instruction: 0xf04f8920
    5594:	stmib	sp, {r9, fp}^
    5598:			; <UNDEFINED> instruction: 0xf8934512
    559c:	ldrbmi	fp, [sp], -r4
    55a0:			; <UNDEFINED> instruction: 0x4631b935
    55a4:			; <UNDEFINED> instruction: 0xf7fd200a
    55a8:	andcc	lr, r1, ip, ror #25
    55ac:	subshi	pc, r7, #0
    55b0:	strbmi	r4, [r9], -r0, asr #12
    55b4:			; <UNDEFINED> instruction: 0xf0034632
    55b8:	blls	74375c <backup_type@@Base+0x70f14c>
    55bc:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
    55c0:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
    55c4:	andge	pc, r5, r3, lsl #17
    55c8:			; <UNDEFINED> instruction: 0x46057118
    55cc:	ldrcc	lr, [sl], #-2525	; 0xfffff623
    55d0:	bl	1d16ae4 <backup_type@@Base+0x1ce24d4>
    55d4:	blle	146200 <backup_type@@Base+0x111bf0>
    55d8:	strbmi	r4, [r9], -r0, asr #12
    55dc:			; <UNDEFINED> instruction: 0xf844f003
    55e0:	sbcsle	r2, sp, fp, lsr #16
    55e4:	stmdbhi	r0!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    55e8:	ldmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
    55ec:			; <UNDEFINED> instruction: 0xf7fe4512
    55f0:	blls	134b88 <backup_type@@Base+0x100578>
    55f4:	blcs	23668 <quoting_style_vals@@Base+0x32a8>
    55f8:	cfldrdge	mvd15, [r0], #508	; 0x1fc
    55fc:	andcs	r9, r3, sp, lsr #20
    5600:			; <UNDEFINED> instruction: 0xf7fd992a
    5604:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    5608:	rschi	pc, r7, #64	; 0x40
    560c:	ldmib	r3, {r0, r2, r3, r5, r8, r9, fp, ip, pc}^
    5610:	tstmi	r3, #12, 6	; 0x30000000
    5614:	svclt	0x000c9a1c
    5618:	movwcs	r2, #769	; 0x301
    561c:	ldrb	r7, [sp], #339	; 0x153
    5620:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    5624:			; <UNDEFINED> instruction: 0xf893447b
    5628:	ldmiblt	fp, {r4, r5, ip, sp}
    562c:			; <UNDEFINED> instruction: 0xf8df9a03
    5630:	ldmpl	r3, {r5, r7, r9, sl, ip, sp}^
    5634:	movwls	r7, #38936	; 0x9818
    5638:	andeq	pc, r1, r0, lsl #1
    563c:			; <UNDEFINED> instruction: 0xffa8f002
    5640:	rsbsle	r2, pc, r2, lsl #16
    5644:	ldmdavs	fp, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
    5648:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    564c:	svcmi	0x0020f5b3
    5650:	cfldrdge	mvd15, [r8, #508]	; 0x1fc
    5654:			; <UNDEFINED> instruction: 0x367cf8df
    5658:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    565c:	blcs	236d0 <quoting_style_vals@@Base+0x3310>
    5660:	bge	ffbc2864 <backup_type@@Base+0xffb8e254>
    5664:	beq	fe440ecc <backup_type@@Base+0xfe40c8bc>
    5668:	blls	8d6f58 <backup_type@@Base+0x8a2948>
    566c:	blls	95f6d8 <backup_type@@Base+0x92b0c8>
    5670:	svclt	0x00184281
    5674:	ldrmi	r4, [r9], -r3, lsr #12
    5678:	blx	ffcc1686 <backup_type@@Base+0xffc8d076>
    567c:	blt	ff843680 <backup_type@@Base+0xff80f070>
    5680:	str	r4, [lr, #1575]!	; 0x627
    5684:	str	r2, [ip, #1793]!	; 0x701
    5688:	mrc	13, 0, sl, cr8, cr2, {3}
    568c:			; <UNDEFINED> instruction: 0x46290a90
    5690:			; <UNDEFINED> instruction: 0xff8ef009
    5694:			; <UNDEFINED> instruction: 0x3640f8df
    5698:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    569c:	strmi	r9, [r4], -r5, lsr #6
    56a0:	blls	8fe9a8 <backup_type@@Base+0x8ca398>
    56a4:			; <UNDEFINED> instruction: 0xf0136818
    56a8:			; <UNDEFINED> instruction: 0x4601ff97
    56ac:			; <UNDEFINED> instruction: 0x062cf8df
    56b0:			; <UNDEFINED> instruction: 0xf0084478
    56b4:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    56b8:	eorsle	r2, sl, r1, lsl #22
    56bc:			; <UNDEFINED> instruction: 0x0620f8df
    56c0:			; <UNDEFINED> instruction: 0xf0084478
    56c4:	stmdbls	r4, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    56c8:	blls	94ded4 <backup_type@@Base+0x9198c4>
    56cc:	stmdbls	r4!, {r1, r3, ip, sp, lr}
    56d0:	andvc	r6, sl, fp, lsl r9
    56d4:	blt	1f836d4 <backup_type@@Base+0x1f4f0c4>
    56d8:			; <UNDEFINED> instruction: 0x0608f8df
    56dc:			; <UNDEFINED> instruction: 0xf0084478
    56e0:			; <UNDEFINED> instruction: 0xf8dffcaf
    56e4:	andcs	r1, r1, #4, 12	; 0x400000
    56e8:			; <UNDEFINED> instruction: 0x0600f8df
    56ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    56f0:	bl	fe2436ec <backup_type@@Base+0xfe20f0dc>
    56f4:	mcrlt	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    56f8:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    56fc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5700:			; <UNDEFINED> instruction: 0xf00c1006
    5704:			; <UNDEFINED> instruction: 0xf8dfffcd
    5708:			; <UNDEFINED> instruction: 0xf85935ec
    570c:	andsvs	r3, r8, r3
    5710:	mcrlt	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5714:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5718:			; <UNDEFINED> instruction: 0xf7fd4478
    571c:	strdvs	lr, [r0, r2]!
    5720:			; <UNDEFINED> instruction: 0xf43d2800
    5724:			; <UNDEFINED> instruction: 0xf8dfad52
    5728:	ldrbtmi	r3, [fp], #-1492	; 0xfffffa2c
    572c:			; <UNDEFINED> instruction: 0xf7fd61e3
    5730:			; <UNDEFINED> instruction: 0xf8dfbd4c
    5734:	ldrbtmi	r0, [r8], #-1484	; 0xfffffa34
    5738:			; <UNDEFINED> instruction: 0xff2cf008
    573c:	ldmdbvs	fp, {r0, r2, r5, r8, r9, fp, ip, pc}
    5740:	blt	1203740 <backup_type@@Base+0x11cf130>
    5744:	ldmdavc	fp, {r0, r1, r2, r3, r5, r8, r9, fp, ip, pc}
    5748:	addle	r2, r3, r0, lsl #22
    574c:	blls	67f53c <backup_type@@Base+0x64af2c>
    5750:	blcs	df7c4 <backup_type@@Base+0xab1b4>
    5754:	cfldrdge	mvd15, [r9, #-252]!	; 0xffffff04
    5758:	svceq	0x0000f1bb
    575c:	adcshi	pc, sl, r0, asr #32
    5760:			; <UNDEFINED> instruction: 0xff2af002
    5764:			; <UNDEFINED> instruction: 0xf002b928
    5768:			; <UNDEFINED> instruction: 0x4603ff33
    576c:			; <UNDEFINED> instruction: 0xf0002800
    5770:			; <UNDEFINED> instruction: 0xf8df81ed
    5774:	cfldr64ge	mvdx3, [r2, #-576]!	; 0xfffffdc0
    5778:	ldmpl	r2, {r0, r1, r9, fp, ip, pc}^
    577c:	strbeq	lr, [r6], r2, lsl #22
    5780:	muleq	r3, r6, r8
    5784:	andeq	lr, r3, r5, lsl #17
    5788:	strtmi	lr, [r8], -sp, ror #10
    578c:	blx	1d41798 <backup_type@@Base+0x1d0d188>
    5790:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    5794:			; <UNDEFINED> instruction: 0xf0090a90
    5798:			; <UNDEFINED> instruction: 0xf8dfff0b
    579c:	stmdbls	r3, {r2, r3, r5, r6, r8, sl, ip, sp}
    57a0:	rscscc	pc, pc, #79	; 0x4f
    57a4:	eorsvs	r5, r2, lr, asr #17
    57a8:			; <UNDEFINED> instruction: 0xf47f2800
    57ac:			; <UNDEFINED> instruction: 0xe6acac3e
    57b0:			; <UNDEFINED> instruction: 0x4630991c
    57b4:	ldrbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    57b8:	stmdbvc	pc, {r1, r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    57bc:	rsbcc	r4, r0, #2046820352	; 0x7a000000
    57c0:	ldrtmi	r2, [sl], #-257	; 0xfffffeff
    57c4:	ldrls	r2, [r1, -r2, lsl #14]
    57c8:	bl	1c437c4 <backup_type@@Base+0x1c0f1b4>
    57cc:			; <UNDEFINED> instruction: 0xf8dfe6d5
    57d0:	ldrbtmi	r4, [ip], #-1344	; 0xfffffac0
    57d4:			; <UNDEFINED> instruction: 0xf8dfe686
    57d8:	ldrbtmi	r4, [ip], #-1340	; 0xfffffac4
    57dc:			; <UNDEFINED> instruction: 0xf8dfe682
    57e0:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
    57e4:	mlascc	r0, r3, r8, pc	; <UNPREDICTABLE>
    57e8:			; <UNDEFINED> instruction: 0xf0002b00
    57ec:			; <UNDEFINED> instruction: 0xf8df81e4
    57f0:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
    57f4:	mlascc	r8, r3, r8, pc	; <UNPREDICTABLE>
    57f8:			; <UNDEFINED> instruction: 0xf0402b00
    57fc:	stmdbls	r4!, {r0, r4, r6, r7, r8, pc}
    5800:			; <UNDEFINED> instruction: 0xf8df2201
    5804:	andvc	r3, sl, ip, lsl r5
    5808:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    580c:	blcs	5f880 <backup_type@@Base+0x2b270>
    5810:	eorshi	pc, sl, #64	; 0x40
    5814:	tstls	lr, #20, 22	; 0x5000
    5818:	blls	7bebf0 <backup_type@@Base+0x78a5e0>
    581c:	tstmi	r3, #16, 20	; 0x10000
    5820:			; <UNDEFINED> instruction: 0x81acf040
    5824:	bls	a0dc30 <backup_type@@Base+0x9d9620>
    5828:	tsteq	lr, r1, asr #32	; <UNPREDICTABLE>
    582c:			; <UNDEFINED> instruction: 0xf8cd9501
    5830:	ldmdavs	r0, {ip, pc}
    5834:	blls	96c0c8 <backup_type@@Base+0x937ab8>
    5838:			; <UNDEFINED> instruction: 0xf0086812
    583c:	blls	a44c98 <backup_type@@Base+0xa10688>
    5840:	stmdbls	ip!, {r0, r2, r3, r5, r9, fp, ip, pc}
    5844:			; <UNDEFINED> instruction: 0xf8cd9701
    5848:	ldmdavs	r8, {ip, pc}
    584c:	bcc	fe4410b4 <backup_type@@Base+0xfe40caa4>
    5850:	blx	164185e <backup_type@@Base+0x160d24e>
    5854:	cdp2	0, 11, cr15, cr12, cr2, {0}
    5858:			; <UNDEFINED> instruction: 0xf43f2800
    585c:	blls	8f0028 <backup_type@@Base+0x8bba18>
    5860:	stmdbls	r5!, {r1, r3, r4, r5, r9, sl, lr}
    5864:			; <UNDEFINED> instruction: 0xf0016818
    5868:			; <UNDEFINED> instruction: 0xf7fffafb
    586c:	blls	1cb4018 <backup_type@@Base+0x1c7fa08>
    5870:			; <UNDEFINED> instruction: 0xf0003301
    5874:			; <UNDEFINED> instruction: 0xf8df818f
    5878:	stmdbls	r3, {r2, r3, r5, r7, sl, ip, sp}
    587c:	ldmdavc	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    5880:			; <UNDEFINED> instruction: 0xf0402b00
    5884:			; <UNDEFINED> instruction: 0xf8df816e
    5888:	stmiapl	lr, {r7, sl, ip, sp}^
    588c:	blcs	1f960 <_IO_stdin_used@@Base+0x39c4>
    5890:	msrhi	SPSR_fsc, r0, asr #32
    5894:	eorsge	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    5898:	bl	97120 <backup_type@@Base+0x62b10>
    589c:			; <UNDEFINED> instruction: 0xf00204c4
    58a0:			; <UNDEFINED> instruction: 0xf1bafe77
    58a4:	ldrshtle	r3, [r8], pc
    58a8:	adcsle	r2, r6, r2, lsl #16
    58ac:	stmdavs	r2!, {r0, r2, r5, r8, fp, ip, pc}^
    58b0:	addsmi	r6, sl, #4800	; 0x12c0
    58b4:	stfvsd	f5, [fp, #-8]
    58b8:	adcle	r4, lr, r3, asr r5
    58bc:	beq	fe441124 <backup_type@@Base+0xfe40cb14>
    58c0:	mcr2	0, 4, pc, cr10, cr3, {0}	; <UNPREDICTABLE>
    58c4:			; <UNDEFINED> instruction: 0xf8df4601
    58c8:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
    58cc:	cdp2	0, 6, cr15, cr2, cr8, {0}
    58d0:	ldrb	r2, [sp], #256	; 0x100
    58d4:	strtcc	pc, [ip], #-2271	; 0xfffff721
    58d8:	bls	f0ea8 <backup_type@@Base+0xbc898>
    58dc:	bl	9bc2c <backup_type@@Base+0x6761c>
    58e0:	ldm	r6, {r1, r2, r6, r7, r9, sl}
    58e4:	stm	r5, {r0, r1}
    58e8:	vaddl.u8	q8, d12, d3
    58ec:	ldrt	r0, [lr], #776	; 0x308
    58f0:	ldmdavs	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    58f4:			; <UNDEFINED> instruction: 0xf0002800
    58f8:			; <UNDEFINED> instruction: 0xf8dd8194
    58fc:	movwcs	sl, #32
    5900:			; <UNDEFINED> instruction: 0xf7fe9308
    5904:			; <UNDEFINED> instruction: 0xf8dfbc77
    5908:	andcs	r3, r1, #36, 8	; 0x24000000
    590c:	addsvs	r4, sl, fp, ror r4
    5910:	ldcllt	7, cr15, [r1, #1012]!	; 0x3f4
    5914:			; <UNDEFINED> instruction: 0xf7fe931d
    5918:			; <UNDEFINED> instruction: 0x9c1cba1d
    591c:	ldrdls	pc, [ip], -sp
    5920:	cmplt	r0, r0, lsr #16
    5924:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5928:			; <UNDEFINED> instruction: 0xf0402800
    592c:	stmdavs	r0!, {r3, r4, r7, pc}
    5930:	b	ff3c392c <backup_type@@Base+0xff38f31c>
    5934:			; <UNDEFINED> instruction: 0xf0402800
    5938:	blmi	fff65b88 <backup_type@@Base+0xfff31578>
    593c:	bvc	6d6b30 <backup_type@@Base+0x6a2520>
    5940:			; <UNDEFINED> instruction: 0xf001b90b
    5944:	blmi	fff04210 <backup_type@@Base+0xffecfc00>
    5948:	ldclge	14, cr10, [r8, #-456]	; 0xfffffe38
    594c:	mvnlt	pc, #14614528	; 0xdf0000
    5950:			; <UNDEFINED> instruction: 0x4630447b
    5954:			; <UNDEFINED> instruction: 0xf8df462c
    5958:	ldmdbvs	r9, {r2, r5, r6, r7, r8, r9, pc}
    595c:	svcmi	0x00f844fb
    5960:	stmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    5964:	cfldrsvs	mvf4, [fp, #-508]	; 0xfffffe04
    5968:	ssatmi	r4, #21, r8, lsl #15
    596c:			; <UNDEFINED> instruction: 0x000fe8bc
    5970:	ldm	ip, {r0, r1, r2, r3, sl, lr, pc}
    5974:	stm	r4, {r0, r1, r2}
    5978:	and	r0, r6, r7
    597c:			; <UNDEFINED> instruction: 0xf1049c72
    5980:			; <UNDEFINED> instruction: 0xf0080008
    5984:	stmdacs	r2, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
    5988:	stmdavs	fp!, {r0, r1, r3, r5, r6, ip, lr, pc}
    598c:	ldrtmi	r2, [r1], -r0, lsl #4
    5990:	ldcvs	6, cr4, [fp, #160]	; 0xa0
    5994:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    5998:	stmdavs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}
    599c:	ldclvs	6, cr4, [fp, #160]	; 0xa0
    59a0:	blls	917808 <backup_type@@Base+0x8e31f8>
    59a4:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    59a8:	addhi	pc, r4, r0, asr #32
    59ac:	blmi	ff998548 <backup_type@@Base+0xff963f38>
    59b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59b4:	blls	fe7dfa24 <backup_type@@Base+0xfe7ab414>
    59b8:			; <UNDEFINED> instruction: 0xf040405a
    59bc:			; <UNDEFINED> instruction: 0xf50d80bb
    59c0:	ldc	13, cr7, [sp], #132	; 0x84
    59c4:	pop	{r1, r8, r9, fp, pc}
    59c8:			; <UNDEFINED> instruction: 0xf8578ff0
    59cc:	movwcc	r0, #4131	; 0x1023
    59d0:	andcc	pc, r0, sl, asr #17
    59d4:	blx	ff241a2c <backup_type@@Base+0xff20d41c>
    59d8:			; <UNDEFINED> instruction: 0x26014bdc
    59dc:	bmi	ff759154 <backup_type@@Base+0xff724b44>
    59e0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    59e4:			; <UNDEFINED> instruction: 0xf8da447d
    59e8:			; <UNDEFINED> instruction: 0xf8851000
    59ec:	andsvs	r6, r8, r0, asr #32
    59f0:			; <UNDEFINED> instruction: 0xf8596a2b
    59f4:	addsmi	r2, r9, #2
    59f8:			; <UNDEFINED> instruction: 0xf6bd6014
    59fc:	stmdavs	fp!, {r1, r2, r3, r4, r8, sl, fp, sp, pc}
    5a00:			; <UNDEFINED> instruction: 0xf8ca198a
    5a04:			; <UNDEFINED> instruction: 0xf8532000
    5a08:			; <UNDEFINED> instruction: 0xf0140021
    5a0c:			; <UNDEFINED> instruction: 0xf8dafaad
    5a10:	bvs	acda18 <backup_type@@Base+0xa99408>
    5a14:	cmnvs	r8, #-1610612727	; 0xa0000009
    5a18:	stcge	6, cr15, [pc, #-756]	; 572c <__assert_fail@plt+0x26c4>
    5a1c:	stmdavs	r9!, {r1, r2, r3, r6, r7, r8, r9, fp, lr}
    5a20:	ldrdmi	pc, [r0], -fp
    5a24:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5a28:	eoreq	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    5a2c:	movwls	r6, #14363	; 0x381b
    5a30:	ldc2l	0, cr15, [r2, #76]	; 0x4c
    5a34:	ldrtmi	r4, [r1], -r9, asr #21
    5a38:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    5a3c:	strtmi	r9, [r0], -r0
    5a40:	b	d43a3c <backup_type@@Base+0xd0f42c>
    5a44:	ldrdeq	pc, [r0], -fp
    5a48:			; <UNDEFINED> instruction: 0xf0002102
    5a4c:	stclmi	15, cr15, [r4], {235}	; 0xeb
    5a50:			; <UNDEFINED> instruction: 0xf7fe447c
    5a54:			; <UNDEFINED> instruction: 0x4cc3b951
    5a58:			; <UNDEFINED> instruction: 0xf7fe447c
    5a5c:			; <UNDEFINED> instruction: 0xf008b94d
    5a60:	blmi	fec04ed4 <backup_type@@Base+0xfebd08c4>
    5a64:			; <UNDEFINED> instruction: 0xa018f8d4
    5a68:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5a6c:	blcs	9fae0 <backup_type@@Base+0x6b4d0>
    5a70:			; <UNDEFINED> instruction: 0xf894d04f
    5a74:	andcs	r3, r0, #112	; 0x70
    5a78:			; <UNDEFINED> instruction: 0xf8cd4610
    5a7c:	ldrmi	sl, [r1], -r0
    5a80:	stmdavs	r3!, {r0, r8, r9, ip, pc}
    5a84:	stc2	0, cr15, [lr, #36]!	; 0x24
    5a88:			; <UNDEFINED> instruction: 0xf0096820
    5a8c:			; <UNDEFINED> instruction: 0xe77cfaf7
    5a90:			; <UNDEFINED> instruction: 0x460a48b5
    5a94:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5a98:	blx	8c1ad2 <backup_type@@Base+0x88d4c2>
    5a9c:	ldrdeq	pc, [r0], -fp
    5aa0:			; <UNDEFINED> instruction: 0xf0002102
    5aa4:	blmi	fec859a8 <backup_type@@Base+0xfec51398>
    5aa8:			; <UNDEFINED> instruction: 0xf8592100
    5aac:	ldmdavs	r8, {r0, r1, ip, sp}
    5ab0:			; <UNDEFINED> instruction: 0xffb8f000
    5ab4:			; <UNDEFINED> instruction: 0xf7fd2001
    5ab8:	blmi	feb800f0 <backup_type@@Base+0xfeb4bae0>
    5abc:	rscpl	pc, r9, #64, 4
    5ac0:	stmiami	sp!, {r2, r3, r5, r7, r8, fp, lr}
    5ac4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5ac8:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    5acc:	b	ff343ac8 <backup_type@@Base+0xff30f4b8>
    5ad0:	vqdmulh.s<illegal width 8>	d20, d16, d26
    5ad4:	stmibmi	sl!, {r0, r2, r4, r7, r9, ip, lr}
    5ad8:	ldrbtmi	r4, [fp], #-2218	; 0xfffff756
    5adc:	teqcc	ip, #2030043136	; 0x79000000
    5ae0:			; <UNDEFINED> instruction: 0xf7fd4478
    5ae4:	strbmi	lr, [r2], -r2, asr #21
    5ae8:	ldrbmi	r4, [r0], -fp, asr #12
    5aec:			; <UNDEFINED> instruction: 0xf0004659
    5af0:	blls	145a4c <backup_type@@Base+0x11143c>
    5af4:	mulhi	r0, r3, r8
    5af8:	svceq	0x0000f1b8
    5afc:	b	15b9f1c <backup_type@@Base+0x158590c>
    5b00:			; <UNDEFINED> instruction: 0xf43e0307
    5b04:	ldrbmi	sl, [sl], ip, lsr #23
    5b08:	ldmiblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b0c:			; <UNDEFINED> instruction: 0xf7fe46c2
    5b10:			; <UNDEFINED> instruction: 0xf40abb6c
    5b14:	stmdavs	r0!, {r4, r5, r6, r8, r9, lr}
    5b18:	svcmi	0x0020f5b3
    5b1c:	strbmi	fp, [r1], -ip, lsl #30
    5b20:	tstls	r3, r9, lsr r6
    5b24:	ldc2l	0, cr15, [r8, #-76]	; 0xffffffb4
    5b28:	strmi	r9, [r2], -r3, lsl #18
    5b2c:			; <UNDEFINED> instruction: 0xf0084658
    5b30:			; <UNDEFINED> instruction: 0xe79efd31
    5b34:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b38:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    5b3c:	blx	fe041b64 <backup_type@@Base+0xfe00d554>
    5b40:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    5b44:	blx	1f41b6c <backup_type@@Base+0x1f0d55c>
    5b48:	blx	fecc1b70 <backup_type@@Base+0xfec8d560>
    5b4c:	bls	b57358 <backup_type@@Base+0xb22d48>
    5b50:	beq	fe4413b8 <backup_type@@Base+0xfe40cda8>
    5b54:			; <UNDEFINED> instruction: 0xf8cd9701
    5b58:			; <UNDEFINED> instruction: 0xf0019000
    5b5c:			; <UNDEFINED> instruction: 0xf7fff9d3
    5b60:	blmi	1a73d24 <backup_type@@Base+0x1a3f714>
    5b64:	bls	cdf70 <backup_type@@Base+0x99960>
    5b68:			; <UNDEFINED> instruction: 0xf7ff58d6
    5b6c:	blls	7b49b8 <backup_type@@Base+0x7803a8>
    5b70:	tstmi	r3, #16, 20	; 0x10000
    5b74:	tstcs	r1, r2, lsl #2
    5b78:	bllt	fe3c3b7c <backup_type@@Base+0xfe38f56c>
    5b7c:	beq	fe4413e4 <backup_type@@Base+0xfe40cdd4>
    5b80:	stc2	0, cr15, [sl, #-76]!	; 0xffffffb4
    5b84:	stmmi	r2, {r0, r9, sl, lr}
    5b88:			; <UNDEFINED> instruction: 0xf0084478
    5b8c:	tstcs	r0, r3, lsl #26	; <UNPREDICTABLE>
    5b90:	bllt	1fc3b94 <backup_type@@Base+0x1f8f584>
    5b94:	tstcs	r0, ip, asr fp
    5b98:	ldmpl	r6, {r0, r1, r9, fp, ip, pc}^
    5b9c:	bllt	1e43ba0 <backup_type@@Base+0x1e0f590>
    5ba0:	ldmdavc	fp, {r2, r5, r8, r9, fp, ip, pc}
    5ba4:			; <UNDEFINED> instruction: 0xf47f2b00
    5ba8:	strt	sl, [r8], -sp, lsr #22
    5bac:	mvnscc	pc, #79	; 0x4f
    5bb0:			; <UNDEFINED> instruction: 0xf7fe932a
    5bb4:	blls	bf3cf0 <backup_type@@Base+0xbbf6e0>
    5bb8:	blcs	23c2c <quoting_style_vals@@Base+0x386c>
    5bbc:	blge	8c2dc0 <backup_type@@Base+0x88e7b0>
    5bc0:	bls	73f41c <backup_type@@Base+0x70ae0c>
    5bc4:	blmi	1cd7490 <backup_type@@Base+0x1ca2e80>
    5bc8:	ldrbtmi	r7, [fp], #-2320	; 0xfffff6f0
    5bcc:	ldrmi	r3, [r8], #-856	; 0xfffffca8
    5bd0:	tstls	r1, #201326592	; 0xc000000
    5bd4:	b	643bd0 <backup_type@@Base+0x60f5c0>
    5bd8:	blls	a3ef1c <backup_type@@Base+0xa0a90c>
    5bdc:	ldmdavs	r9, {r1, r2, r3, r5, r6, fp, lr}
    5be0:			; <UNDEFINED> instruction: 0xf0084478
    5be4:	stmdami	sp!, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    5be8:			; <UNDEFINED> instruction: 0xf0084478
    5bec:	ldmdavc	r3, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    5bf0:			; <UNDEFINED> instruction: 0xf47d2b00
    5bf4:			; <UNDEFINED> instruction: 0xf7fdac80
    5bf8:	stmdami	r9!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, pc}^
    5bfc:			; <UNDEFINED> instruction: 0xf0084478
    5c00:	stmdami	r8!, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}^
    5c04:			; <UNDEFINED> instruction: 0xf0084478
    5c08:	blls	a4447c <backup_type@@Base+0xa0fe6c>
    5c0c:	ldmdavs	r9, {r1, r2, r5, r6, fp, lr}
    5c10:			; <UNDEFINED> instruction: 0xf0084478
    5c14:	blls	a447a0 <backup_type@@Base+0xa10190>
    5c18:	ldmdavs	r9, {r2, r5, r6, fp, lr}
    5c1c:			; <UNDEFINED> instruction: 0xf0084478
    5c20:	bls	244794 <backup_type@@Base+0x210184>
    5c24:	andls	r4, r8, r2, ror #22
    5c28:	bls	ea4a8 <backup_type@@Base+0xb5e98>
    5c2c:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5c30:	andcc	lr, r0, #3555328	; 0x364000
    5c34:	tstls	r5, #15925248	; 0xf30000
    5c38:	movweq	lr, #11079	; 0x2b47
    5c3c:			; <UNDEFINED> instruction: 0xf7fe9318
    5c40:	ldmdami	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, pc}^
    5c44:	ldrbtmi	r6, [r8], #-2273	; 0xfffff71f
    5c48:	blx	ff1c1c70 <backup_type@@Base+0xff18d660>
    5c4c:	vpadd.i8	q10, q0, q5
    5c50:	ldmdbmi	sl, {r2, r6, r7, r9, ip, lr}^
    5c54:	ldrbtmi	r4, [fp], #-2138	; 0xfffff7a6
    5c58:	teqcc	ip, #2030043136	; 0x79000000
    5c5c:			; <UNDEFINED> instruction: 0xf7fd4478
    5c60:	blmi	1640478 <backup_type@@Base+0x160be68>
    5c64:	sbcpl	pc, r7, #64, 4
    5c68:	ldmdami	r8, {r0, r1, r2, r4, r6, r8, fp, lr}^
    5c6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5c70:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
    5c74:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c78:			; <UNDEFINED> instruction: 0xf0134620
    5c7c:	strmi	pc, [r1], -sp, lsr #25
    5c80:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    5c84:	blx	fea41cac <backup_type@@Base+0xfea0d69c>
    5c88:	vmov.32	r9, d8[0]
    5c8c:	tstls	lr, #144, 20	; 0x90000
    5c90:	stc2	0, cr15, [r2], #76	; 0x4c
    5c94:	stmdami	pc, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    5c98:			; <UNDEFINED> instruction: 0xf0084478
    5c9c:			; <UNDEFINED> instruction: 0xf7fffc7b
    5ca0:	svclt	0x0000bab1
    5ca4:	ldrdeq	r6, [r1], -r0
    5ca8:	andeq	r7, r1, r2, rrx
    5cac:	andeq	r7, r1, r0, lsl #13
    5cb0:	andeq	r0, r0, r0, lsr r3
    5cb4:	andeq	r7, r1, lr, lsr r6
    5cb8:	muleq	r1, lr, r3
    5cbc:	ldrdeq	r7, [r1], -r8
    5cc0:	andeq	r6, r1, r6, ror #30
    5cc4:	andeq	r9, r1, ip, asr sl
    5cc8:	andeq	r7, r1, r0, asr r3
    5ccc:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    5cd0:	andeq	r0, r0, r4, lsl r2
    5cd4:	andeq	r0, r0, ip, ror r2
    5cd8:	andeq	r0, r0, r4, asr #5
    5cdc:	strdeq	r7, [r1], -r8
    5ce0:	andeq	r7, r1, r8, lsl r1
    5ce4:	andeq	r7, r1, r0, ror #5
    5ce8:	andeq	r7, r1, ip
    5cec:	andeq	r7, r1, lr
    5cf0:	andeq	ip, r2, r4, lsl #20
    5cf4:			; <UNDEFINED> instruction: 0x000002bc
    5cf8:	andeq	r6, r1, r4, asr #28
    5cfc:	andeq	r6, r1, r2, asr #28
    5d00:	andeq	r7, r1, sl, lsl #1
    5d04:	andeq	r0, r0, r8, lsr #4
    5d08:	andeq	r0, r0, r4, ror #4
    5d0c:	strdeq	r8, [r1], -ip
    5d10:	andeq	r6, r1, lr, ror #24
    5d14:	andeq	r6, r1, lr, asr ip
    5d18:	andeq	ip, r2, lr, lsl r9
    5d1c:	andeq	ip, r2, lr, lsl #18
    5d20:	andeq	r0, r0, r0, lsr r2
    5d24:	muleq	r0, r8, r2
    5d28:	andeq	r7, r1, r2, lsr #4
    5d2c:	andeq	ip, r2, r0, lsl r7
    5d30:	andeq	ip, r2, r4, asr #15
    5d34:			; <UNDEFINED> instruction: 0x0002c7b0
    5d38:	andeq	r7, r1, r4, lsr r2
    5d3c:	andeq	r6, r1, r0, ror #14
    5d40:	andeq	r6, r1, ip, lsl #16
    5d44:	andeq	ip, r2, r8, lsl r3
    5d48:	andeq	r0, r0, r0, asr r2
    5d4c:	andeq	r0, r0, r0, ror #5
    5d50:	andeq	ip, r2, ip, lsl r7
    5d54:	andeq	r0, r0, r0, lsl r3
    5d58:	andeq	r0, r0, r0, lsl #6
    5d5c:	andeq	r6, r1, r6, lsr #25
    5d60:	andeq	r6, r1, r8, ror #19
    5d64:	andeq	r6, r1, r8, ror #19
    5d68:	andeq	r6, r1, r2, lsl ip
    5d6c:	andeq	r0, r0, r4, ror #5
    5d70:	strdeq	r7, [r1], -r4
    5d74:	andeq	r6, r1, r2, asr #17
    5d78:	andeq	r6, r1, r6, lsr #28
    5d7c:	ldrdeq	r7, [r1], -lr
    5d80:	andeq	r6, r1, ip, lsr #17
    5d84:	strdeq	r6, [r1], -r8
    5d88:	andeq	r6, r1, lr, lsl #21
    5d8c:	andeq	r6, r1, lr, asr #22
    5d90:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    5d94:	andeq	r7, r1, lr, ror #25
    5d98:	andeq	r7, r1, ip, ror #26
    5d9c:	andeq	r6, r1, r4, lsr fp
    5da0:	andeq	r6, r1, r4, ror sl
    5da4:	andeq	r6, r1, ip, lsr lr
    5da8:	andeq	r6, r1, r8, lsl r5
    5dac:	andeq	r7, r1, r0, lsr sp
    5db0:	strdeq	r0, [r0], -ip
    5db4:	andeq	r6, r1, r2, ror #9
    5db8:	andeq	r7, r1, r2, ror #24
    5dbc:	andeq	r6, r1, r0, lsr r7
    5dc0:	andeq	r6, r1, ip, ror ip
    5dc4:	andeq	r7, r1, ip, asr #24
    5dc8:	andeq	r6, r1, sl, lsl r7
    5dcc:	andeq	r6, r1, r6, ror #24
    5dd0:	andeq	r6, r1, r2, lsl #21
    5dd4:	andeq	r6, r1, r0, lsr #28
    5dd8:	bleq	41f1c <backup_type@@Base+0xd90c>
    5ddc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    5de0:	strbtmi	fp, [sl], -r2, lsl #24
    5de4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    5de8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    5dec:	ldrmi	sl, [sl], #776	; 0x308
    5df0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    5df4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    5df8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    5dfc:			; <UNDEFINED> instruction: 0xf85a4b06
    5e00:	stmdami	r6, {r0, r1, ip, sp}
    5e04:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    5e08:	svc	0x0092f7fc
    5e0c:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e10:			; <UNDEFINED> instruction: 0x0002bebc
    5e14:	andeq	r0, r0, ip, lsl #4
    5e18:			; <UNDEFINED> instruction: 0x000002b8
    5e1c:	andeq	r0, r0, r8, ror #5
    5e20:	ldr	r3, [pc, #20]	; 5e3c <__assert_fail@plt+0x2dd4>
    5e24:	ldr	r2, [pc, #20]	; 5e40 <__assert_fail@plt+0x2dd8>
    5e28:	add	r3, pc, r3
    5e2c:	ldr	r2, [r3, r2]
    5e30:	cmp	r2, #0
    5e34:	bxeq	lr
    5e38:	b	2d94 <__gmon_start__@plt>
    5e3c:	muleq	r2, ip, lr
    5e40:	andeq	r0, r0, r0, lsr #5
    5e44:	blmi	1d7e64 <backup_type@@Base+0x1a3854>
    5e48:	bmi	1d7030 <backup_type@@Base+0x1a2a20>
    5e4c:	addmi	r4, r3, #2063597568	; 0x7b000000
    5e50:	andle	r4, r3, sl, ror r4
    5e54:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    5e58:	ldrmi	fp, [r8, -r3, lsl #2]
    5e5c:	svclt	0x00004770
    5e60:	andeq	ip, r2, r8, lsl #5
    5e64:	andeq	ip, r2, r4, lsl #5
    5e68:	andeq	fp, r2, r8, ror lr
    5e6c:	andeq	r0, r0, ip, lsr #4
    5e70:	stmdbmi	r9, {r3, fp, lr}
    5e74:	bmi	25705c <backup_type@@Base+0x222a4c>
    5e78:	bne	257064 <backup_type@@Base+0x222a54>
    5e7c:	svceq	0x00cb447a
    5e80:			; <UNDEFINED> instruction: 0x01a1eb03
    5e84:	andle	r1, r3, r9, asr #32
    5e88:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    5e8c:	ldrmi	fp, [r8, -r3, lsl #2]
    5e90:	svclt	0x00004770
    5e94:	andeq	ip, r2, ip, asr r2
    5e98:	andeq	ip, r2, r8, asr r2
    5e9c:	andeq	fp, r2, ip, asr #28
    5ea0:	andeq	r0, r0, r8, lsl r3
    5ea4:	blmi	2b32cc <backup_type@@Base+0x27ecbc>
    5ea8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    5eac:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    5eb0:	blmi	274464 <backup_type@@Base+0x23fe54>
    5eb4:	ldrdlt	r5, [r3, -r3]!
    5eb8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    5ebc:			; <UNDEFINED> instruction: 0xf7fc6818
    5ec0:			; <UNDEFINED> instruction: 0xf7ffede8
    5ec4:	blmi	1c5dc8 <backup_type@@Base+0x1917b8>
    5ec8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5ecc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    5ed0:	andeq	ip, r2, sl, lsr #4
    5ed4:	andeq	fp, r2, ip, lsl lr
    5ed8:	andeq	r0, r0, r0, lsr #4
    5edc:	andeq	ip, r2, r6, asr #2
    5ee0:	andeq	ip, r2, sl, lsl #4
    5ee4:	svclt	0x0000e7c4
    5ee8:			; <UNDEFINED> instruction: 0x4605b538
    5eec:	blmi	798f68 <backup_type@@Base+0x764958>
    5ef0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    5ef4:			; <UNDEFINED> instruction: 0xf0136818
    5ef8:	msrlt	SP_mon, pc
    5efc:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    5f00:	blcs	9ff74 <backup_type@@Base+0x6b964>
    5f04:	ldclt	0, cr13, [r8, #-140]!	; 0xffffff74
    5f08:	stmiapl	r3!, {r0, r3, r4, r8, r9, fp, lr}^
    5f0c:	ldmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    5f10:			; <UNDEFINED> instruction: 0x46014b18
    5f14:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5f18:	ldmdami	r7, {r0, r1, r8, r9, fp, ip, sp, pc}
    5f1c:			; <UNDEFINED> instruction: 0xf0084478
    5f20:	blmi	5c5744 <backup_type@@Base+0x591134>
    5f24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5f28:	blcs	1e63f9c <backup_type@@Base+0x1e2f98c>
    5f2c:	ldmdami	r4, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
    5f30:			; <UNDEFINED> instruction: 0xf0084478
    5f34:	blmi	384150 <backup_type@@Base+0x34fb40>
    5f38:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5f3c:	rscle	r2, r2, r1, lsl #22
    5f40:	ldmdami	r0, {r0, r9, sl, lr}
    5f44:	ldrhtmi	lr, [r8], -sp
    5f48:			; <UNDEFINED> instruction: 0xf0084478
    5f4c:	strmi	fp, [r1], -r3, lsr #22
    5f50:	pop	{r0, r2, r3, fp, lr}
    5f54:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
    5f58:	bllt	741f80 <backup_type@@Base+0x70d970>
    5f5c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    5f60:			; <UNDEFINED> instruction: 0xf86ef008
    5f64:	ldrdeq	fp, [r2], -r8
    5f68:	andeq	r0, r0, ip, asr r2
    5f6c:	andeq	r0, r0, r0, lsr r2
    5f70:	muleq	r0, r8, r2
    5f74:	andeq	r0, r0, r8, asr #5
    5f78:	andeq	r6, r1, r8, lsr r1
    5f7c:	ldrdeq	r0, [r0], -ip
    5f80:	andeq	r6, r1, r8, ror #2
    5f84:	andeq	r6, r1, r4, lsl #1
    5f88:	andeq	r6, r1, r6, asr #32
    5f8c:	strheq	r6, [r1], -sl
    5f90:	bmi	718c04 <backup_type@@Base+0x6e45f4>
    5f94:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    5f98:	ldmdavc	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    5f9c:	ldfmid	f3, [sl], {99}	; 0x63
    5fa0:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    5fa4:			; <UNDEFINED> instruction: 0xf7fcb350
    5fa8:	stmdavs	r0!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    5fac:	eorvs	r2, r3, r0, lsl #6
    5fb0:			; <UNDEFINED> instruction: 0x4010e8bd
    5fb4:	stclt	7, cr15, [ip, #1008]!	; 0x3f0
    5fb8:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    5fbc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    5fc0:			; <UNDEFINED> instruction: 0xf7fddb01
    5fc4:	ldcmi	8, cr14, [r2], {58}	; 0x3a
    5fc8:	rscscc	pc, pc, #79	; 0x4f
    5fcc:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    5fd0:	stmiavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    5fd4:	tstlt	r8, sl, lsl r0
    5fd8:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    5fdc:	adcvs	r2, r3, r0, lsl #6
    5fe0:			; <UNDEFINED> instruction: 0xf04f4b0d
    5fe4:	bmi	3523e8 <backup_type@@Base+0x31ddd8>
    5fe8:	mvnscc	pc, pc, asr #32
    5fec:	strcs	r4, [r0], #-1147	; 0xfffffb85
    5ff0:	stmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ff4:	stmib	r3, {r2, r8}^
    5ff8:	tstvs	r4, r2, lsl #2
    5ffc:	svclt	0x0000bd10
    6000:	andeq	fp, r2, r4, lsr sp
    6004:	muleq	r0, r0, r2
    6008:	andeq	ip, r2, ip, lsr r1
    600c:	andeq	ip, r2, sl, asr #32
    6010:	andeq	ip, r2, lr, lsl #2
    6014:	andeq	ip, r2, r4, lsr r0
    6018:	andeq	ip, r2, r8, lsl r0
    601c:	andeq	ip, r2, ip, ror #1
    6020:	svcmi	0x00f0e92d
    6024:			; <UNDEFINED> instruction: 0xf8df4682
    6028:	addlt	r5, r7, r4, lsr #10
    602c:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    6030:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    6034:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    6038:	sdiveq	r0, r7, r0
    603c:			; <UNDEFINED> instruction: 0xf8dfd01a
    6040:	vst3.8	{d3,d5,d7}, [r4 :64], r4
    6044:			; <UNDEFINED> instruction: 0xf5b44470
    6048:			; <UNDEFINED> instruction: 0xf04f4f00
    604c:	stmiapl	fp!, {r9}^
    6050:	suble	r7, ip, sl, lsl r0
    6054:	svcmi	0x0020f5b4
    6058:	sbcshi	pc, fp, r0
    605c:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6060:			; <UNDEFINED> instruction: 0xf8df2259
    6064:			; <UNDEFINED> instruction: 0xf8df14f8
    6068:	ldrbtmi	r0, [fp], #-1272	; 0xfffffb08
    606c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6070:	svc	0x00faf7fc
    6074:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6078:	ldmib	r6, {r1, r2, r3, r5, r6, fp, ip, lr}^
    607c:	ldrmi	r8, [r9, #2316]!	; 0x90c
    6080:	strbmi	fp, [r0, #3848]	; 0xf08
    6084:	bicsle	r4, sl, r2, asr #12
    6088:	strbmi	r2, [r0], -r1, lsl #20
    608c:	andhi	pc, ip, sp, asr #17
    6090:	andcs	fp, r1, r8, lsr pc
    6094:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    6098:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    609c:			; <UNDEFINED> instruction: 0xf1b8d0cf
    60a0:			; <UNDEFINED> instruction: 0xf0000f00
    60a4:	ldmdbvs	r3!, {r1, r4, r6, r8, pc}
    60a8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    60ac:	svcmi	0x0000f5b3
    60b0:	mvnhi	pc, r0
    60b4:	svcmi	0x0020f5b3
    60b8:	msrhi	SPSR_, r0, asr #32
    60bc:	strmi	r4, [r1], -r2, asr #12
    60c0:			; <UNDEFINED> instruction: 0xf0074650
    60c4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    60c8:	strmi	fp, [r3], -r2, lsr #31
    60cc:	stmdaeq	r3, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
    60d0:	vsubw.s8	<illegal reg q4.5>, q0, d3
    60d4:			; <UNDEFINED> instruction: 0x4650813b
    60d8:	blx	1fc212c <backup_type@@Base+0x1f8db1c>
    60dc:	strne	pc, [r8], #2271	; 0x8df
    60e0:			; <UNDEFINED> instruction: 0x46024479
    60e4:	streq	pc, [r4], #2271	; 0x8df
    60e8:			; <UNDEFINED> instruction: 0xf0084478
    60ec:			; <UNDEFINED> instruction: 0xf8dff875
    60f0:	stmiapl	fp!, {r2, r4, r5, r6, sl, ip, sp}^
    60f4:	movwcs	lr, #51667	; 0xc9d3
    60f8:	tstle	r2, r3, lsl r3
    60fc:	ldrbtge	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6100:			; <UNDEFINED> instruction: 0xf8df44fa
    6104:	andcs	r3, r0, #112, 8	; 0x70000000
    6108:	stmiapl	fp!, {r4, r6, r9, sl, lr}^
    610c:	addsmi	r7, r3, #1769472	; 0x1b0000
    6110:			; <UNDEFINED> instruction: 0xf44fbf0c
    6114:	ldrmi	r4, [r1], -r0, lsl #2
    6118:			; <UNDEFINED> instruction: 0xf884f007
    611c:	vmlal.s8	q9, d0, d0
    6120:			; <UNDEFINED> instruction: 0xf8df8202
    6124:	ldrbtmi	r1, [r9], #-1108	; 0xfffffbac
    6128:	stc	7, cr15, [r6], {252}	; 0xfc
    612c:	stmdacs	r0, {r7, r9, sl, lr}
    6130:	mvnshi	pc, r0
    6134:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6138:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    613c:	stmdavc	r2!, {r2, r3, r5, r6, r7, fp, ip, lr}
    6140:			; <UNDEFINED> instruction: 0xf0002a00
    6144:	stmdapl	r8!, {r1, r2, r3, r4, r8, pc}
    6148:	andcs	r2, r0, #67108864	; 0x4000000
    614c:	stmdavs	r0, {r1, r8, sp}
    6150:			; <UNDEFINED> instruction: 0xf968f008
    6154:	strtcc	pc, [ip], #-2271	; 0xfffff721
    6158:	andsvs	r4, r8, fp, ror r4
    615c:	strtcc	pc, [r8], #-2271	; 0xfffff721
    6160:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6164:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    6168:	svclt	0x000c9004
    616c:	strcs	r2, [r0, -r1, lsl #14]
    6170:	bichi	pc, r2, r0
    6174:	mrc	7, 1, APSR_nzcv, cr8, cr12, {7}
    6178:			; <UNDEFINED> instruction: 0xf04f9003
    617c:	strcs	r0, [r1], -r0, lsl #22
    6180:			; <UNDEFINED> instruction: 0x4640465c
    6184:	svc	0x0052f7fc
    6188:	svccc	0x00fff1b0
    618c:	suble	r4, sl, r1, lsl #13
    6190:			; <UNDEFINED> instruction: 0xf1003401
    6194:			; <UNDEFINED> instruction: 0xf1b981c0
    6198:	andsle	r0, ip, sl, lsl #30
    619c:	mvnsle	r2, r0, lsl #30
    61a0:	ldrmi	r9, [fp, #2819]	; 0xb03
    61a4:			; <UNDEFINED> instruction: 0xf1bbd01c
    61a8:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    61ac:			; <UNDEFINED> instruction: 0xf8139b04
    61b0:	ldrmi	r3, [r9, #11]
    61b4:			; <UNDEFINED> instruction: 0xf7fcd020
    61b8:	blx	18019c0 <backup_type@@Base+0x17cd3b0>
    61bc:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
    61c0:	andslt	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
    61c4:	blpl	431f8 <backup_type@@Base+0xebe8>
    61c8:	blx	fe304cbe <backup_type@@Base+0xfe2d06ae>
    61cc:	blne	1700b10 <backup_type@@Base+0x16cc500>
    61d0:	bleq	42904 <backup_type@@Base+0xe2f4>
    61d4:	adcmi	lr, r6, #55836672	; 0x3540000
    61d8:	qasxmi	fp, r6, r8
    61dc:	ldrb	r2, [sp, r0, lsl #8]
    61e0:	stcl	7, cr15, [sl, #1008]!	; 0x3f0
    61e4:			; <UNDEFINED> instruction: 0xf989fa5f
    61e8:			; <UNDEFINED> instruction: 0xf8336803
    61ec:	vst4.8	{d7-d10}, [r7 :64], r9
    61f0:			; <UNDEFINED> instruction: 0xf3c75b00
    61f4:	strb	r3, [r7, r0, asr #14]!
    61f8:	bleq	8262c <backup_type@@Base+0x4e01c>
    61fc:	svccc	0x00fff1bb
    6200:			; <UNDEFINED> instruction: 0xf7fcd1bf
    6204:	stmdavs	r3, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    6208:	andslt	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
    620c:	blpl	43240 <backup_type@@Base+0xec30>
    6210:			; <UNDEFINED> instruction: 0x4650e7da
    6214:			; <UNDEFINED> instruction: 0xf9e0f013
    6218:	ldrbtmi	r4, [r9], #-2524	; 0xfffff624
    621c:	ldmmi	ip, {r1, r9, sl, lr}^
    6220:			; <UNDEFINED> instruction: 0xf0074478
    6224:	blls	185e60 <backup_type@@Base+0x151850>
    6228:	tstlt	r3, fp, lsl r8
    622c:			; <UNDEFINED> instruction: 0xf7ff4638
    6230:	andcs	pc, r0, #1456	; 0x5b0
    6234:	ldrmi	r4, [r1], -r0, asr #12
    6238:			; <UNDEFINED> instruction: 0xf91af009
    623c:			; <UNDEFINED> instruction: 0xf44f4bd5
    6240:	addmi	r5, r6, #0
    6244:	cmpvs	r8, fp, ror r4
    6248:	cmphi	r9, r0, asr #4	; <UNPREDICTABLE>
    624c:	addmi	r0, r6, #64	; 0x40
    6250:	blmi	ff47c648 <backup_type@@Base+0xff448038>
    6254:	ldrbtmi	r0, [fp], #-68	; 0xffffffbc
    6258:	blmi	ff41e7c0 <backup_type@@Base+0xff3ea1b0>
    625c:	svcmi	0x00d04631
    6260:	movwls	r4, #13435	; 0x347b
    6264:	blx	ff8422c0 <backup_type@@Base+0xff80dcb0>
    6268:	bmi	ff39746c <backup_type@@Base+0xff362e5c>
    626c:			; <UNDEFINED> instruction: 0x46bb613e
    6270:	andls	r4, r4, #2046820352	; 0x7a000000
    6274:	strtmi	r4, [r0], -r3, lsl #12
    6278:	movwcs	r6, #443	; 0x1bb
    627c:			; <UNDEFINED> instruction: 0xf01361fb
    6280:	ldmdbvs	fp!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    6284:	strmi	r2, [r3], #-1025	; 0xfffffbff
    6288:	ldrhtvs	r6, [fp], #8
    628c:	strcs	r4, [r0, -r1, lsl #13]
    6290:	movwcs	lr, #27099	; 0x69db
    6294:	ldrtmi	r4, [r9], -r0, lsr #12
    6298:	ldc2l	0, cr15, [sl, #-84]	; 0xffffffac
    629c:			; <UNDEFINED> instruction: 0x46194610
    62a0:	movweq	lr, #6736	; 0x1a50
    62a4:	bls	c4ec4 <backup_type@@Base+0x908b4>
    62a8:	blls	fa6dc <backup_type@@Base+0xc60cc>
    62ac:			; <UNDEFINED> instruction: 0xf8db4649
    62b0:	ldmdavs	r8, {r2, r4, sp}
    62b4:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    62b8:			; <UNDEFINED> instruction: 0x3014f8db
    62bc:			; <UNDEFINED> instruction: 0xf0404298
    62c0:			; <UNDEFINED> instruction: 0x46408119
    62c4:	mrc	7, 5, APSR_nzcv, cr2, cr12, {7}
    62c8:	andsle	r1, ip, r2, asr #24
    62cc:	ldrd	r4, [r4], -r1
    62d0:			; <UNDEFINED> instruction: 0xf7fc4640
    62d4:	mcrrne	14, 10, lr, r3, cr12
    62d8:	stmdacs	sl, {r0, r2, r3, ip, lr, pc}
    62dc:	bleq	84308 <backup_type@@Base+0x4fcf8>
    62e0:	bls	13aac0 <backup_type@@Base+0x1064b0>
    62e4:	bl	fea532f0 <backup_type@@Base+0xfea1ece0>
    62e8:			; <UNDEFINED> instruction: 0xf147030a
    62ec:			; <UNDEFINED> instruction: 0xf8d20700
    62f0:	andsvs	r9, r3, #8
    62f4:	bmi	feb4022c <backup_type@@Base+0xfeb0bc1c>
    62f8:			; <UNDEFINED> instruction: 0xf1473401
    62fc:	bl	fea47f04 <backup_type@@Base+0xfea138f4>
    6300:	ldrbtmi	r0, [sl], #-778	; 0xfffffcf6
    6304:			; <UNDEFINED> instruction: 0x46406213
    6308:	ldc	7, cr15, [r0], {252}	; 0xfc
    630c:			; <UNDEFINED> instruction: 0xf0402800
    6310:			; <UNDEFINED> instruction: 0x46408112
    6314:	ldcl	7, cr15, [ip, #1008]	; 0x3f0
    6318:			; <UNDEFINED> instruction: 0xf0402800
    631c:	tanmis	f0, #4.0
    6320:	ldrtmi	r4, [r9], -r0, lsr #12
    6324:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    6328:			; <UNDEFINED> instruction: 0xf0152306
    632c:	tstmi	r3, #1088	; 0x440	; <UNPREDICTABLE>
    6330:	sbcshi	pc, r5, r0, asr #32
    6334:			; <UNDEFINED> instruction: 0xf1144b9e
    6338:			; <UNDEFINED> instruction: 0xf14734ff
    633c:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    6340:	strmi	lr, [r0, -r3, asr #19]
    6344:	pop	{r0, r1, r2, ip, sp, pc}
    6348:			; <UNDEFINED> instruction: 0x46808ff0
    634c:			; <UNDEFINED> instruction: 0x26034658
    6350:	and	r2, r4, r0, lsl #14
    6354:			; <UNDEFINED> instruction: 0xf1003601
    6358:			; <UNDEFINED> instruction: 0xf1470001
    635c:	bl	fea07f64 <backup_type@@Base+0xfe9d3954>
    6360:	mrscs	r0, R10_fiq
    6364:	stc	7, cr15, [r8, #1008]!	; 0x3f0
    6368:	mvnsle	r2, r0, lsl #16
    636c:	svclt	0x00084287
    6370:			; <UNDEFINED> instruction: 0xd10242b6
    6374:	svcmi	0x0040f016
    6378:			; <UNDEFINED> instruction: 0x4658d01a
    637c:	bl	ff2c4374 <backup_type@@Base+0xff28fd64>
    6380:	stmdapl	lr!, {r0, r2, r3, r4, r6, r9, sl, sp, lr, pc}
    6384:	vst2.8	{d18-d21}, [pc], r2
    6388:	cmncs	r9, r0, asr #15
    638c:	ldrtmi	r9, [r0], -r0, lsl #14
    6390:			; <UNDEFINED> instruction: 0xf87af009
    6394:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
    6398:	andcc	r6, r1, r8, lsl r0
    639c:	movwcs	fp, #7964	; 0x1f1c
    63a0:			; <UNDEFINED> instruction: 0xf47f7023
    63a4:	stmmi	r4, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    63a8:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    63ac:			; <UNDEFINED> instruction: 0xff14f007
    63b0:			; <UNDEFINED> instruction: 0xf7fc00b0
    63b4:			; <UNDEFINED> instruction: 0x4603ecb2
    63b8:	stmdacs	r0, {r2, ip, pc}
    63bc:	strcs	sp, [r0], #-221	; 0xffffff23
    63c0:			; <UNDEFINED> instruction: 0x469a4658
    63c4:	and	r4, r2, r6, lsr #12
    63c8:	ldrtmi	r3, [ip], -r1
    63cc:	stclne	6, cr4, [r7], #-312	; 0xfffffec8
    63d0:	andeq	lr, r0, #168, 22	; 0x2a000
    63d4:	tsteq	sl, pc, asr #32	; <UNPREDICTABLE>
    63d8:	svceq	0x0004f84a
    63dc:	stmdbeq	r0, {r1, r2, r6, r8, ip, sp, lr, pc}
    63e0:	stcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    63e4:	mvnle	r2, r0, lsl #16
    63e8:	cmplt	fp, r3, lsl #22
    63ec:	stccc	8, cr15, [r1], {24}
    63f0:	andle	r2, r5, sl, lsl #22
    63f4:	vstmiane	r3!, {s18-s21}
    63f8:	ldrtmi	r4, [ip], -lr, asr #12
    63fc:	eorhi	pc, r3, r2, asr #16
    6400:	blmi	1858db4 <backup_type@@Base+0x18247a4>
    6404:	stmib	r2, {r1, r3, r5, r7, fp, ip, lr}^
    6408:	stmiapl	fp!, {r9, sl, lr}^
    640c:			; <UNDEFINED> instruction: 0xb3a7681f
    6410:			; <UNDEFINED> instruction: 0xf7fc4638
    6414:	blls	1017c4 <backup_type@@Base+0xcd1b4>
    6418:	strmi	r4, [r6], -r3, lsl #5
    641c:			; <UNDEFINED> instruction: 0xf897d372
    6420:	bl	fea2a428 <backup_type@@Base+0xfe9f5e18>
    6424:	ldrbmi	r0, [sl], r0, lsl #16
    6428:	andeq	lr, sl, #168, 22	; 0x2a000
    642c:			; <UNDEFINED> instruction: 0x46494650
    6430:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    6434:	stmdacs	r0, {r2, r9, sl, lr}
    6438:	ldrtmi	sp, [r2], -r4, rrx
    643c:			; <UNDEFINED> instruction: 0xf7fc4639
    6440:			; <UNDEFINED> instruction: 0xf104ebb4
    6444:	stmdacs	r0, {r0, r9, fp}
    6448:	strmi	sp, [r3, #494]!	; 0x1ee
    644c:			; <UNDEFINED> instruction: 0xf7fcd008
    6450:			; <UNDEFINED> instruction: 0xf814ecb4
    6454:	stmdavs	r3, {r0, sl, fp, sp}
    6458:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    645c:	strble	r0, [r3, #1176]!	; 0x498
    6460:	ldrdle	r4, [r7], -r0
    6464:	stc	7, cr15, [r8], #1008	; 0x3f0
    6468:	stmdavs	r3, {r1, r5, r7, r8, sl, fp, ip, lr}
    646c:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    6470:	ldrble	r0, [r9, #1177]	; 0x499
    6474:			; <UNDEFINED> instruction: 0xf7ff2001
    6478:	blmi	144595c <backup_type@@Base+0x141134c>
    647c:	bmi	d4e888 <backup_type@@Base+0xd1a278>
    6480:	ldrbtmi	r9, [fp], #-2052	; 0xfffff7fc
    6484:	andlt	pc, r0, r3, asr #17
    6488:	stmiapl	fp!, {r3, r4, r6, sp, lr}
    648c:	smmla	r9, r9, r0, r7
    6490:			; <UNDEFINED> instruction: 0x464a4b38
    6494:	stmiapl	fp!, {r4, r6, r9, sl, lr}^
    6498:	blcs	2450c <quoting_style_vals@@Base+0x414c>
    649c:	shadd16mi	fp, r9, r4
    64a0:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    64a4:	cdp2	0, 11, cr15, cr14, cr6, {0}
    64a8:	svclt	0x00a41e06
    64ac:	ldrdhi	pc, [ip], -sp
    64b0:	blle	1097df4 <backup_type@@Base+0x10637e4>
    64b4:	andeq	lr, r7, #168, 22	; 0x2a000
    64b8:	tsteq	r7, fp, lsl #22
    64bc:			; <UNDEFINED> instruction: 0xf7fc4630
    64c0:			; <UNDEFINED> instruction: 0xb120eb00
    64c4:	andsle	r1, pc, r3, asr #24
    64c8:	ldrmi	r4, [r8, #1031]!	; 0x407
    64cc:			; <UNDEFINED> instruction: 0x4630d1f2
    64d0:	ldc	7, cr15, [r2, #1008]!	; 0x3f0
    64d4:	bl	2f52bc <backup_type@@Base+0x2c0cac>
    64d8:	strls	r0, [r3, -r7, lsl #16]
    64dc:	blmi	e401bc <backup_type@@Base+0xe0bbac>
    64e0:	ldrbtmi	r6, [fp], #-2418	; 0xfffff68e
    64e4:	ldmdavs	r8, {r0, r4, r5, r7, fp, sp, lr}
    64e8:	ldcl	7, cr15, [r2], {252}	; 0xfc
    64ec:	addsmi	r6, r8, #1884160	; 0x1cc000
    64f0:	svcge	0x0020f43f
    64f4:			; <UNDEFINED> instruction: 0xffd0f007
    64f8:	movwls	r9, #15108	; 0x3b04
    64fc:	vst1.8	{d30-d32}, [pc :256]!
    6500:	strt	r4, [sl], r0, lsl #9
    6504:	ldr	r2, [r6, r0]!
    6508:			; <UNDEFINED> instruction: 0xf7fc4630
    650c:			; <UNDEFINED> instruction: 0x4658ed96
    6510:	bl	44508 <backup_type@@Base+0xfef8>
    6514:			; <UNDEFINED> instruction: 0x4650e593
    6518:			; <UNDEFINED> instruction: 0xf85ef013
    651c:	stmdami	r9!, {r0, r9, sl, lr}
    6520:			; <UNDEFINED> instruction: 0xf0074478
    6524:	ldrbmi	pc, [r0], -sp, lsl #27	; <UNPREDICTABLE>
    6528:			; <UNDEFINED> instruction: 0xf856f013
    652c:	stmdami	r6!, {r0, r9, sl, lr}
    6530:			; <UNDEFINED> instruction: 0xf0074478
    6534:			; <UNDEFINED> instruction: 0xf007fe51
    6538:	ldrbmi	pc, [r0], -r7, lsr #31	; <UNPREDICTABLE>
    653c:			; <UNDEFINED> instruction: 0xf84cf013
    6540:	stmdami	r2!, {r0, r9, sl, lr}
    6544:			; <UNDEFINED> instruction: 0xf0074478
    6548:	svclt	0x0000fe47
    654c:	muleq	r2, r6, ip
    6550:	andeq	r0, r0, ip, ror #4
    6554:	muleq	r0, r0, r2
    6558:	andeq	r6, r1, r2, ror #3
    655c:	andeq	r6, r1, r8, ror r0
    6560:	andeq	r6, r1, lr, ror r0
    6564:	andeq	r0, r0, r4, asr #5
    6568:	andeq	r5, r1, r0, ror #31
    656c:	andeq	r5, r1, r8, ror #31
    6570:	andeq	r5, r1, r0, lsr #31
    6574:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6578:	andeq	r7, r1, r6, asr #18
    657c:	andeq	r0, r0, ip, lsl r2
    6580:	andeq	r0, r0, r4, lsr r2
    6584:	andeq	fp, r2, ip, lsr #29
    6588:	andeq	r0, r0, ip, asr r2
    658c:	andeq	r5, r1, r6, lsr #29
    6590:	andeq	r5, r1, r0, ror #29
    6594:	muleq	r2, r8, lr
    6598:	andeq	fp, r2, r6, lsl #29
    659c:	andeq	fp, r2, r4, lsr #27
    65a0:	andeq	fp, r2, r4, ror lr
    65a4:	andeq	fp, r2, ip, ror #28
    65a8:	ldrdeq	fp, [r2], -sl
    65ac:			; <UNDEFINED> instruction: 0x0002bdb8
    65b0:	andeq	r0, r0, r0, lsl r2
    65b4:	andeq	fp, r2, lr, ror #24
    65b8:	andeq	r5, r1, lr, ror sp
    65bc:	andeq	fp, r2, sl, asr ip
    65c0:	andeq	fp, r2, r2, lsr #22
    65c4:	andeq	r5, r1, r8, lsr #24
    65c8:	andeq	r5, r1, r4, ror #23
    65cc:	andeq	r5, r1, r8, ror #22
    65d0:	svcmi	0x00f0e92d
    65d4:	bmi	fe057e2c <backup_type@@Base+0xfe02381c>
    65d8:	blmi	fe072804 <backup_type@@Base+0xfe03e1f4>
    65dc:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    65e0:	ldmpl	r3, {r7, r8, sl, fp, lr}^
    65e4:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    65e8:			; <UNDEFINED> instruction: 0xf04f9307
    65ec:			; <UNDEFINED> instruction: 0xf7fc0300
    65f0:	blmi	1f80f20 <backup_type@@Base+0x1f4c910>
    65f4:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    65f8:			; <UNDEFINED> instruction: 0xf8d84607
    65fc:	marne	acc0, r0, r3
    6600:	addhi	pc, r6, r0
    6604:	cmnmi	r0, #4, 8	; 0x4000000	; <UNPREDICTABLE>
    6608:	svcmi	0x0000f5b3
    660c:			; <UNDEFINED> instruction: 0xb1b8d024
    6610:			; <UNDEFINED> instruction: 0xf8554b76
    6614:	andcs	r9, r1, r3
    6618:	bicsvc	pc, fp, pc, asr #8
    661c:	movwcs	r2, #512	; 0x200
    6620:	andsne	pc, r0, r9, asr #17
    6624:	movwcs	lr, #51657	; 0xc9c9
    6628:	blmi	1b58ff4 <backup_type@@Base+0x1b249e4>
    662c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6630:	blls	1e06a0 <backup_type@@Base+0x1ac090>
    6634:			; <UNDEFINED> instruction: 0xf040405a
    6638:	andlt	r8, r9, r6, asr #1
    663c:	svchi	0x00f0e8bd
    6640:	svcmi	0x0020f5b3
    6644:	blmi	1a7ac20 <backup_type@@Base+0x1a46610>
    6648:	ldmdbvs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    664c:			; <UNDEFINED> instruction: 0xf4144054
    6650:	smcle	29936	; 0x74f0
    6654:	strb	r2, [r7, r1]!
    6658:	stmiapl	fp!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    665c:	blcs	206d0 <quoting_style_vals@@Base+0x310>
    6660:	blmi	197a7a8 <backup_type@@Base+0x1946198>
    6664:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    6668:	ldrdcc	pc, [r0], -sl
    666c:	suble	r2, r9, r0, lsl #22
    6670:			; <UNDEFINED> instruction: 0xf8554b5e
    6674:	stmdacs	r0, {r0, r1, ip, pc}
    6678:	andcs	sp, r0, #98	; 0x62
    667c:	bleq	42d60 <backup_type@@Base+0xe750>
    6680:	stmdage	r5, {r1, r2, r8, r9, fp, sp, pc}
    6684:	svclt	0x00189000
    6688:	bleq	827cc <backup_type@@Base+0x4e1bc>
    668c:			; <UNDEFINED> instruction: 0x46594630
    6690:	blx	bc26b4 <backup_type@@Base+0xb8e0a4>
    6694:	movwls	r1, #15875	; 0x3e03
    6698:	movwcs	fp, #7956	; 0x1f14
    669c:			; <UNDEFINED> instruction: 0xf8ca2300
    66a0:	andsle	r3, r9, r0
    66a4:	ldrdcs	pc, [r0], -r8
    66a8:	subsle	r2, pc, r0, lsl #20
    66ac:	blx	fecac6cc <backup_type@@Base+0xfec780bc>
    66b0:	stmdbls	r3, {r1, r7, r9, ip, sp, lr, pc}
    66b4:	ldmdbeq	r2, {r0, r1, r3, r4, r6, r9, sl, lr}^
    66b8:	andls	pc, r4, sp, asr #17
    66bc:	ldrtmi	r9, [r0], -r0
    66c0:	mrrc2	0, 0, pc, r6, cr8	; <UNPREDICTABLE>
    66c4:	movwcs	fp, #272	; 0x110
    66c8:	andcc	pc, r0, r8, asr #17
    66cc:			; <UNDEFINED> instruction: 0xf7fc9806
    66d0:	stmdals	r5, {r1, r5, r9, fp, sp, lr, pc}
    66d4:	b	7c46cc <backup_type@@Base+0x7900bc>
    66d8:	ldrdeq	pc, [r0], -r8
    66dc:	orrsle	r2, sl, r0, lsl #16
    66e0:			; <UNDEFINED> instruction: 0x2010f8d9
    66e4:			; <UNDEFINED> instruction: 0xf4124062
    66e8:	adcsle	r4, r3, r0, ror pc
    66ec:			; <UNDEFINED> instruction: 0xf0124630
    66f0:	bmi	10c64c4 <backup_type@@Base+0x1091eb4>
    66f4:			; <UNDEFINED> instruction: 0x4601447a
    66f8:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    66fc:			; <UNDEFINED> instruction: 0xff4af007
    6700:	ldr	r2, [r1, r0]
    6704:			; <UNDEFINED> instruction: 0xf8554b39
    6708:	stmdacs	r0, {r0, r1, ip, pc}
    670c:	strb	sp, [r7, r3, lsl #3]!
    6710:			; <UNDEFINED> instruction: 0x46304b36
    6714:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    6718:			; <UNDEFINED> instruction: 0xf0084649
    671c:			; <UNDEFINED> instruction: 0xf8c8ff49
    6720:	strb	r0, [pc, -r0]!
    6724:			; <UNDEFINED> instruction: 0xf0124630
    6728:	bmi	dc648c <backup_type@@Base+0xd91e7c>
    672c:			; <UNDEFINED> instruction: 0x4601447a
    6730:	ldrtmi	lr, [r0], -r2, ror #15
    6734:			; <UNDEFINED> instruction: 0xff50f012
    6738:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    673c:	ldrb	r4, [fp, r1, lsl #12]
    6740:			; <UNDEFINED> instruction: 0x2010f8d9
    6744:	bicle	r2, sp, r0, lsl #30
    6748:	svceq	0x0092f012
    674c:			; <UNDEFINED> instruction: 0xf012d00c
    6750:	bicle	r0, r7, r2, lsl pc
    6754:			; <UNDEFINED> instruction: 0xb018f8d9
    6758:	b	1744750 <backup_type@@Base+0x1710140>
    675c:	adcsle	r4, fp, r3, lsl #11
    6760:	ldrdcc	pc, [r0], -r8
    6764:	orrle	r2, r8, r0, lsl #22
    6768:	str	r4, [r7, sl, asr #12]
    676c:			; <UNDEFINED> instruction: 0xf8d9b927
    6770:			; <UNDEFINED> instruction: 0xf0133010
    6774:			; <UNDEFINED> instruction: 0xd1280f92
    6778:	teqlt	r8, r5, lsl #16
    677c:	stmiapl	fp!, {r0, r1, r5, r8, r9, fp, lr}^
    6780:	blcs	a07f4 <backup_type@@Base+0x6c1e4>
    6784:			; <UNDEFINED> instruction: 0xf008d014
    6788:	ldmdblt	r8!, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    678c:	stmiapl	fp!, {r5, r8, r9, fp, lr}^
    6790:	blcs	24804 <quoting_style_vals@@Base+0x4444>
    6794:			; <UNDEFINED> instruction: 0xf8d8d19a
    6798:	str	r2, [r7, r0]
    679c:			; <UNDEFINED> instruction: 0xf0124630
    67a0:	bls	106414 <backup_type@@Base+0xd1e04>
    67a4:	ldmdami	fp, {r0, r9, sl, lr}
    67a8:			; <UNDEFINED> instruction: 0xf0074478
    67ac:			; <UNDEFINED> instruction: 0xe78dfef3
    67b0:			; <UNDEFINED> instruction: 0xf0124630
    67b4:	bls	106400 <backup_type@@Base+0xd1df0>
    67b8:	ldmdami	r7, {r0, r9, sl, lr}
    67bc:			; <UNDEFINED> instruction: 0xf0074478
    67c0:	stmdals	r5, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    67c4:			; <UNDEFINED> instruction: 0xf7fce7df
    67c8:			; <UNDEFINED> instruction: 0x4630e9f6
    67cc:			; <UNDEFINED> instruction: 0xff04f012
    67d0:	strmi	r9, [r1], -r3, lsl #20
    67d4:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    67d8:	ldc2	0, cr15, [r2], #-28	; 0xffffffe4
    67dc:	andeq	fp, r2, sl, ror #13
    67e0:	andeq	r0, r0, r0, asr r2
    67e4:	andeq	fp, r2, r4, ror #13
    67e8:	andeq	r0, r0, r4, ror #4
    67ec:	andeq	r0, r0, r4, asr #5
    67f0:	muleq	r2, ip, r6
    67f4:	andeq	r0, r0, r4, lsr #5
    67f8:	andeq	r0, r0, r0, lsl r3
    67fc:	andeq	r5, r1, r4, ror sl
    6800:	andeq	r5, r1, r6, lsr #22
    6804:	muleq	r1, r4, r9
    6808:	andeq	r5, r1, lr, lsr #20
    680c:	andeq	r0, r0, r0, lsr r2
    6810:	andeq	r0, r0, ip, ror r2
    6814:	andeq	r5, r1, r4, lsr sl
    6818:	strdeq	r5, [r1], -r4
    681c:	andeq	r5, r1, r2, lsr #19
    6820:	push	{r0, fp, sp}
    6824:	ssub8mi	r4, r6, r0
    6828:			; <UNDEFINED> instruction: 0xf171461f
    682c:	blmi	1207034 <backup_type@@Base+0x11d2a24>
    6830:	ldrbtmi	fp, [fp], #-137	; 0xffffff77
    6834:	bmi	11fd604 <backup_type@@Base+0x11c8ff4>
    6838:	strmi	r4, [sp], -r4, lsl #12
    683c:	ldmib	r2, {r1, r3, r4, r7, fp, ip, lr}^
    6840:	andls	sl, r2, #0, 22
    6844:	bl	1ed7e54 <backup_type@@Base+0x1ea3844>
    6848:	blle	19c7054 <backup_type@@Base+0x1992a44>
    684c:	ldmpl	fp, {r1, r6, r9, fp, lr}
    6850:	movwls	r7, #14363	; 0x381b
    6854:	cmnle	sl, r0, lsl #22
    6858:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    685c:	ldmib	r2, {r2, r9, ip, pc}^
    6860:	stmib	sp, {r1, r2, r8, r9, sp}^
    6864:			; <UNDEFINED> instruction: 0xf0152306
    6868:	ldmdbmi	sp!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    686c:	bne	fe817a58 <backup_type@@Base+0xfe7e3448>
    6870:	bl	196b08c <backup_type@@Base+0x1936a7c>
    6874:	strmi	r0, [r0], r3, lsl #6
    6878:	ldmib	r1, {r0, r3, r4, r7, r9, sl, lr}^
    687c:	strbmi	r2, [fp, #-770]	; 0xfffffcfe
    6880:	addmi	fp, r2, #8, 30
    6884:	ldmib	r1, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
    6888:	strbmi	r2, [fp, #-772]	; 0xfffffcfc
    688c:	addmi	fp, r2, #8, 30
    6890:	stmdals	r4, {r0, r1, r3, r6, ip, lr, pc}
    6894:	fstmiaxeq	r6, {d30-d29}	;@ Deprecated
    6898:	movwcs	lr, #27101	; 0x69dd
    689c:	ldrdlt	pc, [r0], -r1
    68a0:			; <UNDEFINED> instruction: 0xf8d04649
    68a4:			; <UNDEFINED> instruction: 0x4640a014
    68a8:	stmdbhi	r2, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    68ac:	blx	1442908 <backup_type@@Base+0x140e2f8>
    68b0:	andls	r9, r0, #12288	; 0x3000
    68b4:	movwcs	pc, #43936	; 0xaba0	; <UNPREDICTABLE>
    68b8:	blx	298222 <backup_type@@Base+0x263c12>
    68bc:			; <UNDEFINED> instruction: 0xf7fc3301
    68c0:	smlattcc	r1, r8, r9, lr
    68c4:			; <UNDEFINED> instruction: 0xf1b0bf08
    68c8:	ldrshtle	r3, [lr], -pc
    68cc:	ldrbmi	r9, [r2], -r4, lsl #22
    68d0:	bl	d8238 <backup_type@@Base+0xa3c28>
    68d4:	ldmvs	r9, {r1, r2, r7, r8, r9}
    68d8:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68dc:	blle	d108e4 <backup_type@@Base+0xcdc2d4>
    68e0:	ldmib	r3, {r1, r8, r9, fp, ip, pc}^
    68e4:	blmi	7f14ec <backup_type@@Base+0x7bcedc>
    68e8:	svclt	0x0008455d
    68ec:	stmdbls	r5, {r2, r4, r6, r8, sl, lr}
    68f0:	bl	d7ae4 <backup_type@@Base+0xa34d4>
    68f4:	ldmdbvs	sl, {r1, r2, r7, r9, sl}
    68f8:	svclt	0x000868b0
    68fc:	blx	a1172 <backup_type@@Base+0x6cb62>
    6900:	svclt	0x00080001
    6904:	andle	r6, sp, fp, lsr r0
    6908:			; <UNDEFINED> instruction: 0xf8134603
    690c:	bcs	291518 <backup_type@@Base+0x25cf08>
    6910:	bne	6fb104 <backup_type@@Base+0x6c6af4>
    6914:	andlt	r6, r9, fp, lsr r0
    6918:	svchi	0x00f0e8bd
    691c:	movwcs	r4, #2066	; 0x812
    6920:	ldrbtmi	r6, [r8], #-59	; 0xffffffc5
    6924:	pop	{r0, r3, ip, sp, pc}
    6928:			; <UNDEFINED> instruction: 0x26018ff0
    692c:	blmi	4008a0 <backup_type@@Base+0x3cc290>
    6930:	ldrbtmi	r0, [fp], #-132	; 0xffffff7c
    6934:	ldmdbne	sl, {r0, r1, r3, r4, r6, fp, sp, lr}
    6938:	ldmdavs	r3, {r3, r4, r8, fp, ip, lr}^
    693c:	eorsvs	r1, fp, fp, lsl sl
    6940:	pop	{r0, r3, ip, sp, pc}
    6944:	mcrls	15, 0, r8, cr3, cr0, {7}
    6948:			; <UNDEFINED> instruction: 0xf007e7cd
    694c:	svclt	0x0000fd9d
    6950:	muleq	r2, r6, r4
    6954:	andeq	r0, r0, r0, lsl r2
    6958:	muleq	r0, r0, r2
    695c:	andeq	fp, r2, r2, lsl #17
    6960:	muleq	r2, r8, r7
    6964:	andeq	fp, r2, ip, ror #15
    6968:	andeq	r8, r1, r6, lsr #12
    696c:	andeq	fp, r2, sl, lsr #15
    6970:	mvnsmi	lr, sp, lsr #18
    6974:	stmdavc	r3, {r8, sl, sp}
    6978:			; <UNDEFINED> instruction: 0xf04f4690
    697c:	blcs	b499ac <backup_type@@Base+0xb1539c>
    6980:	msreq	CPSR_fxc, #-1073741784	; 0xc0000028
    6984:			; <UNDEFINED> instruction: 0xf04fbf0c
    6988:			; <UNDEFINED> instruction: 0xf04f3eff
    698c:			; <UNDEFINED> instruction: 0xf0130e01
    6990:	svclt	0x000c0ffd
    6994:	strtmi	r2, [fp], -r1, lsl #6
    6998:	stclpl	8, cr1, [r3], {199}	; 0xc7
    699c:	blx	315666 <backup_type@@Base+0x2e1056>
    69a0:	blcs	2839bc <backup_type@@Base+0x24f3ac>
    69a4:			; <UNDEFINED> instruction: 0xf60efb03
    69a8:	streq	lr, [r6, #-2820]	; 0xfffff4fc
    69ac:	adcmi	sp, ip, #1179648	; 0x120000
    69b0:	strcs	fp, [r0], #-4052	; 0xfffff02c
    69b4:	bl	fed0f9c0 <backup_type@@Base+0xfecdb3b0>
    69b8:			; <UNDEFINED> instruction: 0xd1137fd6
    69bc:	svccc	0x0001f817
    69c0:	mvnle	r2, r0, lsl #22
    69c4:	smlabbeq	r1, r1, r0, pc	; <UNPREDICTABLE>
    69c8:	bicsvc	lr, r5, #69632	; 0x11000
    69cc:			; <UNDEFINED> instruction: 0x4628d112
    69d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    69d4:	mcr2	0, 0, pc, cr0, cr2, {0}	; <UNPREDICTABLE>
    69d8:	strmi	r4, [r2], -r1, asr #12
    69dc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    69e0:	blx	bc2a06 <backup_type@@Base+0xb8e3f6>
    69e4:	ldc2l	0, cr15, [r8, #72]!	; 0x48
    69e8:	strmi	r4, [r2], -r1, asr #12
    69ec:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    69f0:	blx	9c2a16 <backup_type@@Base+0x98e406>
    69f4:	ldc2l	0, cr15, [r0, #72]!	; 0x48
    69f8:	strmi	r4, [r2], -r1, asr #12
    69fc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    6a00:	blx	7c2a26 <backup_type@@Base+0x78e416>
    6a04:	andeq	r5, r1, sl, ror r8
    6a08:	andeq	r5, r1, r2, lsl #17
    6a0c:	andeq	r5, r1, r6, lsl #17
    6a10:			; <UNDEFINED> instruction: 0x4604b510
    6a14:			; <UNDEFINED> instruction: 0xf7fc6800
    6a18:	svcvs	0x0020e87e
    6a1c:			; <UNDEFINED> instruction: 0x4010e8bd
    6a20:	ldmdalt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a24:			; <UNDEFINED> instruction: 0x460e4b15
    6a28:	ldrbtmi	r4, [fp], #-3093	; 0xfffff3eb
    6a2c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    6a30:	addlt	fp, r2, r0, lsl #11
    6a34:	cmplt	r9, fp, lsl r8
    6a38:	tstcs	r1, r2, lsl sp
    6a3c:	stmdbpl	r4!, {r1, r4, r9, fp, lr}^
    6a40:	movwls	r4, #1146	; 0x47a
    6a44:			; <UNDEFINED> instruction: 0xf7fc6823
    6a48:			; <UNDEFINED> instruction: 0x4630ea32
    6a4c:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a50:	tstcs	r1, lr, lsl #20
    6a54:	strmi	r4, [r5], -lr, lsl #24
    6a58:	svcmi	0x000e447a
    6a5c:	b	9c4a54 <backup_type@@Base+0x990444>
    6a60:	ldrbtmi	r4, [ip], #-2829	; 0xfffff4f3
    6a64:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
    6a68:	tstcs	r1, sl, lsr r6
    6a6c:			; <UNDEFINED> instruction: 0xf7fc4628
    6a70:			; <UNDEFINED> instruction: 0xf854ea1e
    6a74:	blcs	1668c <__assert_fail@plt+0x13624>
    6a78:			; <UNDEFINED> instruction: 0xe7e6d1f6
    6a7c:	ldrdeq	fp, [r2], -r6
    6a80:	muleq	r2, ip, r2
    6a84:	andeq	r0, r0, r0, lsl #6
    6a88:	andeq	r5, r1, r8, ror #16
    6a8c:	andeq	r5, r1, ip, ror r8
    6a90:	andeq	sl, r2, r6, ror #12
    6a94:	andeq	r7, r1, r8, lsr sp
    6a98:	andeq	r5, r1, r2, lsr r8
    6a9c:	ldcmi	13, cr4, [pc], {30}
    6aa0:	mrcmi	4, 0, r4, cr15, cr13, {3}
    6aa4:	addlt	fp, lr, r0, lsl #11
    6aa8:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
    6aac:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6ab0:	stmdavs	r4!, {r0, r1, r2, r3, r4, r9, sl, lr}
    6ab4:			; <UNDEFINED> instruction: 0xf04f940d
    6ab8:	strmi	r0, [r5], -r0, lsl #8
    6abc:			; <UNDEFINED> instruction: 0x46324614
    6ac0:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    6ac4:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    6ac8:	ldrle	r0, [r6], #-2011	; 0xfffff825
    6acc:	blx	ff1c2aea <backup_type@@Base+0xff18e4da>
    6ad0:	stmdage	r1, {r1, r6, r8, fp, ip}
    6ad4:	movweq	lr, #27457	; 0x6b41
    6ad8:	blx	1cc2afc <backup_type@@Base+0x1c8e4ec>
    6adc:			; <UNDEFINED> instruction: 0xf0054605
    6ae0:	stmdbne	r2, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6ae4:	bl	1070b08 <backup_type@@Base+0x103c4f8>
    6ae8:			; <UNDEFINED> instruction: 0xf0070307
    6aec:	strtmi	pc, [r9], -r9, ror #20
    6af0:	stmdami	sp, {r1, r9, sl, lr}
    6af4:			; <UNDEFINED> instruction: 0xf0074478
    6af8:			; <UNDEFINED> instruction: 0xf001faa3
    6afc:			; <UNDEFINED> instruction: 0x4639fdb5
    6b00:	strtmi	r4, [r0], -r0, lsl #13
    6b04:	ldc2	0, cr15, [r0, #4]!
    6b08:	strmi	r4, [r2], -r1, asr #12
    6b0c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    6b10:	stc2l	0, cr15, [r0, #-28]	; 0xffffffe4
    6b14:	svclt	0x0000e7da
    6b18:	andeq	fp, r2, r8, lsr #4
    6b1c:	andeq	r0, r0, r0, asr r2
    6b20:	andeq	fp, r2, lr, lsl r2
    6b24:	andeq	r0, r0, ip, ror #4
    6b28:	andeq	r5, r1, r0, lsr r8
    6b2c:	strdeq	r5, [r1], -r6
    6b30:	addlt	fp, r4, r0, ror r5
    6b34:	ldrmi	r4, [r0], -r6, lsl #12
    6b38:	tstls	r3, r5, lsl r6
    6b3c:	ldc2	0, cr15, [r0, #-4]!
    6b40:	strtmi	r4, [r8], -r4, lsl #12
    6b44:	blx	fe8c2b62 <backup_type@@Base+0xfe88e552>
    6b48:	cmplt	r4, r3, lsl #22
    6b4c:	bmi	2330f4 <backup_type@@Base+0x1feae4>
    6b50:	stmib	sp, {r0, r8, sp}^
    6b54:	ldrtmi	r4, [r0], -r0
    6b58:			; <UNDEFINED> instruction: 0xf7fc447a
    6b5c:	andlt	lr, r4, r8, lsr #19
    6b60:	stcmi	13, cr11, [r4], {112}	; 0x70
    6b64:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
    6b68:	stmdami	r3, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    6b6c:			; <UNDEFINED> instruction: 0xe7ee4478
    6b70:	andeq	r5, r1, r4, lsl r8
    6b74:	andeq	r5, r1, ip, lsr r5
    6b78:	ldrdeq	r8, [r1], -ip
    6b7c:	mvnsmi	lr, sp, lsr #18
    6b80:	stmdami	r3!, {r7, r9, sl, lr}
    6b84:	stmdbmi	r3!, {r4, r7, ip, sp, pc}
    6b88:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
    6b8c:	stmdapl	r1, {r1, r2, r4, r8, r9, sl, sp, lr}^
    6b90:	tstls	pc, r9, lsl #16
    6b94:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6b98:	tsteq	r7, r6, asr sl
    6b9c:	svccs	0x0000d01f
    6ba0:	cdpcs	15, 0, cr11, cr1, cr8, {0}
    6ba4:	stmdage	r3, {r1, r3, r5, ip, lr, pc}
    6ba8:	blx	2c2bcc <backup_type@@Base+0x28e5bc>
    6bac:			; <UNDEFINED> instruction: 0x463b4632
    6bb0:	stmdage	r9, {r2, r9, sl, lr}
    6bb4:	blx	142bd8 <backup_type@@Base+0x10e5c8>
    6bb8:			; <UNDEFINED> instruction: 0x46234a17
    6bbc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6bc0:	strbmi	r9, [r0], -r0
    6bc4:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bc8:	blmi	499420 <backup_type@@Base+0x464e10>
    6bcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6bd0:	blls	3e0c40 <backup_type@@Base+0x3ac630>
    6bd4:	tstle	r8, sl, asr r0
    6bd8:	pop	{r4, ip, sp, pc}
    6bdc:			; <UNDEFINED> instruction: 0xf11281f0
    6be0:	stmdage	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    6be4:	mvnscc	pc, #-1073741808	; 0xc0000010
    6be8:			; <UNDEFINED> instruction: 0xf9eaf007
    6bec:	tstcs	r1, ip, lsl #20
    6bf0:			; <UNDEFINED> instruction: 0x4603447a
    6bf4:			; <UNDEFINED> instruction: 0xf7fc4640
    6bf8:	ubfx	lr, sl, #18, #6
    6bfc:			; <UNDEFINED> instruction: 0xf007a809
    6c00:			; <UNDEFINED> instruction: 0x4641f9df
    6c04:	b	44bfc <backup_type@@Base+0x105ec>
    6c08:			; <UNDEFINED> instruction: 0xf7fbe7de
    6c0c:	svclt	0x0000efd4
    6c10:	andeq	fp, r2, r0, asr #2
    6c14:	andeq	r0, r0, r0, asr r2
    6c18:	andeq	r5, r1, r2, asr #15
    6c1c:	strdeq	fp, [r2], -ip
    6c20:	andeq	r5, r1, r8, lsl #15
    6c24:	mvnsmi	lr, sp, lsr #18
    6c28:	mulspl	ip, sp, r8
    6c2c:	ldmib	r2, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    6c30:	strcc	r6, [r1, -ip, lsl #14]
    6c34:			; <UNDEFINED> instruction: 0xf1b6bf08
    6c38:	strdle	r3, [sp], -pc	; <UNPREDICTABLE>
    6c3c:	pop	{r0, r1, r2, r8, sl, ip, pc}
    6c40:			; <UNDEFINED> instruction: 0xf00841f0
    6c44:	stmdblt	sp, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, pc}
    6c48:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6c4c:	andcs	r4, r1, #17825792	; 0x1100000
    6c50:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6c54:	stclt	0, cr15, [sl, #28]!
    6c58:	vqdmulh.s<illegal width 8>	d20, d0, d4
    6c5c:	stmdbmi	r4, {r0, r4, r6, r9, ip, sp, lr}
    6c60:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    6c64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6c68:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c6c:	andeq	r6, r1, r6, asr ip
    6c70:	andeq	r5, r1, r4, lsr #14
    6c74:	andeq	r5, r1, sl, lsr #14
    6c78:	stmdbmi	r6, {r0, r2, r6, r8, r9, fp, lr}^
    6c7c:	ldrbtmi	r4, [fp], #-2630	; 0xfffff5ba
    6c80:	push	{r0, r3, r4, r5, r6, sl, lr}
    6c84:			; <UNDEFINED> instruction: 0xb0934ff0
    6c88:			; <UNDEFINED> instruction: 0xf10d588a
    6c8c:	ldmdavs	r9, {r3, r5, r8, fp}^
    6c90:	strbmi	r4, [lr], -r5, lsl #12
    6c94:	ldmdavs	r2, {r3, r6, r9, sl, lr}
    6c98:			; <UNDEFINED> instruction: 0xf04f9211
    6c9c:			; <UNDEFINED> instruction: 0xf10d0200
    6ca0:	stmdavs	fp, {r2, r3, fp}
    6ca4:	beq	3030e0 <backup_type@@Base+0x2cead0>
    6ca8:			; <UNDEFINED> instruction: 0xf04f4644
    6cac:	vldrvs	d0, [fp, #-4]
    6cb0:	mcrgt	7, 0, r4, cr15, cr8, {4}
    6cb4:	ldm	r6, {r0, r1, r2, r3, sl, lr, pc}
    6cb8:	stm	r4, {r0, r1, r2}
    6cbc:	andcs	r0, r0, #7
    6cc0:	strbmi	r9, [r9], -r3, lsl #22
    6cc4:	ldcvs	6, cr4, [fp, #256]	; 0x100
    6cc8:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    6ccc:	stcls	0, cr13, [sl], {74}	; 0x4a
    6cd0:			; <UNDEFINED> instruction: 0xf88d4651
    6cd4:			; <UNDEFINED> instruction: 0xf894b00b
    6cd8:			; <UNDEFINED> instruction: 0x46226078
    6cdc:			; <UNDEFINED> instruction: 0xf8526f23
    6ce0:	strls	r0, [r1], -r8, lsl #22
    6ce4:	strls	r6, [r0], -r6, ror #30
    6ce8:			; <UNDEFINED> instruction: 0xff9cf7ff
    6cec:	tstlt	fp, r3, lsr #30
    6cf0:	mulcc	fp, sp, r8
    6cf4:	teqle	r1, r0, lsl #22
    6cf8:	rscle	r2, r0, r0, lsl #26
    6cfc:			; <UNDEFINED> instruction: 0x6700e9d5
    6d00:	movwcs	lr, #10708	; 0x29d4
    6d04:	svclt	0x0008429f
    6d08:			; <UNDEFINED> instruction: 0xd1d84296
    6d0c:	tstcs	r8, #3489792	; 0x354000
    6d10:			; <UNDEFINED> instruction: 0x011ae9d4
    6d14:	svclt	0x0008428b
    6d18:	bicsle	r4, r0, r2, lsl #5
    6d1c:	ldrbtmi	r4, [sp], #-3359	; 0xfffff2e1
    6d20:	tstcs	r0, r8, ror #16
    6d24:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
    6d28:	stmdavs	fp!, {r3, r4, r7, r8, r9, sl, lr}^
    6d2c:	ldmdavs	sl, {r8, sp}
    6d30:	ldrmi	r4, [r8], -r4, lsl #12
    6d34:			; <UNDEFINED> instruction: 0x47986c53
    6d38:	adcmi	r9, r3, #10240	; 0x2800
    6d3c:	blls	fb504 <backup_type@@Base+0xc6ef4>
    6d40:	ldclvs	6, cr4, [fp, #256]	; 0x100
    6d44:	bmi	598bac <backup_type@@Base+0x56459c>
    6d48:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    6d4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d50:	subsmi	r9, sl, r1, lsl fp
    6d54:	andslt	sp, r3, sl, lsl r1
    6d58:	svchi	0x00f0e8bd
    6d5c:			; <UNDEFINED> instruction: 0xf0066820
    6d60:			; <UNDEFINED> instruction: 0xe7c9fb37
    6d64:	strbmi	r9, [r0], -r3, lsl #22
    6d68:			; <UNDEFINED> instruction: 0x47986ddb
    6d6c:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    6d70:	and	r6, r4, ip, asr r8
    6d74:	tstcs	r0, r3, lsr #16
    6d78:	mrrcvs	6, 2, r4, fp, cr0
    6d7c:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    6d80:	ldmvs	fp, {r5, r9, sl, lr}
    6d84:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    6d88:			; <UNDEFINED> instruction: 0xe7dcd1f4
    6d8c:	svc	0x0012f7fb
    6d90:	andeq	fp, r2, r2, lsl #9
    6d94:	andeq	fp, r2, r8, asr #32
    6d98:	andeq	r0, r0, r0, asr r2
    6d9c:	andeq	fp, r2, r2, ror #7
    6da0:	andeq	sl, r2, lr, ror pc
    6da4:	muleq	r2, r2, r3
    6da8:	tstcs	r1, r8, lsr r5
    6dac:			; <UNDEFINED> instruction: 0x4c224a21
    6db0:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    6db4:	andsvc	r4, r1, #124, 8	; 0x7c000000
    6db8:	stmdavc	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6dbc:	blmi	835450 <backup_type@@Base+0x800e40>
    6dc0:	stmdavc	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    6dc4:			; <UNDEFINED> instruction: 0xd12d2b00
    6dc8:	stmiapl	r5!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    6dcc:	bllt	2e4e80 <backup_type@@Base+0x2b0870>
    6dd0:	stmiapl	r5!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    6dd4:	stmiblt	fp!, {r0, r1, r3, r5, fp, ip, sp, lr}
    6dd8:	ldrbtmi	r4, [ip], #-3100	; 0xfffff3e4
    6ddc:	ldmdblt	fp, {r0, r1, r5, r6, r9, fp, ip, sp, lr}^
    6de0:	ldrhtmi	lr, [r8], -sp
    6de4:	strb	r2, [r7, -r0]
    6de8:	stmiapl	r3!, {r0, r3, r4, r8, r9, fp, lr}^
    6dec:			; <UNDEFINED> instruction: 0xf0066818
    6df0:	movwcs	pc, #2799	; 0xaef	; <UNPREDICTABLE>
    6df4:	strb	r7, [r2, fp, lsr #32]!
    6df8:			; <UNDEFINED> instruction: 0xf00668e0
    6dfc:	movwcs	pc, #2793	; 0xae9	; <UNPREDICTABLE>
    6e00:	strb	r7, [sp, r3, ror #4]!
    6e04:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    6e08:			; <UNDEFINED> instruction: 0xf0066818
    6e0c:	movwcs	pc, #2785	; 0xae1	; <UNPREDICTABLE>
    6e10:	strb	r7, [r1, fp, lsr #32]!
    6e14:	stmiapl	r3!, {r4, r8, r9, fp, lr}^
    6e18:			; <UNDEFINED> instruction: 0xf0066818
    6e1c:	movwcs	pc, #2777	; 0xad9	; <UNPREDICTABLE>
    6e20:	ldrb	r7, [r5, fp, lsr #32]
    6e24:	stmiapl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    6e28:			; <UNDEFINED> instruction: 0xf0066818
    6e2c:	movwcs	pc, #2769	; 0xad1	; <UNPREDICTABLE>
    6e30:	strb	r7, [r9, fp, lsr #32]
    6e34:	andeq	fp, r2, lr, asr #6
    6e38:	andeq	sl, r2, r4, lsl pc
    6e3c:	andeq	r0, r0, ip, lsl r2
    6e40:	andeq	r0, r0, r4, lsl #6
    6e44:	andeq	r0, r0, r4, lsr #4
    6e48:	ldrdeq	r0, [r0], -r4
    6e4c:	andeq	fp, r2, r6, lsr #6
    6e50:	andeq	r0, r0, r4, lsr r2
    6e54:	andeq	r0, r0, ip, asr #4
    6e58:	andeq	r0, r0, r4, lsl #5
    6e5c:	andeq	r0, r0, r8, lsr #6
    6e60:			; <UNDEFINED> instruction: 0x4617b5f0
    6e64:	addslt	r4, sp, r1, lsr #20
    6e68:	strmi	r4, [r6], -r1, lsr #22
    6e6c:			; <UNDEFINED> instruction: 0x460c447a
    6e70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e74:			; <UNDEFINED> instruction: 0xf04f931b
    6e78:	teqlt	r1, #0, 6
    6e7c:			; <UNDEFINED> instruction: 0xf0122078
    6e80:	strmi	pc, [r5], -r7, lsr #31
    6e84:			; <UNDEFINED> instruction: 0xf0134630
    6e88:	strtmi	pc, [fp], -pc, ror #16
    6e8c:	rsbcs	r4, r8, #34603008	; 0x2100000
    6e90:	bleq	244fa4 <backup_type@@Base+0x210994>
    6e94:			; <UNDEFINED> instruction: 0xf7fb4618
    6e98:	blmi	5c2830 <backup_type@@Base+0x58e220>
    6e9c:			; <UNDEFINED> instruction: 0xf8854629
    6ea0:	ldrbtmi	r7, [fp], #-112	; 0xffffff90
    6ea4:	stmdavs	r3, {r3, r4, r8, fp, sp, lr}
    6ea8:			; <UNDEFINED> instruction: 0x47986b1b
    6eac:	strtmi	fp, [r0], -r0, ror #3
    6eb0:			; <UNDEFINED> instruction: 0xf0072102
    6eb4:	bmi	445400 <backup_type@@Base+0x410df0>
    6eb8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    6ebc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ec0:	subsmi	r9, sl, fp, lsl fp
    6ec4:	andslt	sp, sp, lr, lsl #2
    6ec8:			; <UNDEFINED> instruction: 0x466cbdf0
    6ecc:			; <UNDEFINED> instruction: 0xf0084621
    6ed0:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    6ed4:	stmdbmi	r9, {r1, r4, r6, r7, ip, lr, pc}
    6ed8:	stmdami	r9, {r1, r4, r5, r9, sl, lr}
    6edc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6ee0:			; <UNDEFINED> instruction: 0xf97af007
    6ee4:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6ee8:			; <UNDEFINED> instruction: 0xf8e2f007
    6eec:	andeq	sl, r2, ip, asr lr
    6ef0:	andeq	r0, r0, r0, asr r2
    6ef4:	andeq	fp, r2, lr, asr r2
    6ef8:	andeq	sl, r2, lr, lsl #28
    6efc:	muleq	r1, r4, r2
    6f00:	andeq	r5, r1, sl, asr #9
    6f04:	ldrbmi	lr, [r0, sp, lsr #18]!
    6f08:	stcmi	6, cr4, [r7, #-120]!	; 0xffffff88
    6f0c:			; <UNDEFINED> instruction: 0xf8dd4604
    6f10:	ldrbtmi	sl, [sp], #-32	; 0xffffffe0
    6f14:	mlals	r4, sp, r8, pc	; <UNPREDICTABLE>
    6f18:	eorsle	r2, ip, r0, lsl #16
    6f1c:	ldrmi	r4, [r0], pc, lsl #12
    6f20:			; <UNDEFINED> instruction: 0xf9acf005
    6f24:	blmi	8733ec <backup_type@@Base+0x83eddc>
    6f28:	ldmdavc	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6f2c:	blx	c42f3a <backup_type@@Base+0xc0e92a>
    6f30:	tstle	sl, r2, lsl #16
    6f34:			; <UNDEFINED> instruction: 0x46424633
    6f38:			; <UNDEFINED> instruction: 0x46204639
    6f3c:	eorls	pc, r4, sp, asr #17
    6f40:	eorge	pc, r0, sp, asr #17
    6f44:			; <UNDEFINED> instruction: 0x47f0e8bd
    6f48:	addcs	lr, r0, ip, ror #12
    6f4c:			; <UNDEFINED> instruction: 0xff40f012
    6f50:	strtmi	r4, [r0], -r5, lsl #12
    6f54:			; <UNDEFINED> instruction: 0xf808f013
    6f58:	strbmi	r4, [r1], -fp, lsr #12
    6f5c:			; <UNDEFINED> instruction: 0xf8432268
    6f60:	ldrmi	r0, [r8], -r8, lsl #22
    6f64:	ldcl	7, cr15, [ip, #1004]!	; 0x3ec
    6f68:			; <UNDEFINED> instruction: 0x4630b11e
    6f6c:			; <UNDEFINED> instruction: 0xfffcf012
    6f70:	blmi	3d8790 <backup_type@@Base+0x3a4180>
    6f74:	strvs	r4, [lr, -r9, lsr #12]!
    6f78:			; <UNDEFINED> instruction: 0xf8c5447b
    6f7c:			; <UNDEFINED> instruction: 0xf885a074
    6f80:	ldmdavs	r8, {r3, r4, r5, r6, ip, pc}^
    6f84:	blvs	6e0f98 <backup_type@@Base+0x6ac988>
    6f88:			; <UNDEFINED> instruction: 0xb1504798
    6f8c:	movwcs	fp, #271	; 0x10f
    6f90:	pop	{r0, r1, r3, r4, r5, ip, sp, lr}
    6f94:			; <UNDEFINED> instruction: 0x464a87f0
    6f98:	pop	{r0, r9, sl, lr}
    6f9c:			; <UNDEFINED> instruction: 0x461847f0
    6fa0:			; <UNDEFINED> instruction: 0xf007e75e
    6fa4:	svclt	0x0000f885
    6fa8:			; <UNDEFINED> instruction: 0x0002adb6
    6fac:	andeq	r0, r0, r4, lsl r2
    6fb0:	andeq	fp, r2, r8, lsl #3
    6fb4:	svcmi	0x00f0e92d
    6fb8:	ldcmi	0, cr11, [r2, #-532]!	; 0xfffffdec
    6fbc:	ldcmi	6, cr4, [r2], #-584	; 0xfffffdb8
    6fc0:	ldrbtmi	r4, [sp], #-1691	; 0xfffff965
    6fc4:	stmdbpl	ip!, {r0, r4, r5, r8, fp, lr}
    6fc8:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    6fcc:			; <UNDEFINED> instruction: 0xf04f9403
    6fd0:	cfstrsmi	mvf0, [pc], #-0	; 6fd8 <__assert_fail@plt+0x3f70>
    6fd4:	stmdbpl	r9, {r1, r3, r9, sl, lr}
    6fd8:	strmi	lr, [r0, #-2513]	; 0xfffff62f
    6fdc:	strmi	r9, [r2, #257]!	; 0x101
    6fe0:	blle	1157694 <backup_type@@Base+0x1123084>
    6fe4:	bl	1d5853c <backup_type@@Base+0x1d23f2c>
    6fe8:	svclt	0x00be030b
    6fec:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6ff0:			; <UNDEFINED> instruction: 0xf8d74607
    6ff4:	ble	b2affc <backup_type@@Base+0xaf69ec>
    6ff8:			; <UNDEFINED> instruction: 0xf04f3401
    6ffc:			; <UNDEFINED> instruction: 0xf1450200
    7000:	strbmi	r0, [r3], -r0, lsl #10
    7004:	strtmi	r4, [r9], -r0, lsr #12
    7008:	stc2	7, cr15, [sl], {255}	; 0xff
    700c:	strmi	r9, [r6], -r2, lsl #20
    7010:	ldmdbvc	fp!, {r1, r3, r4, r6, r7, r8, ip, sp, pc}
    7014:			; <UNDEFINED> instruction: 0x4649b933
    7018:			; <UNDEFINED> instruction: 0xf7fb200a
    701c:			; <UNDEFINED> instruction: 0x3001efb2
    7020:	bls	bb0d8 <backup_type@@Base+0x86ac8>
    7024:	tstcs	r1, fp, asr #12
    7028:			; <UNDEFINED> instruction: 0xf7fb4630
    702c:			; <UNDEFINED> instruction: 0xb328ee2c
    7030:			; <UNDEFINED> instruction: 0xf04f9802
    7034:	ldrtmi	r0, [r0], #-512	; 0xfffffe00
    7038:	stccc	8, cr15, [r1], {16}
    703c:			; <UNDEFINED> instruction: 0xf1a3717a
    7040:	blx	fecc7c70 <backup_type@@Base+0xfec93660>
    7044:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    7048:	strmi	r7, [fp, #315]!	; 0x13b
    704c:	strmi	fp, [r2, #3848]!	; 0xf08
    7050:	blls	7b7a0 <backup_type@@Base+0x47190>
    7054:	stmib	r3, {r0, sp}^
    7058:	bmi	398460 <backup_type@@Base+0x363e50>
    705c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    7060:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7064:	subsmi	r9, sl, r3, lsl #22
    7068:	andlt	sp, r5, sl, lsl #2
    706c:	svchi	0x00f0e8bd
    7070:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    7074:	blx	fe3c3098 <backup_type@@Base+0xfe38ea88>
    7078:	strb	r2, [lr, r0]!
    707c:	blx	3430a0 <backup_type@@Base+0x30ea90>
    7080:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    7084:	andeq	sl, r2, r6, lsl #26
    7088:	andeq	r0, r0, r0, asr r2
    708c:	andeq	sl, r2, r0, lsl #26
    7090:	andeq	r0, r0, r0, lsr r3
    7094:	andeq	sl, r2, sl, ror #24
    7098:	andeq	r5, r1, sl, asr r3
    709c:	strdlt	fp, [r1, -r0]!
    70a0:	stcpl	14, cr1, [r5, #-304]	; 0xfffffed0
    70a4:	svclt	0x00082d0a
    70a8:			; <UNDEFINED> instruction: 0xb12b4621
    70ac:	ldcpl	14, cr1, [r5, #-368]	; 0xfffffe90
    70b0:	svclt	0x00082d0a
    70b4:	stmiblt	r3, {r0, r1, r5, r9, sl, lr}^
    70b8:	bne	ff3f5584 <backup_type@@Base+0xff3c0f74>
    70bc:			; <UNDEFINED> instruction: 0xf787fab7
    70c0:			; <UNDEFINED> instruction: 0x4638097f
    70c4:			; <UNDEFINED> instruction: 0x4770bcf0
    70c8:	stccs	8, cr7, [r0], #-16
    70cc:	stccs	15, cr11, [r9], {24}
    70d0:	stfnep	f5, [r4], {44}	; 0x2c
    70d4:	strtmi	r3, [r0], -r1, lsl #18
    70d8:	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    70dc:	cfstrscs	mvf3, [r9, #-4]
    70e0:	stccs	15, cr11, [r0, #-96]!	; 0xffffffa0
    70e4:	blcs	3b4c4 <backup_type@@Base+0x6eb4>
    70e8:	ldmdavc	r4, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    70ec:	svclt	0x00182c09
    70f0:	svclt	0x000c2c20
    70f4:	strcs	r2, [r0, -r1, lsl #14]
    70f8:	stmdbcs	r0, {r0, r2, r3, ip, lr, pc}
    70fc:	strmi	sp, [r5], -r1, ror #1
    7100:			; <UNDEFINED> instruction: 0xf8153201
    7104:	adcmi	r6, r6, #1024	; 0x400
    7108:	blcc	7b87c <backup_type@@Base+0x4726c>
    710c:	strtmi	r3, [r8], -r1, lsl #18
    7110:	sbcsle	r2, r1, r0, lsl #22
    7114:	mrrcne	7, 14, lr, r4, cr9
    7118:	strtmi	r3, [r2], -r1, lsl #22
    711c:			; <UNDEFINED> instruction: 0xf814d0cc
    7120:	vstrcs	d5, [r9, #-4]
    7124:	stccs	15, cr11, [r0, #-96]!	; 0xffffffa0
    7128:			; <UNDEFINED> instruction: 0xe7c5d0f6
    712c:	strb	r2, [r8, r0, lsl #14]
    7130:	svcmi	0x00f0e92d
    7134:	bmi	1058998 <backup_type@@Base+0x1024388>
    7138:	blmi	1058ba0 <backup_type@@Base+0x1024590>
    713c:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    7140:	cfmsub32ls	mvax4, mvfx4, mvfx0, mvfx9
    7144:	ldclne	8, cr5, [r4], #-844	; 0xfffffcb4
    7148:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    714c:			; <UNDEFINED> instruction: 0xf04f9305
    7150:	blls	447d58 <backup_type@@Base+0x413748>
    7154:	ldrdge	pc, [r8], #-141	; 0xffffff73
    7158:	streq	pc, [r0, #-323]	; 0xfffffebd
    715c:	blx	1343168 <backup_type@@Base+0x130eb58>
    7160:	ldrdlt	pc, [ip], #-141	; 0xffffff73
    7164:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    7168:	bl	fec18560 <backup_type@@Base+0xfebe3f50>
    716c:	movwls	r0, #778	; 0x30a
    7170:	movweq	lr, #47969	; 0xbb61
    7174:	ldmib	sp, {r0, r8, r9, ip, pc}^
    7178:	ldmibne	r7!, {r8, r9, sp}^
    717c:	stmdbeq	r8, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
    7180:			; <UNDEFINED> instruction: 0x41ab42a2
    7184:	blmi	c3dedc <backup_type@@Base+0xc098cc>
    7188:			; <UNDEFINED> instruction: 0x37fff117
    718c:	stmdaeq	r8, {r0, r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    7190:	ldmibcc	pc!, {r0, r3, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7194:	ldmvc	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    7198:	beq	4435d4 <backup_type@@Base+0x40efc4>
    719c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    71a0:	ldrmi	r9, [fp], r2, lsl #14
    71a4:			; <UNDEFINED> instruction: 0xf001e017
    71a8:	strtmi	pc, [r9], -r7, ror #20
    71ac:	andls	r9, r3, r4, lsl #30
    71b0:			; <UNDEFINED> instruction: 0xf0014620
    71b4:			; <UNDEFINED> instruction: 0x4639fa51
    71b8:	strmi	r9, [r3], -r3, lsl #20
    71bc:			; <UNDEFINED> instruction: 0xf7ff4630
    71c0:	strmi	pc, [r7], -sp, ror #30
    71c4:	ldmib	sp, {r3, r4, r5, r8, r9, ip, sp, pc}^
    71c8:	strcc	r2, [r1], #-768	; 0xfffffd00
    71cc:	streq	pc, [r0, #-325]	; 0xfffffebb
    71d0:			; <UNDEFINED> instruction: 0x41ab42a2
    71d4:	blls	bde8c <backup_type@@Base+0x8987c>
    71d8:	ldmdbne	r8, {r1, r6, r9, sl, lr}
    71dc:	bl	1258b30 <backup_type@@Base+0x1224520>
    71e0:			; <UNDEFINED> instruction: 0xf7ff0105
    71e4:			; <UNDEFINED> instruction: 0xf89bfb1d
    71e8:	strtmi	r7, [r9], -r0
    71ec:	strtmi	r4, [r0], -r6, lsl #12
    71f0:	bicsle	r2, r8, r0, lsl #30
    71f4:	blx	c43200 <backup_type@@Base+0xc0ebf0>
    71f8:	addmi	r9, r8, #4, 18	; 0x10000
    71fc:	tstle	sl, r3
    7200:	strtmi	r4, [r0], -r9, lsr #12
    7204:	blx	e43210 <backup_type@@Base+0xe0ec00>
    7208:	strmi	r9, [r1], -r3, lsl #20
    720c:			; <UNDEFINED> instruction: 0xf7fb4630
    7210:	stmdacs	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    7214:	ssatmi	sp, #28, r7, asr #1
    7218:	blmi	259a50 <backup_type@@Base+0x225440>
    721c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7220:	blls	161290 <backup_type@@Base+0x12cc80>
    7224:	qaddle	r4, sl, r6
    7228:	andlt	r4, r7, r8, asr r6
    722c:	svchi	0x00f0e8bd
    7230:	bleq	83374 <backup_type@@Base+0x4ed64>
    7234:			; <UNDEFINED> instruction: 0xf7fbe7f0
    7238:	svclt	0x0000ecbe
    723c:	andeq	sl, r2, sl, lsl #23
    7240:	andeq	r0, r0, r0, asr r2
    7244:	andeq	sl, r2, r0, ror #22
    7248:	andeq	r0, r0, r8, ror r2
    724c:	andeq	sl, r2, ip, lsr #21
    7250:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7254:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7258:	push	{r1, r3, r4, r5, r6, sl, lr}
    725c:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    7260:			; <UNDEFINED> instruction: 0x460658d3
    7264:			; <UNDEFINED> instruction: 0xf8df460f
    7268:	ldmdavs	fp, {r3, r5, r6, sl, pc}
    726c:			; <UNDEFINED> instruction: 0xf04f932b
    7270:			; <UNDEFINED> instruction: 0xf0010300
    7274:			; <UNDEFINED> instruction: 0xf8dff9b9
    7278:	ldrbtmi	r3, [r8], #1116	; 0x45c
    727c:	tstls	r9, r8
    7280:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7284:	strmi	lr, [r8, #-2525]	; 0xfffff623
    7288:	andcc	lr, r0, #3555328	; 0x364000
    728c:	beq	101ee4 <backup_type@@Base+0xcd8d4>
    7290:	bleq	c1fac <backup_type@@Base+0x8d99c>
    7294:			; <UNDEFINED> instruction: 0xf9b0f001
    7298:	smlabteq	sl, sp, r9, lr
    729c:	movwcs	lr, #43485	; 0xa9dd
    72a0:			; <UNDEFINED> instruction: 0xf0004313
    72a4:			; <UNDEFINED> instruction: 0xf8df80e6
    72a8:			; <UNDEFINED> instruction: 0xf8583430
    72ac:	ldmib	r3, {r0, r1, ip, sp}^
    72b0:	sfmne	f1, 2, [fp], {-0}
    72b4:	andsne	lr, sl, #3358720	; 0x334000
    72b8:	andeq	pc, r0, #-2147483632	; 0x80000010
    72bc:	movweq	lr, #15290	; 0x3bba
    72c0:	bl	1aebf08 <backup_type@@Base+0x1ab78f8>
    72c4:	tstls	r1, #134217728	; 0x8000000
    72c8:	tstcs	r0, #3620864	; 0x374000
    72cc:	bl	1cd881c <backup_type@@Base+0x1ca420c>
    72d0:	vsubw.s8	q0, q0, d11
    72d4:	ldmib	sp, {r2, r3, r4, r6, r7, pc}^
    72d8:	stmib	sp, {r4, r8, r9, sp}^
    72dc:			; <UNDEFINED> instruction: 0xf0012304
    72e0:	stmib	sp, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
    72e4:			; <UNDEFINED> instruction: 0xf001010e
    72e8:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
    72ec:	tstls	r5, #939524096	; 0x38000000
    72f0:	ldrmi	r9, [r0], -ip
    72f4:	ldrmi	r9, [sl], -sp, lsl #2
    72f8:	strcc	lr, [ip], #-2525	; 0xfffff623
    72fc:	addsmi	r4, r8, #4046848	; 0x3dc000
    7300:	movweq	lr, #19314	; 0x4b72
    7304:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    7308:	ldrmi	r3, [r8], -ip, lsl #8
    730c:	ldmib	sp, {r0, r1, r5, r9, sl, lr}^
    7310:	svclt	0x00b8450e
    7314:	bl	52bf70 <backup_type@@Base+0x4f7960>
    7318:	blls	54ab38 <backup_type@@Base+0x516528>
    731c:			; <UNDEFINED> instruction: 0x0c07eb45
    7320:	strmi	lr, [ip, #-2525]	; 0xfffff623
    7324:	vmoveq.16	d16[0], lr
    7328:	andcs	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    732c:			; <UNDEFINED> instruction: 0x0c03eb6c
    7330:	bl	114d9d0 <backup_type@@Base+0x11193c0>
    7334:	bne	c48f58 <backup_type@@Base+0xc14948>
    7338:	movweq	lr, #15207	; 0x3b67
    733c:	movwls	r9, #28934	; 0x7106
    7340:	strmi	lr, [sl, #-2525]	; 0xfffff623
    7344:			; <UNDEFINED> instruction: 0x6706e9dd
    7348:	movwcs	lr, #2514	; 0x9d2
    734c:	bl	194e1d8 <backup_type@@Base+0x1919bc8>
    7350:	bne	1447374 <backup_type@@Base+0x1412d64>
    7354:	andeq	lr, r0, r3, ror #22
    7358:	tstls	r2, r1, lsl #2
    735c:	tsteq	r0, r0, asr #2	; <UNPREDICTABLE>
    7360:	ldmib	sp, {r0, r1, r4, r8, ip, pc}^
    7364:	stmdacs	r2, {r3, r8}
    7368:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    736c:			; <UNDEFINED> instruction: 0x2101bfb4
    7370:	b	44f778 <backup_type@@Base+0x41b168>
    7374:			; <UNDEFINED> instruction: 0xf04071dc
    7378:	stmib	sp, {r0, r2, r3, r4, r8, pc}^
    737c:	ldmib	sp, {r3, sl, fp, sp, lr, pc}^
    7380:	stmdacs	r0, {r3, r8}
    7384:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    7388:			; <UNDEFINED> instruction: 0x2000bfbe
    738c:	stmib	sp, {r8, sp}^
    7390:	ldmib	sp, {r3, r8}^
    7394:	stmdacs	r0, {r1, r2, r8}
    7398:	tsteq	r0, r1, ror r1	; <UNPREDICTABLE>
    739c:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    73a0:	bl	fec4bbf0 <backup_type@@Base+0xfec175e0>
    73a4:	tstls	r6, #671088640	; 0x28000000
    73a8:	movweq	lr, #47970	; 0xbb62
    73ac:	ldmib	sp, {r0, r1, r2, r4, r8, r9, ip, pc}^
    73b0:	mcrcs	7, 0, r6, cr0, cr6, {0}
    73b4:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    73b8:	addhi	pc, fp, r0, asr #5
    73bc:	strcc	lr, [r4], #-2525	; 0xfffff623
    73c0:			; <UNDEFINED> instruction: 0xf1742b00
    73c4:	vsubw.s8	q8, q0, d0
    73c8:	ldmib	sp, {r0, r1, r4, r5, r8, pc}^
    73cc:	strcs	r3, [r0, #-1046]	; 0xfffffbea
    73d0:	andsne	lr, r0, #3620864	; 0x374000
    73d4:	eorhi	pc, r8, sp, asr #17
    73d8:	ldrmi	r4, [lr], -fp, lsl #5
    73dc:	movweq	lr, #11124	; 0x2b74
    73e0:			; <UNDEFINED> instruction: 0xf8cd4627
    73e4:			; <UNDEFINED> instruction: 0xf04f9030
    73e8:	ldmib	sp, {sl}^
    73ec:	svclt	0x00bc8916
    73f0:	ldrmi	r4, [r7], -lr, lsl #12
    73f4:	ldmib	sp, {r2, r3, sp, lr, pc}^
    73f8:	adcmi	r2, r2, #4, 6	; 0x10000000
    73fc:	vaddw.s8	q2, q8, d27
    7400:	strcc	r8, [r1], #-170	; 0xffffff56
    7404:	streq	pc, [r0, #-325]	; 0xfffffebb
    7408:	bl	1dd7ea8 <backup_type@@Base+0x1da3898>
    740c:	blle	16c8028 <backup_type@@Base+0x1693a18>
    7410:	bl	1e58a98 <backup_type@@Base+0x1e24488>
    7414:	blle	ffb88030 <backup_type@@Base+0xffb53a20>
    7418:	movwcs	lr, #27101	; 0x69dd
    741c:	ldrdeq	lr, [r8, -sp]
    7420:	movwcs	lr, #10701	; 0x29cd
    7424:	stmib	sp, {r1, r5, r9, sl, lr}^
    7428:	strtmi	r0, [fp], -r0, lsl #2
    742c:			; <UNDEFINED> instruction: 0x46594650
    7430:	mrc2	7, 3, pc, cr14, cr15, {7}
    7434:	sbcsle	r2, lr, r0, lsl #16
    7438:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    743c:	stmib	sp, {r3, r5, r7, r8, fp, lr}^
    7440:			; <UNDEFINED> instruction: 0xf8dd4518
    7444:			; <UNDEFINED> instruction: 0xf8589030
    7448:	ldmib	r9, {r0, ip}^
    744c:	stmdavs	r9, {r8, r9, sp}
    7450:			; <UNDEFINED> instruction: 0xf10007c8
    7454:	ldmdbls	r8, {r0, r1, r3, r8, pc}
    7458:			; <UNDEFINED> instruction: 0xf8c9188a
    745c:	bls	64f464 <backup_type@@Base+0x61ae54>
    7460:	movweq	lr, #15170	; 0x3b42
    7464:	andcc	pc, r4, r9, asr #17
    7468:	bl	6ae0d4 <backup_type@@Base+0x679ac4>
    746c:	bl	12c9c78 <backup_type@@Base+0x1295668>
    7470:	bmi	fe70a084 <backup_type@@Base+0xfe6d5a74>
    7474:	ldrbtmi	r4, [sl], #-2965	; 0xfffff46b
    7478:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    747c:	subsmi	r9, sl, fp, lsr #22
    7480:	msrhi	CPSR_, r0, asr #32
    7484:			; <UNDEFINED> instruction: 0x46594650
    7488:	pop	{r0, r2, r3, r5, ip, sp, pc}
    748c:			; <UNDEFINED> instruction: 0xf11a8ff0
    7490:	movwls	r3, #17407	; 0x43ff
    7494:	mvnscc	pc, #-1073741806	; 0xc0000012
    7498:	str	r9, [r0, -r5, lsl #6]!
    749c:			; <UNDEFINED> instruction: 0x560ae9dd
    74a0:	ldrdeq	lr, [r4, -sp]
    74a4:	bl	18ce1fc <backup_type@@Base+0x1899bec>
    74a8:	strcc	r0, [r1], #-1286	; 0xfffffafa
    74ac:	streq	pc, [r0, #-325]	; 0xfffffebb
    74b0:	movweq	lr, #19386	; 0x4bba
    74b4:	bl	1aec12c <backup_type@@Base+0x1ab7b1c>
    74b8:	tstls	sp, #335544320	; 0x14000000
    74bc:	tstcs	ip, #3620864	; 0x374000
    74c0:	bl	1c57f08 <backup_type@@Base+0x1c238f8>
    74c4:	ble	9080d8 <backup_type@@Base+0x8d3ac8>
    74c8:	beq	4360c <backup_type@@Base+0xeffc>
    74cc:	bleq	43610 <backup_type@@Base+0xf000>
    74d0:	bl	feec1414 <backup_type@@Base+0xfee8ce04>
    74d4:	tstls	r8, #67108864	; 0x4000000
    74d8:	movweq	lr, #11115	; 0x2b6b
    74dc:	ldmib	sp, {r0, r3, r4, r8, r9, ip, pc}^
    74e0:	ldmib	sp, {r1, r2, r4, r8, r9, sp}^
    74e4:	addmi	r0, r2, #16, 2
    74e8:	orrmi	r4, fp, pc, lsl r6
    74ec:	ldrcc	lr, [r8], #-2525	; 0xfffff623
    74f0:	svclt	0x00bc4616
    74f4:	strmi	r4, [r6], -pc, lsl #12
    74f8:	bl	1dd7f78 <backup_type@@Base+0x1da3968>
    74fc:	blle	ff8c8114 <backup_type@@Base+0xff893b04>
    7500:	eorhi	pc, r8, sp, asr #17
    7504:	eorsls	pc, r0, sp, asr #17
    7508:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
    750c:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7510:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    7514:	bl	fed0793c <backup_type@@Base+0xfecd332c>
    7518:	bl	1947d48 <backup_type@@Base+0x1913738>
    751c:	strcs	r0, [r0], -fp, lsl #6
    7520:	stmib	sp, {r8, r9, sl, sp}^
    7524:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
    7528:	ldrbmi	r0, [r0], -r0, lsl #2
    752c:			; <UNDEFINED> instruction: 0xf7ff4659
    7530:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    7534:			; <UNDEFINED> instruction: 0xf8d9d0c8
    7538:	strtmi	r3, [r2], r0
    753c:	ldmib	sp, {r0, r1, r3, r5, r7, r9, sl, lr}^
    7540:			; <UNDEFINED> instruction: 0xf8d9451c
    7544:	blne	6cf55c <backup_type@@Base+0x69af4c>
    7548:	andcc	pc, r0, r9, asr #17
    754c:	andeq	lr, r5, #100352	; 0x18800
    7550:	andcs	pc, r4, r9, asr #17
    7554:	ldmib	sp, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    7558:	ldmib	sp, {r1, r2, r8, r9, sp}^
    755c:	stmib	sp, {r3, r8}^
    7560:	rsbmi	r2, r2, #134217728	; 0x8000000
    7564:	smlabteq	r0, sp, r9, lr
    7568:	bl	1958eb0 <backup_type@@Base+0x19248a0>
    756c:	ldrbmi	r0, [r9], -r5, asr #6
    7570:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    7574:			; <UNDEFINED> instruction: 0xf43f2800
    7578:			; <UNDEFINED> instruction: 0xf8ddaf44
    757c:	ldmdbmi	r8, {r3, r5, pc}^
    7580:	ldrmi	lr, [r8, #-2509]	; 0xfffff633
    7584:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
    7588:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    758c:	movwcs	lr, #2521	; 0x9d9
    7590:	strbeq	r6, [r9, r9, lsl #16]
    7594:	ldmdbls	r8, {r0, r4, r6, sl, ip, lr, pc}
    7598:			; <UNDEFINED> instruction: 0xf8c91a52
    759c:	bls	64f5a4 <backup_type@@Base+0x61af94>
    75a0:	movweq	lr, #11107	; 0x2b63
    75a4:	andcc	pc, r4, r9, asr #17
    75a8:	bl	feeae214 <backup_type@@Base+0xfee79c04>
    75ac:	bl	1ac9db8 <backup_type@@Base+0x1a957a8>
    75b0:	ldrb	r0, [lr, -r3, lsl #22]
    75b4:	ldrdeq	lr, [r6, -sp]
    75b8:			; <UNDEFINED> instruction: 0xf1712800
    75bc:	blle	1b879c4 <backup_type@@Base+0x1b533b4>
    75c0:	strcc	lr, [lr], #-2525	; 0xfffff623
    75c4:	andsne	lr, sl, #3620864	; 0x374000
    75c8:	bl	1d17ffc <backup_type@@Base+0x1ce39ec>
    75cc:			; <UNDEFINED> instruction: 0xf6ff0302
    75d0:	movwcs	sl, #8059	; 0x1f7b
    75d4:	streq	lr, [sl, #-2995]	; 0xfffff44d
    75d8:	tstcs	r2, #3620864	; 0x374000
    75dc:	streq	pc, [r0], #-79	; 0xffffffb1
    75e0:	streq	lr, [fp], #-2916	; 0xfffff49c
    75e4:			; <UNDEFINED> instruction: 0xf1732a01
    75e8:			; <UNDEFINED> instruction: 0xf6ff0300
    75ec:	ldmib	sp, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    75f0:	ldrbmi	r2, [r0], -r6, lsl #6
    75f4:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
    75f8:	andcs	r2, r0, #134217728	; 0x8000000
    75fc:	stmib	sp, {r8, r9, sp}^
    7600:	strtmi	r2, [sl], -r0, lsl #6
    7604:			; <UNDEFINED> instruction: 0xf7ff4623
    7608:	stmdacs	r0, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    760c:	svcge	0x005cf43f
    7610:	ldrdcc	pc, [r0], -r9
    7614:	beq	83758 <backup_type@@Base+0x4f148>
    7618:	ldrdcs	pc, [r4], -r9
    761c:	bleq	43760 <backup_type@@Base+0xf150>
    7620:			; <UNDEFINED> instruction: 0xf8c9195b
    7624:	bl	111362c <backup_type@@Base+0x10df01c>
    7628:			; <UNDEFINED> instruction: 0xf8c90202
    762c:	str	r2, [r0, -r4]!
    7630:	ldrcc	lr, [r0], #-2525	; 0xfffff623
    7634:	ldrcc	lr, [r8], #-2509	; 0xfffff633
    7638:	ldmdage	pc, {r0, r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    763c:	stc2l	0, cr15, [r0], {6}
    7640:			; <UNDEFINED> instruction: 0xf8d99918
    7644:			; <UNDEFINED> instruction: 0xf8d92000
    7648:	bne	1493660 <backup_type@@Base+0x145f050>
    764c:	bl	18edab8 <backup_type@@Base+0x18b94a8>
    7650:	andls	r0, r4, r1, lsl #6
    7654:			; <UNDEFINED> instruction: 0xf006a825
    7658:	stmdbls	r4, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    765c:	stmdami	r2!, {r1, r9, sl, lr}
    7660:			; <UNDEFINED> instruction: 0xf0064478
    7664:	ldmib	r9, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    7668:	ldr	r2, [r4, r0, lsl #6]
    766c:			; <UNDEFINED> instruction: 0xf006a81f
    7670:	ldmdbls	r8, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    7674:	ldrdcs	pc, [r0], -r9
    7678:	ldrdcc	pc, [r4], -r9
    767c:	ldmdbls	r9, {r1, r3, r7, fp, ip}
    7680:	movweq	lr, #15169	; 0x3b41
    7684:	stmdage	r5!, {r2, ip, pc}
    7688:	ldc2	0, cr15, [sl], {6}
    768c:	strmi	r9, [r2], -r4, lsl #18
    7690:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    7694:			; <UNDEFINED> instruction: 0xff7ef006
    7698:	movwcs	lr, #2521	; 0x9d9
    769c:	adcmi	lr, fp, #229638144	; 0xdb00000
    76a0:	adcmi	fp, r2, #8, 30
    76a4:	andne	lr, lr, #3620864	; 0x374000
    76a8:	ldrmi	lr, [sl, #-2525]	; 0xfffff623
    76ac:	movwcs	fp, #7956	; 0x1f14
    76b0:	adcmi	r2, r1, #0, 6
    76b4:	svclt	0x00b841aa
    76b8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    76bc:			; <UNDEFINED> instruction: 0xf47f2b00
    76c0:	str	sl, [r6, r3, lsl #30]
    76c4:	b	1dc56b8 <backup_type@@Base+0x1d910a8>
    76c8:	andeq	sl, r2, r0, ror sl
    76cc:	andeq	r0, r0, r0, asr r2
    76d0:	andeq	sl, r2, lr, asr #20
    76d4:	andeq	r0, r0, ip, lsl #6
    76d8:	andeq	r0, r0, r0, lsr r3
    76dc:	andeq	r0, r0, r0, lsl r2
    76e0:	andeq	r0, r0, ip, ror #4
    76e4:	andeq	sl, r2, r2, asr r8
    76e8:	muleq	r1, r8, sp
    76ec:	andeq	r4, r1, r6, ror #26
    76f0:	strmi	fp, [r4], -r8, lsl #10
    76f4:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    76f8:	stmdblt	fp, {r0, r1, r3, r4, r9, fp, ip, sp, lr}
    76fc:	blx	1545702 <backup_type@@Base+0x15110f2>
    7700:			; <UNDEFINED> instruction: 0x4620b114
    7704:	blx	ffb4372a <backup_type@@Base+0xffb0f11a>
    7708:			; <UNDEFINED> instruction: 0xf7fb2002
    770c:	svclt	0x0000eb62
    7710:	andeq	sl, r2, sl, lsl #20
    7714:	bmi	399b50 <backup_type@@Base+0x365540>
    7718:	blmi	398904 <backup_type@@Base+0x3642f4>
    771c:	ldrbtmi	fp, [fp], #-1280	; 0xfffffb00
    7720:	addlt	r5, r9, sl, lsl #17
    7724:	stcmi	8, cr10, [ip], {1}
    7728:	andls	r6, r7, #1179648	; 0x120000
    772c:	andeq	pc, r0, #79	; 0x4f
    7730:	movwcs	lr, #2515	; 0x9d3
    7734:	mcrr2	0, 0, pc, r4, cr6	; <UNPREDICTABLE>
    7738:	ldrbtmi	r4, [ip], #-2824	; 0xfffff4f8
    773c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    7740:	stmdami	r7, {r0, r9, sl, lr}
    7744:			; <UNDEFINED> instruction: 0xf0064478
    7748:	svclt	0x0000fc7b
    774c:			; <UNDEFINED> instruction: 0x0002a5b0
    7750:	andeq	r0, r0, r0, asr r2
    7754:	andeq	ip, r2, lr, lsr #20
    7758:	andeq	sl, r2, lr, lsl #11
    775c:	ldrdeq	r0, [r0], -ip
    7760:	andeq	r6, r1, ip, ror #3
    7764:			; <UNDEFINED> instruction: 0x4604b538
    7768:			; <UNDEFINED> instruction: 0xf1a07800
    776c:	blcs	248434 <backup_type@@Base+0x213e24>
    7770:			; <UNDEFINED> instruction: 0xf1a0d910
    7774:	stclne	3, cr0, [r5], #-388	; 0xfffffe7c
    7778:	stmdale	r6!, {r1, r4, r8, r9, fp, sp}
    777c:			; <UNDEFINED> instruction: 0xf003e8df
    7780:	teqcc	r3, #213909504	; 0xcc00000
    7784:	strcs	r2, [r5, #-1317]!	; 0xfffffadb
    7788:	strcs	r2, [r5, #-1331]!	; 0xfffffacd
    778c:	strcs	r2, [r5, #-1317]!	; 0xfffffadb
    7790:	eoreq	r2, r9, r5, lsr #10
    7794:			; <UNDEFINED> instruction: 0xf8144622
    7798:			; <UNDEFINED> instruction: 0xf1a00f01
    779c:	blcs	248464 <backup_type@@Base+0x213e54>
    77a0:	stmdacs	ip!, {r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    77a4:	stmdavc	r3!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
    77a8:	blcs	256470 <backup_type@@Base+0x221e60>
    77ac:	ldcne	8, cr13, [r4], {13}
    77b0:			; <UNDEFINED> instruction: 0xf8144625
    77b4:			; <UNDEFINED> instruction: 0xf1a00f01
    77b8:	blcs	248480 <backup_type@@Base+0x213e70>
    77bc:	stmdacs	r4!, {r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    77c0:	streq	pc, [r2, #-261]	; 0xfffffefb
    77c4:	stmdacs	r2!, {r0, r1, fp, ip, lr, pc}^
    77c8:	andcs	sp, r0, sp, lsl #16
    77cc:	ldmdacs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    77d0:	stmdbmi	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    77d4:	strtmi	r2, [r8], -r4, lsl #4
    77d8:			; <UNDEFINED> instruction: 0xf7fb4479
    77dc:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    77e0:	stfnep	f5, [r5, #-972]!	; 0xfffffc34
    77e4:	stmdavc	fp!, {r0, r1, r4, r5, r6, sp}
    77e8:	svclt	0x00182b09
    77ec:	tstle	r5, r0, lsr #22
    77f0:	svccc	0x0001f815
    77f4:	svclt	0x00182b09
    77f8:	rscsle	r2, r9, r0, lsr #22
    77fc:	svclt	0x00182b0a
    7800:	ldclt	0, cr2, [r8, #-0]
    7804:	andeq	r6, r1, r8, ror r1
    7808:			; <UNDEFINED> instruction: 0x4604b510
    780c:	b	ff545800 <backup_type@@Base+0xff5111f0>
    7810:	stmdavs	r4, {r0, r5, r9, sl, lr}
    7814:	strmi	r7, [r8], -sl, lsl #16
    7818:			; <UNDEFINED> instruction: 0xf8343101
    781c:			; <UNDEFINED> instruction: 0xf4133012
    7820:	mvnsle	r5, r0, lsl #6
    7824:			; <UNDEFINED> instruction: 0xf1a21d84
    7828:	bl	87cf0 <backup_type@@Base+0x536e0>
    782c:	stmdbcs	r7, {r0, r1, r6, r7, r8, r9}
    7830:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    7834:			; <UNDEFINED> instruction: 0xf810d80b
    7838:	adcmi	r2, r0, #1, 30
    783c:	bcs	37c010 <backup_type@@Base+0x347a00>
    7840:	stmdavc	r2!, {r3, r8, r9, sl, fp, ip, sp, pc}^
    7844:	svclt	0x000c2a0a
    7848:	andcs	r4, r0, r8, lsl r6
    784c:			; <UNDEFINED> instruction: 0x4604bd10
    7850:	ldrb	r2, [r4, r0, lsl #6]!
    7854:	cfrshl64mi	mvdx14, mvdx0, fp
    7858:	ldmvs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    785c:			; <UNDEFINED> instruction: 0xf7fb4620
    7860:			; <UNDEFINED> instruction: 0x4605e99e
    7864:			; <UNDEFINED> instruction: 0xf7fb4620
    7868:	ldmdacs	ip, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    786c:	strtmi	sp, [r0], -r9, lsl #2
    7870:	bl	ff745864 <backup_type@@Base+0xff711254>
    7874:	svccc	0x00fff1b0
    7878:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    787c:	strdcs	sp, [r1], -r7
    7880:	ldmvs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7884:	andcs	r4, r0, #42991616	; 0x2900000
    7888:	ldc2l	0, cr15, [r2, #28]!
    788c:	ldcllt	0, cr2, [r0, #-0]
    7890:	strdeq	ip, [r2], -r4
    7894:	svcmi	0x00f0e92d
    7898:	stclmi	0, cr11, [r4], #-540	; 0xfffffde4
    789c:	stclmi	6, cr4, [r4, #-524]!	; 0xfffffdf4
    78a0:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    78a4:	ldrbtmi	r9, [sp], #-769	; 0xfffffcff
    78a8:	stmiavs	r5!, {r1, r8, sl, ip, pc}
    78ac:	andls	r4, r3, #99328	; 0x18400
    78b0:	movwls	r4, #1147	; 0x47b
    78b4:	strtmi	r2, [r8], -r0, lsl #12
    78b8:	bl	fee458ac <backup_type@@Base+0xfee1129c>
    78bc:	andsle	r1, r1, r4, asr #24
    78c0:	andsle	r4, sl, #394264576	; 0x17800000
    78c4:	svclt	0x00182858
    78c8:	svclt	0x00082820
    78cc:	rscsle	r3, r2, r1, lsl #12
    78d0:	tstle	r2, r9, lsl #16
    78d4:	strcc	r4, [r8], -r8, lsr #12
    78d8:	bl	fea458cc <backup_type@@Base+0xfea112bc>
    78dc:	streq	pc, [r7], -r6, lsr #32
    78e0:	mvnle	r1, r4, asr #24
    78e4:			; <UNDEFINED> instruction: 0xf7fb4628
    78e8:	strmi	lr, [r2], r2, lsr #18
    78ec:			; <UNDEFINED> instruction: 0xf0402800
    78f0:			; <UNDEFINED> instruction: 0x46508090
    78f4:	pop	{r0, r1, r2, ip, sp, pc}
    78f8:	blmi	13eb8c0 <backup_type@@Base+0x13b72b0>
    78fc:	ldmpl	r3, {r9, fp, ip, pc}^
    7900:			; <UNDEFINED> instruction: 0x469a681f
    7904:			; <UNDEFINED> instruction: 0xf1b8e00e
    7908:	strle	r0, [sp], #-2049	; 0xfffff7ff
    790c:			; <UNDEFINED> instruction: 0xf7fb4628
    7910:	mcrrne	11, 8, lr, r1, cr14
    7914:	stmdacs	r0!, {r1, r2, r5, r6, ip, lr, pc}
    7918:			; <UNDEFINED> instruction: 0x4628d172
    791c:	bl	fe1c5910 <backup_type@@Base+0xfe191300>
    7920:	subsle	r1, pc, r2, asr #24
    7924:	rscle	r2, lr, sp, lsr #16
    7928:	strcs	r4, [r0], -r4, lsl #12
    792c:	bls	1a640 <renameat2@@Base+0xd18>
    7930:	stmib	sp, {r0, r1, r4, r6, r7, fp, ip, lr}^
    7934:	ldrtmi	fp, [r8], r4, lsl #16
    7938:	ldrdls	pc, [r0], -r3
    793c:	ldrbmi	r4, [r1], pc, asr #12
    7940:	mul	lr, sl, r6
    7944:			; <UNDEFINED> instruction: 0xf1062c0a
    7948:	bl	20a554 <backup_type@@Base+0x1d5f44>
    794c:			; <UNDEFINED> instruction: 0xf8080006
    7950:	andsle	r4, sp, r6
    7954:			; <UNDEFINED> instruction: 0xf7fb4628
    7958:	mcrrne	11, 6, lr, r3, cr10
    795c:	suble	r4, r1, r4, lsl #12
    7960:	mrcne	6, 3, r4, cr10, cr14, {2}
    7964:	strhle	r4, [sp, #34]!	; 0x22
    7968:			; <UNDEFINED> instruction: 0x4640007f
    796c:			; <UNDEFINED> instruction: 0xf7fb4639
    7970:			; <UNDEFINED> instruction: 0x4680e93a
    7974:	suble	r2, lr, r0, lsl #16
    7978:			; <UNDEFINED> instruction: 0xf8c92c0a
    797c:			; <UNDEFINED> instruction: 0xf8ca0000
    7980:			; <UNDEFINED> instruction: 0xf1067000
    7984:	bl	20a590 <backup_type@@Base+0x1d5f80>
    7988:			; <UNDEFINED> instruction: 0xf8080006
    798c:	mvnle	r4, r6
    7990:	strbmi	r9, [r7], -r2, lsl #18
    7994:	mulgt	r0, r7, r8
    7998:	ldmib	sp, {r1, r3, r4, r6, r7, r9, sl, lr}^
    799c:	stmdavs	fp, {r2, fp, ip, sp, pc}
    79a0:	movwcc	r6, #6218	; 0x184a
    79a4:	blls	5f9d8 <backup_type@@Base+0x2b3c8>
    79a8:	mvfeqsm	f7, f2
    79ac:	and	pc, r4, r1, asr #17
    79b0:	svceq	0x0023f1bc
    79b4:			; <UNDEFINED> instruction: 0xf043bf18
    79b8:	blcs	85c4 <__assert_fail@plt+0x555c>
    79bc:	svcge	0x007af43f
    79c0:	ldrtmi	r9, [r8], r3, lsl #22
    79c4:	svceq	0x0001f1ba
    79c8:	movwcs	fp, #3988	; 0xf94
    79cc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    79d0:	mrcne	1, 3, fp, cr2, cr11, {0}
    79d4:	stmdbcs	sp, {r0, r3, r4, r5, r7, sl, fp, ip, lr}
    79d8:	bl	23ba40 <backup_type@@Base+0x207430>
    79dc:	andcs	r0, r0, #10
    79e0:	str	r7, [r6, r2]
    79e4:			; <UNDEFINED> instruction: 0xf7fb4628
    79e8:	strmi	lr, [r3], -r2, lsr #17
    79ec:	ldmdami	r4, {r3, r7, r8, fp, ip, sp, pc}
    79f0:	ldrbtmi	r4, [r8], #-1690	; 0xfffff966
    79f4:	stc2l	0, cr15, [lr, #24]
    79f8:	andlt	r4, r7, r0, asr r6
    79fc:	svchi	0x00f0e8bd
    7a00:	msreq	CPSR_fsc, #79	; 0x4f
    7a04:	strcs	r4, [r1], -r4, lsl #12
    7a08:			; <UNDEFINED> instruction: 0xe78f703b
    7a0c:	ldrtpl	r4, [ip], #1714	; 0x6b2
    7a10:			; <UNDEFINED> instruction: 0xf006e7e5
    7a14:	blmi	306f00 <backup_type@@Base+0x2d28f0>
    7a18:	bcc	3b5c <__assert_fail@plt+0xaf4>
    7a1c:	ldmpl	r3, {r9, fp, ip, pc}^
    7a20:	blcs	25a94 <quoting_style_vals@@Base+0x56d4>
    7a24:	svcge	0x0065f47f
    7a28:	blx	10c3a4a <backup_type@@Base+0x108f43a>
    7a2c:	andeq	ip, r2, sl, lsr #17
    7a30:	andeq	ip, r2, r6, lsr #17
    7a34:	andeq	sl, r2, r8, lsl r4
    7a38:	ldrdeq	r0, [r0], -ip
    7a3c:	andeq	r0, r0, ip, lsr #6
    7a40:	andeq	r5, r1, r6, ror #30
    7a44:	muleq	r0, r0, r2
    7a48:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    7a4c:	blvc	10a6660 <backup_type@@Base+0x1072050>
    7a50:	ldrdne	lr, [r4], -r0
    7a54:	svclt	0x0000e71e
    7a58:	andeq	ip, r2, r2, lsl #14
    7a5c:	bne	1535024 <backup_type@@Base+0x1500a14>
    7a60:	stclne	6, cr4, [r0], #-24	; 0xffffffe8
    7a64:			; <UNDEFINED> instruction: 0xf012460d
    7a68:			; <UNDEFINED> instruction: 0x4629f9b3
    7a6c:	strmi	r4, [r5], -r2, lsr #12
    7a70:			; <UNDEFINED> instruction: 0xf7fb6030
    7a74:	movwcs	lr, #2166	; 0x876
    7a78:	cfldr64lt	mvdx5, [r0, #-172]!	; 0xffffff54
    7a7c:			; <UNDEFINED> instruction: 0x4604b5f8
    7a80:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
    7a84:	cmnlt	r0, #168, 18	; 0x2a0000
    7a88:			; <UNDEFINED> instruction: 0xf7fa4621
    7a8c:			; <UNDEFINED> instruction: 0xb328effc
    7a90:	movtlt	r6, #35304	; 0x89e8
    7a94:			; <UNDEFINED> instruction: 0xf7fa4621
    7a98:	ldrshlt	lr, [r8, #246]!	; 0xf6
    7a9c:	strtmi	r2, [pc], -r2, lsl #10
    7aa0:			; <UNDEFINED> instruction: 0xf0074620
    7aa4:	tstlt	r0, pc, lsl pc	; <UNPREDICTABLE>
    7aa8:	ldrtmi	r2, [r0], -r1, lsl #12
    7aac:			; <UNDEFINED> instruction: 0x4620bdf8
    7ab0:			; <UNDEFINED> instruction: 0xff3ef007
    7ab4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7ab8:			; <UNDEFINED> instruction: 0x4620d1f6
    7abc:	stc2	0, cr15, [ip, #68]	; 0x44
    7ac0:	stmdami	ip, {r0, r9, sl, lr}
    7ac4:			; <UNDEFINED> instruction: 0xf0064478
    7ac8:	svccs	0x0002fd65
    7acc:	stmdami	sl, {r1, r2, ip, lr, pc}
    7ad0:	bl	18cb8 <__assert_fail@plt+0x15c50>
    7ad4:	orrvs	r0, r4, r5, lsl #1
    7ad8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    7adc:	ldrtmi	r2, [r0], -r0, lsl #12
    7ae0:			; <UNDEFINED> instruction: 0x4605bdf8
    7ae4:	ldrb	r4, [fp, r7, lsl #12]
    7ae8:	strtmi	r2, [pc], -r1, lsl #10
    7aec:	svclt	0x0000e7d8
    7af0:	andeq	ip, r2, sl, asr #13
    7af4:	andeq	r5, r1, r0, asr #29
    7af8:	andeq	ip, r2, ip, ror r6
    7afc:			; <UNDEFINED> instruction: 0xf0824b2c
    7b00:	ldrblt	r0, [r0, #3073]!	; 0xc01
    7b04:	cfstrsmi	mvf4, [fp], #-492	; 0xfffffe14
    7b08:	svcmi	0x002b460e
    7b0c:	ldmdbpl	sp, {r0, r2, r7, ip, sp, pc}
    7b10:	stmdavc	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    7b14:	movweq	lr, #10884	; 0x2a84
    7b18:	orreq	lr, r3, #7168	; 0x1c00
    7b1c:	cmplt	r2, r9, lsl sl
    7b20:	movweq	lr, #27268	; 0x6a84
    7b24:	vdiveq.f64	d14, d3, d7
    7b28:	ldrd	pc, [r0], -lr	; <UNPREDICTABLE>
    7b2c:	svceq	0x0001f1be
    7b30:	strmi	sp, [ip, #16]
    7b34:	ldmiblt	ip!, {r0, r2, r4, r9, fp, ip, lr, pc}
    7b38:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
    7b3c:	cmnlt	r2, #3244032	; 0x318000
    7b40:			; <UNDEFINED> instruction: 0xf0119103
    7b44:	bmi	7c7070 <backup_type@@Base+0x792a60>
    7b48:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    7b4c:	ldmdami	sp, {r0, r1, r9, sl, lr}
    7b50:	ands	r4, r6, r8, ror r4
    7b54:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    7b58:	orreq	lr, r3, #7168	; 0x1c00
    7b5c:	blcs	a23d0 <backup_type@@Base+0x6ddc0>
    7b60:	andcs	sp, r0, r7, ror #3
    7b64:	ldcllt	0, cr11, [r0, #20]!
    7b68:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
    7b6c:	rscle	r2, r6, r0, lsl #28
    7b70:			; <UNDEFINED> instruction: 0xf0119103
    7b74:	bmi	587040 <backup_type@@Base+0x552a30>
    7b78:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    7b7c:	ldmdami	r4, {r0, r1, r9, sl, lr}
    7b80:	andls	r4, r0, r8, ror r4
    7b84:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    7b88:			; <UNDEFINED> instruction: 0xf888f007
    7b8c:	strmi	r7, [r3], -sl, lsr #16
    7b90:	subsmi	r2, r3, r1
    7b94:	andlt	r7, r5, fp, lsr #32
    7b98:	strdls	fp, [r3, -r0]
    7b9c:	ldc2	0, cr15, [ip, #-68]	; 0xffffffbc
    7ba0:	stmdbls	r3, {r0, r2, r3, r9, fp, lr}
    7ba4:			; <UNDEFINED> instruction: 0x4603447a
    7ba8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    7bac:	svclt	0x0000e7e9
    7bb0:	andeq	sl, r2, r4, asr #3
    7bb4:	andeq	r0, r0, r4, lsl r2
    7bb8:	andeq	ip, r2, ip, lsr r6
    7bbc:	andeq	r7, r1, lr, lsl #8
    7bc0:	andeq	r5, r1, lr, lsr #29
    7bc4:			; <UNDEFINED> instruction: 0x00015eb4
    7bc8:	andeq	r5, r1, sl, asr #28
    7bcc:	andeq	r5, r1, lr, asr #28
    7bd0:	andeq	r5, r1, r0, asr lr
    7bd4:	muleq	r1, r2, lr
    7bd8:	andeq	r5, r1, ip, lsr lr
    7bdc:	andeq	r5, r1, lr, lsr lr
    7be0:	mvnsmi	lr, sp, lsr #18
    7be4:	blmi	7b3df4 <backup_type@@Base+0x77f7e4>
    7be8:	ldrbtmi	r4, [fp], #-3358	; 0xfffff2e2
    7bec:	ldrbtmi	r4, [sp], #-3614	; 0xfffff1e2
    7bf0:	ldrbtmi	r6, [lr], #-2076	; 0xfffff7e4
    7bf4:	ldmdavs	sl, {r3, r5, r7, r9, fp, sp, lr}^
    7bf8:	andsvs	r1, ip, r4, lsr #18
    7bfc:	subsvs	r4, sl, r2, asr r1
    7c00:			; <UNDEFINED> instruction: 0xf8d5b1e0
    7c04:			; <UNDEFINED> instruction: 0xf1b8802c
    7c08:	andsle	r0, r7, r0, lsl #30
    7c0c:			; <UNDEFINED> instruction: 0xb1af6b2f
    7c10:	smlatbls	r1, r1, r0, r0
    7c14:	svc	0x00e6f7fa
    7c18:	adcvs	r9, r8, #16384	; 0x4000
    7c1c:			; <UNDEFINED> instruction: 0x4640b1b8
    7c20:	svc	0x00e0f7fa
    7c24:	orrslt	r6, r0, r8, ror #5
    7c28:	ldrtmi	r4, [r8], -r1, lsr #12
    7c2c:	svc	0x00daf7fa
    7c30:	cmnlt	r0, r8, lsr #6
    7c34:	andlt	r2, r2, r1
    7c38:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7c3c:	adcscs	r4, fp, #11264	; 0x2c00
    7c40:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    7c44:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7c48:			; <UNDEFINED> instruction: 0xf7fb4478
    7c4c:	blmi	2c248c <backup_type@@Base+0x28de7c>
    7c50:	ldmpl	r3!, {sp}^
    7c54:	blcs	25cc8 <quoting_style_vals@@Base+0x5908>
    7c58:			; <UNDEFINED> instruction: 0xf006d1ed
    7c5c:	svclt	0x0000fa29
    7c60:	andeq	sl, r2, r2, asr #8
    7c64:	andeq	ip, r2, lr, asr r5
    7c68:	ldrdeq	sl, [r2], -r6
    7c6c:	andeq	r6, r1, r8, lsr #16
    7c70:	andeq	r5, r1, r6, lsl #28
    7c74:	andeq	r5, r1, ip, lsl #28
    7c78:	muleq	r0, r0, r2
    7c7c:			; <UNDEFINED> instruction: 0xb1a27802
    7c80:	ldrmi	r4, [r3], -r1, lsl #12
    7c84:			; <UNDEFINED> instruction: 0xf811e002
    7c88:	cmnlt	r3, r1, lsl #30
    7c8c:	rscsle	r2, sl, r0, lsr fp
    7c90:	cmncs	r5, #8, 18	; 0x20000
    7c94:	and	r4, r4, r9, ror r4
    7c98:	svccs	0x0001f810
    7c9c:			; <UNDEFINED> instruction: 0xf811b13a
    7ca0:	addsmi	r3, sl, #1, 30
    7ca4:	strdcs	sp, [r0], -r8
    7ca8:	andcs	r4, r2, r0, ror r7
    7cac:	andcs	r4, r1, r0, ror r7
    7cb0:	svclt	0x00004770
    7cb4:	ldrdeq	r5, [r1], -ip
    7cb8:	svcmi	0x00f0e92d
    7cbc:	strmi	fp, [r2], -pc, lsl #1
    7cc0:	stmib	sp, {r2, r3, r4, r5, r8, r9, fp, lr}^
    7cc4:	stmdavc	r1, {r0, r1, ip}
    7cc8:	ldmdbcc	r0!, {r0, r1, r3, r4, r5, fp, lr}
    7ccc:	stmdbcs	r9, {r3, r4, r5, r6, sl, lr}
    7cd0:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    7cd4:			; <UNDEFINED> instruction: 0xf04f930d
    7cd8:	blmi	e088e0 <backup_type@@Base+0xdd42d0>
    7cdc:	movwls	r4, #21627	; 0x547b
    7ce0:	strcs	sp, [r0], #-2111	; 0xfffff7c1
    7ce4:	ldrmi	r2, [r2], r0, lsl #10
    7ce8:	bleq	43e2c <backup_type@@Base+0xf81c>
    7cec:	strtmi	r1, [r6], -r3, lsr #18
    7cf0:	andeq	lr, r5, #70656	; 0x11400
    7cf4:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    7cf8:	bl	114e16c <backup_type@@Base+0x1119b5c>
    7cfc:	bl	4c850c <backup_type@@Base+0x493efc>
    7d00:	bl	1089d14 <backup_type@@Base+0x1055704>
    7d04:	bl	60a114 <backup_type@@Base+0x5d5b04>
    7d08:	strtmi	r0, [pc], -r1, lsl #8
    7d0c:	strbvc	lr, [r1, #2889]!	; 0xb49
    7d10:	movwcs	r2, #522	; 0x20a
    7d14:	strtmi	r4, [r9], -r0, lsr #12
    7d18:			; <UNDEFINED> instruction: 0xf81af014
    7d1c:			; <UNDEFINED> instruction: 0xf81a460b
    7d20:	adcsmi	r1, fp, #1, 30
    7d24:			; <UNDEFINED> instruction: 0xf1a14602
    7d28:	svclt	0x00080130
    7d2c:	svclt	0x001842b2
    7d30:	bleq	83e64 <backup_type@@Base+0x4f854>
    7d34:	ldmible	r9, {r0, r3, r8, fp, sp}^
    7d38:	ldrbmi	r9, [r3, #-2820]	; 0xfffff4fc
    7d3c:			; <UNDEFINED> instruction: 0xf1bbd011
    7d40:			; <UNDEFINED> instruction: 0xd1200f00
    7d44:	bmi	7ae958 <backup_type@@Base+0x77a348>
    7d48:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    7d4c:	blmi	658f3c <backup_type@@Base+0x62492c>
    7d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d54:	subsmi	r9, sl, sp, lsl #22
    7d58:			; <UNDEFINED> instruction: 0x4650d113
    7d5c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    7d60:	blmi	62bd28 <backup_type@@Base+0x5f7718>
    7d64:	ldrbtmi	sl, [fp], #-2055	; 0xfffff7f9
    7d68:	movwcs	lr, #2515	; 0x9d3
    7d6c:			; <UNDEFINED> instruction: 0xf928f006
    7d70:	blmi	56e58c <backup_type@@Base+0x539f7c>
    7d74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d78:	ldmdami	r4, {r0, r9, sl, lr}
    7d7c:			; <UNDEFINED> instruction: 0xf0064478
    7d80:			; <UNDEFINED> instruction: 0xf7faf95f
    7d84:	blmi	4c39ec <backup_type@@Base+0x48f3dc>
    7d88:	stcls	8, cr10, [r4, #-28]	; 0xffffffe4
    7d8c:	cfstrsmi	mvf4, [lr], {123}	; 0x7b
    7d90:	smlatbeq	r5, sl, fp, lr
    7d94:	ldmib	r3, {r0, r1, r8, ip, pc}^
    7d98:			; <UNDEFINED> instruction: 0xf0062300
    7d9c:			; <UNDEFINED> instruction: 0x462af911
    7da0:	stmdbls	r3, {r0, r2, r8, sl, fp, ip, pc}
    7da4:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    7da8:	strmi	r9, [r3], -r0, lsl #8
    7dac:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    7db0:			; <UNDEFINED> instruction: 0xf946f006
    7db4:	andeq	r0, r0, r0, asr r2
    7db8:	strdeq	r9, [r2], -ip
    7dbc:	andeq	r9, r2, ip, ror #31
    7dc0:	andeq	r9, r2, ip, ror pc
    7dc4:	andeq	ip, r2, r6, ror #7
    7dc8:	ldrdeq	r0, [r0], -ip
    7dcc:	andeq	r5, r1, r0, lsr #26
    7dd0:	andeq	ip, r2, r0, asr #7
    7dd4:	andeq	r5, r1, r2, lsl sp
    7dd8:	cfldr32mi	mvfx11, [r2], {16}
    7ddc:	bvs	fe8d8fd4 <backup_type@@Base+0xfe8a49c4>
    7de0:	ldfmid	f3, [r1], {123}	; 0x7b
    7de4:	bvs	ff8d8fdc <backup_type@@Base+0xff8a49cc>
    7de8:	ldfmid	f3, [r0], {155}	; 0x9b
    7dec:	blvs	8d8fe4 <backup_type@@Base+0x8a49d4>
    7df0:	ldfltd	f3, [r0, #-12]
    7df4:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    7df8:			; <UNDEFINED> instruction: 0xf0116818
    7dfc:	msrvs	CPSR_, #932	; 0x3a4
    7e00:	blmi	337248 <backup_type@@Base+0x302c38>
    7e04:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    7e08:			; <UNDEFINED> instruction: 0xf0110080
    7e0c:	adcvs	pc, r0, #900	; 0x384
    7e10:	blmi	281db4 <backup_type@@Base+0x24d7a4>
    7e14:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    7e18:			; <UNDEFINED> instruction: 0xf0110080
    7e1c:	rscvs	pc, r0, #868	; 0x364
    7e20:	svclt	0x0000e7e3
    7e24:	andeq	ip, r2, r0, ror r3
    7e28:	andeq	ip, r2, r8, ror #6
    7e2c:	andeq	ip, r2, r0, ror #6
    7e30:	andeq	sl, r2, r6, lsr r2
    7e34:	andeq	sl, r2, r8, lsr #4
    7e38:	andeq	sl, r2, r8, lsl r2
    7e3c:	blmi	89a6c8 <backup_type@@Base+0x8660b8>
    7e40:	push	{r1, r3, r4, r5, r6, sl, lr}
    7e44:			; <UNDEFINED> instruction: 0xb09c47f0
    7e48:	ldmpl	r3, {r2, r6, fp, ip, sp, lr}^
    7e4c:	tstls	fp, #1769472	; 0x1b0000
    7e50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e54:	strcs	fp, [r0], -ip, lsl #7
    7e58:	strmi	r1, [r0], r5, asr #24
    7e5c:	strbtmi	r4, [sl], pc, lsl #12
    7e60:			; <UNDEFINED> instruction: 0xe00246b1
    7e64:	svcmi	0x0001f815
    7e68:	stfcsd	f3, [pc], #-368	; 7d00 <__assert_fail@plt+0x4c98>
    7e6c:			; <UNDEFINED> instruction: 0xf815d1fa
    7e70:	blcs	bd6e7c <backup_type@@Base+0xba286c>
    7e74:	stmiblt	r7, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    7e78:	svcmi	0x0001f815
    7e7c:	stccs	6, cr3, [r0], {1}
    7e80:	bmi	4bc654 <backup_type@@Base+0x488044>
    7e84:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    7e88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7e8c:	subsmi	r9, sl, fp, lsl fp
    7e90:			; <UNDEFINED> instruction: 0x4630d115
    7e94:	pop	{r2, r3, r4, ip, sp, pc}
    7e98:			; <UNDEFINED> instruction: 0x465187f0
    7e9c:			; <UNDEFINED> instruction: 0xf8854640
    7ea0:			; <UNDEFINED> instruction: 0xf0059000
    7ea4:	strhtvc	pc, [ip], -r9	; <UNPREDICTABLE>
    7ea8:	mvnle	r2, r0, lsl #16
    7eac:			; <UNDEFINED> instruction: 0xf4039b04
    7eb0:			; <UNDEFINED> instruction: 0xf5b34370
    7eb4:	sbcsle	r4, pc, r0, lsl #31
    7eb8:	strtmi	lr, [r6], -r3, ror #15
    7ebc:			; <UNDEFINED> instruction: 0xf7fae7e1
    7ec0:	svclt	0x0000ee7a
    7ec4:	andeq	r9, r2, r8, lsl #29
    7ec8:	andeq	r0, r0, r0, asr r2
    7ecc:	andeq	r9, r2, r2, asr #28
    7ed0:	svcmi	0x00f0e92d
    7ed4:	bmi	ef4118 <backup_type@@Base+0xebfb08>
    7ed8:	movwls	sl, #15114	; 0x3b0a
    7edc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    7ee0:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    7ee4:			; <UNDEFINED> instruction: 0xf10d4d39
    7ee8:	smladls	r1, r0, r9, r0
    7eec:	beq	744328 <backup_type@@Base+0x70fd18>
    7ef0:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    7ef4:			; <UNDEFINED> instruction: 0x46063534
    7ef8:	movwls	r6, #55323	; 0xd81b
    7efc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f00:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    7f04:	strcs	r4, [r0], #-1707	; 0xfffff955
    7f08:	bleq	14607c <backup_type@@Base+0x111a6c>
    7f0c:			; <UNDEFINED> instruction: 0xf856b330
    7f10:	bllt	64bfa8 <backup_type@@Base+0x617998>
    7f14:	tstlt	r3, r3, lsl #16
    7f18:			; <UNDEFINED> instruction: 0xff90f7ff
    7f1c:	strbmi	r4, [r1, #-1537]	; 0xfffff9ff
    7f20:	eorne	pc, r4, r9, asr #16
    7f24:	ldfled	f1, [r9], {2}
    7f28:	stchi	8, cr15, [r4], {91}	; 0x5b
    7f2c:			; <UNDEFINED> instruction: 0xf00a4640
    7f30:	blls	870fc <backup_type@@Base+0x52aec>
    7f34:	addsmi	r9, r8, #32768	; 0x8000
    7f38:			; <UNDEFINED> instruction: 0xf84a4602
    7f3c:	svclt	0x00880024
    7f40:	stmdale	fp, {r3, r7, r9, sl, lr}
    7f44:	andls	r4, r1, #64, 12	; 0x4000000
    7f48:	svc	0x004ef7fa
    7f4c:	blls	ee35c <backup_type@@Base+0xb9d4c>
    7f50:	addmi	r4, r7, #136, 12	; 0x8800000
    7f54:	eoreq	pc, r4, r3, asr #16
    7f58:	strmi	fp, [r7], -r8, lsr #30
    7f5c:	cfstrscs	mvf3, [r3], {1}
    7f60:			; <UNDEFINED> instruction: 0xf10dd1d2
    7f64:			; <UNDEFINED> instruction: 0xf10d0b10
    7f68:			; <UNDEFINED> instruction: 0xf10d091c
    7f6c:	strcs	r0, [r0], #-2600	; 0xfffff5d8
    7f70:	bleq	1460cc <backup_type@@Base+0x111abc>
    7f74:			; <UNDEFINED> instruction: 0xf856b110
    7f78:	cmnlt	r2, r4, lsr #32
    7f7c:	cfstrscs	mvf3, [r3], {1}
    7f80:	bmi	4fc760 <backup_type@@Base+0x4c8150>
    7f84:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    7f88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f8c:	subsmi	r9, sl, sp, lsl #22
    7f90:			; <UNDEFINED> instruction: 0x4620d115
    7f94:	pop	{r0, r1, r2, r3, ip, sp, pc}
    7f98:			; <UNDEFINED> instruction: 0xf7ff8ff0
    7f9c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    7fa0:			; <UNDEFINED> instruction: 0xf85bd0ec
    7fa4:	strbmi	r2, [r2, #-36]	; 0xffffffdc
    7fa8:			; <UNDEFINED> instruction: 0xf859d1e8
    7fac:	blls	50044 <backup_type@@Base+0x1ba34>
    7fb0:			; <UNDEFINED> instruction: 0xd1e3429a
    7fb4:	eorcs	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    7fb8:	ldrhle	r4, [pc, #42]	; 7fea <__assert_fail@plt+0x4f82>
    7fbc:			; <UNDEFINED> instruction: 0xf7fae7e1
    7fc0:	svclt	0x0000edfa
    7fc4:	andeq	r9, r2, r6, ror #27
    7fc8:	andeq	r0, r0, r0, asr r2
    7fcc:	andeq	ip, r2, sl, asr r2
    7fd0:	andeq	r9, r2, r2, asr #26
    7fd4:	andcs	r4, r0, lr, lsl #22
    7fd8:	tstcs	r0, lr, lsl #20
    7fdc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7fe0:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    7fe4:	tsteq	r0, r3, asr #19
    7fe8:	tsteq	r2, r3, asr #19
    7fec:	tsteq	r4, r3, asr #19
    7ff0:	tsteq	r6, r3, asr #19
    7ff4:	tsteq	r8, r3, asr #19
    7ff8:	rscscc	pc, pc, pc, asr #32
    7ffc:	mvnscc	pc, pc, asr #32
    8000:	cmpvc	ip, #92, 2
    8004:	smlabteq	r2, r2, r9, lr
    8008:	blmi	146184 <backup_type@@Base+0x111b74>
    800c:	svclt	0x00004770
    8010:	andeq	ip, r2, r0, ror r1
    8014:	andeq	sl, r2, lr, asr #32
    8018:	blmi	1b9a9d4 <backup_type@@Base+0x1b663c4>
    801c:	push	{r1, r3, r4, r5, r6, sl, lr}
    8020:			; <UNDEFINED> instruction: 0xb09e41f0
    8024:	stclmi	8, cr5, [ip], #-844	; 0xfffffcb4
    8028:	tstls	sp, #1769472	; 0x1b0000
    802c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8030:			; <UNDEFINED> instruction: 0xb120447c
    8034:	strmi	r7, [r5], -r3, lsl #16
    8038:			; <UNDEFINED> instruction: 0xf0402b00
    803c:	bmi	19e826c <backup_type@@Base+0x19b3c5c>
    8040:	stmiapl	r2!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}
    8044:	ldmdavs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    8048:			; <UNDEFINED> instruction: 0x4630609e
    804c:	svc	0x0026f7fa
    8050:	strmi	sl, [r1], -r2, lsl #20
    8054:			; <UNDEFINED> instruction: 0xf7fa2003
    8058:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    805c:	addshi	pc, pc, r0, asr #32
    8060:			; <UNDEFINED> instruction: 0xf4039b06
    8064:			; <UNDEFINED> instruction: 0xf5b34370
    8068:			; <UNDEFINED> instruction: 0xf0004f00
    806c:	ldmdami	sp, {r3, r7, pc}^
    8070:	movwcs	r2, #8704	; 0x2200
    8074:	stmdapl	r5!, {r4, r5, r6, r8, sp}
    8078:	strtmi	r9, [r8], -r0, lsl #4
    807c:	blx	1440a0 <backup_type@@Base+0x10fa90>
    8080:			; <UNDEFINED> instruction: 0xf0001c43
    8084:	blmi	162830c <backup_type@@Base+0x15f3cfc>
    8088:	ldmdbmi	r8, {r0, r9, sp}^
    808c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    8090:			; <UNDEFINED> instruction: 0xf7fa701a
    8094:	blmi	15c33e4 <backup_type@@Base+0x158edd4>
    8098:	addsvs	r4, r8, fp, ror r4
    809c:			; <UNDEFINED> instruction: 0xf0002800
    80a0:	bmi	15282d0 <backup_type@@Base+0x14f3cc0>
    80a4:	blmi	15100ac <backup_type@@Base+0x14dba9c>
    80a8:			; <UNDEFINED> instruction: 0xf8df2100
    80ac:	stmib	sp, {r4, r6, r8, pc}^
    80b0:	ldrbtmi	r0, [r8], #270	; 0x10e
    80b4:	stmiapl	r5!, {r0, r1, r2, r5, r7, fp, ip, lr}^
    80b8:			; <UNDEFINED> instruction: 0xf8d8e00f
    80bc:	strtmi	r3, [r2], -r8
    80c0:	tstcs	r1, r8, lsr #16
    80c4:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    80c8:	cmnle	r6, r0, lsr #5
    80cc:	movwcs	lr, #59869	; 0xe9dd
    80d0:			; <UNDEFINED> instruction: 0xf1431812
    80d4:	stmib	sp, {r8, r9}^
    80d8:	ldmdavs	sl!, {r1, r2, r3, r8, r9, sp}
    80dc:	stmdavs	r8!, {r0, r1, r4, r5, r9, sl, lr}
    80e0:			; <UNDEFINED> instruction: 0xf7fa2101
    80e4:	strmi	lr, [r4], -lr, ror #27
    80e8:	mvnle	r2, r0, lsl #16
    80ec:			; <UNDEFINED> instruction: 0xf7fa4630
    80f0:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    80f4:			; <UNDEFINED> instruction: 0x4630d157
    80f8:	mcr	7, 7, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    80fc:	cmple	r2, r0, lsl #16
    8100:	ldrbtmi	r4, [ip], #-3135	; 0xfffff3c1
    8104:			; <UNDEFINED> instruction: 0xf7fa68a0
    8108:	strmi	lr, [r2], -sl, ror #25
    810c:	cmple	r4, r0, lsl #16
    8110:	ldrmi	r6, [r1], -r0, lsr #17
    8114:	svc	0x005ef7fa
    8118:	teqle	lr, r0, lsl #16
    811c:	strmi	lr, [lr, #-2525]	; 0xfffff623
    8120:			; <UNDEFINED> instruction: 0x17e74b38
    8124:	adcsmi	r4, sp, #2063597568	; 0x7b000000
    8128:	adcmi	fp, r4, #8, 30
    812c:	ldrmi	lr, [sl, #-2499]	; 0xfffff63d
    8130:	bmi	d7c62c <backup_type@@Base+0xd4801c>
    8134:	ldrvs	r2, [r8, -r0, lsl #2]
    8138:	stmib	r3, {r0, sp}^
    813c:	ldrbtmi	r0, [sl], #-286	; 0xfffffee2
    8140:	ldmpl	r3, {r2, r5, r8, r9, fp, lr}^
    8144:	blls	7621b4 <backup_type@@Base+0x72dba4>
    8148:	qsuble	r4, sl, lr
    814c:	pop	{r1, r2, r3, r4, ip, sp, pc}
    8150:	blcs	b68918 <backup_type@@Base+0xb34308>
    8154:	pushmi	{r2, r3, r4, ip, lr, pc}
    8158:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    815c:	svc	0x001cf7fa
    8160:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    8164:	addsvs	r4, r8, r6, lsl #12
    8168:			; <UNDEFINED> instruction: 0xf47f2800
    816c:	strtmi	sl, [r8], -lr, ror #30
    8170:	blx	cc41bc <backup_type@@Base+0xc8fbac>
    8174:	stmdami	r7!, {r0, r9, sl, lr}
    8178:			; <UNDEFINED> instruction: 0xf0064478
    817c:	ldrtmi	pc, [r0], -sp, lsr #16	; <UNPREDICTABLE>
    8180:	stc	7, cr15, [ip, #-1000]	; 0xfffffc18
    8184:	bicle	r1, r9, r2, asr #24
    8188:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    818c:			; <UNDEFINED> instruction: 0xe76e689e
    8190:	blcs	262a4 <quoting_style_vals@@Base+0x5ee4>
    8194:	svcge	0x0053f43f
    8198:			; <UNDEFINED> instruction: 0xf006e7dd
    819c:	ldmdami	pc, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    81a0:			; <UNDEFINED> instruction: 0xf0064478
    81a4:			; <UNDEFINED> instruction: 0xf006f819
    81a8:			; <UNDEFINED> instruction: 0xf7faf96f
    81ac:	ldmdami	ip, {r2, r8, sl, fp, sp, lr, pc}
    81b0:			; <UNDEFINED> instruction: 0xf0054478
    81b4:	stmdavs	r8!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    81b8:	blx	3c4204 <backup_type@@Base+0x38fbf4>
    81bc:	ldmdami	r9, {r0, r9, sl, lr}
    81c0:			; <UNDEFINED> instruction: 0xf0064478
    81c4:	ldmdami	r8, {r0, r3, fp, ip, sp, lr, pc}
    81c8:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    81cc:			; <UNDEFINED> instruction: 0xf804f006
    81d0:	andeq	r9, r2, ip, lsr #25
    81d4:	andeq	r0, r0, r0, asr r2
    81d8:	muleq	r2, r8, ip
    81dc:			; <UNDEFINED> instruction: 0x000002b4
    81e0:	andeq	ip, r2, r8, lsl #2
    81e4:	andeq	r0, r0, r4, lsl #5
    81e8:	andeq	r0, r0, r4, lsr #4
    81ec:	andeq	r5, r1, r6, lsl #21
    81f0:	strheq	ip, [r2], -r4
    81f4:	andeq	r0, r0, ip, lsr #6
    81f8:	ldrdeq	r0, [r0], -ip
    81fc:	muleq	r2, sl, r0
    8200:	andeq	ip, r2, sl, asr #32
    8204:	andeq	ip, r2, r8, lsr #32
    8208:	andeq	r9, r2, sl, lsl #23
    820c:	andeq	r5, r1, r2, lsl r9
    8210:	andeq	fp, r2, sl, ror #31
    8214:	andeq	r5, r1, r8, ror r9
    8218:	andeq	fp, r2, r2, asr #31
    821c:	andeq	r5, r1, ip, ror #18
    8220:	andeq	r5, r1, r8, ror #18
    8224:	andeq	r4, r1, r8, asr #14
    8228:	andeq	r3, r1, lr, asr pc
    822c:	svcmi	0x00f0e92d
    8230:			; <UNDEFINED> instruction: 0xf8dfb08f
    8234:			; <UNDEFINED> instruction: 0xf04f9320
    8238:	ldrbtmi	r0, [r9], #2560	; 0xa00
    823c:			; <UNDEFINED> instruction: 0x0110e9d9
    8240:	tstcs	r2, #3555328	; 0x364000
    8244:	strhi	lr, [fp, #-2521]	; 0xfffff627
    8248:	ldrdvs	pc, [r8], -r9	; <UNPREDICTABLE>
    824c:	tsteq	r2, r9, asr #19
    8250:	tstcs	r0, #3293184	; 0x324000
    8254:	bge	2c2980 <backup_type@@Base+0x28e370>
    8258:	eorsge	pc, r0, r9, asr #17
    825c:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    8260:			; <UNDEFINED> instruction: 0x070ae9d9
    8264:	ldrsbtmi	pc, [r0], -r9	; <UNPREDICTABLE>
    8268:			; <UNDEFINED> instruction: 0xf0002800
    826c:	svccs	0x0000812c
    8270:	msrhi	CPSR_fc, r0
    8274:			; <UNDEFINED> instruction: 0xf0002c00
    8278:	ldmib	r9, {r1, r2, r5, r8, pc}^
    827c:	lfmne	f3, 2, [r9], {20}
    8280:			; <UNDEFINED> instruction: 0xf1429104
    8284:	mrsls	r0, (UNDEF: 21)
    8288:	stmdane	r9!, {r2, r8, fp, ip, pc}^
    828c:	stmdbcs	sl, {r0, r3, fp, ip, sp, lr}
    8290:			; <UNDEFINED> instruction: 0xf8cdbf18
    8294:			; <UNDEFINED> instruction: 0xf000a030
    8298:	stmibmi	pc!, {r0, r2, r3, r8, pc}	; <UNPREDICTABLE>
    829c:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    82a0:	ldmib	r1, {r2, r8, r9, sp}^
    82a4:	bcs	2eab4 <quoting_style_vals@@Base+0xe6f4>
    82a8:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    82ac:	bls	429e8 <backup_type@@Base+0xe3d8>
    82b0:	ldmib	sp, {r2, r5, r8, r9, fp, ip, lr, pc}^
    82b4:	ldrmi	fp, [r3, #3076]	; 0xc04
    82b8:	tsteq	r3, ip, ror fp
    82bc:	tsthi	r8, r0, lsl #5	; <UNPREDICTABLE>
    82c0:	bls	142a3c <backup_type@@Base+0x10e42c>
    82c4:	stmdbeq	r0, {r0, r3, r4, r6, r7, r8, ip, sp, lr, pc}
    82c8:	beq	12c3078 <backup_type@@Base+0x128ea68>
    82cc:	bls	2c2a08 <backup_type@@Base+0x28e3f8>
    82d0:	add	pc, r8, #14614528	; 0xdf0000
    82d4:	bls	2c2a50 <backup_type@@Base+0x28e440>
    82d8:	bl	4996d8 <backup_type@@Base+0x4650c8>
    82dc:	bl	10cb308 <backup_type@@Base+0x1096cf8>
    82e0:			; <UNDEFINED> instruction: 0xf8de020a
    82e4:			; <UNDEFINED> instruction: 0xf8de3018
    82e8:	bl	4cc360 <backup_type@@Base+0x497d50>
    82ec:	stmib	lr, {r0, r3, r8, r9}^
    82f0:	ldrbmi	ip, [r2], -r4, lsl #4
    82f4:	andeq	lr, r2, #66560	; 0x10400
    82f8:	andcc	lr, r6, #3375104	; 0x338000
    82fc:	bls	42a78 <backup_type@@Base+0xe468>
    8300:	movwcs	lr, #18909	; 0x49dd
    8304:	bl	1e99950 <backup_type@@Base+0x1e65340>
    8308:	vaddw.s8	q8, q0, d3
    830c:	blls	28708 <quoting_style_vals@@Base+0x8348>
    8310:	bcc	4855c <backup_type@@Base+0x13f4c>
    8314:	beq	82f34 <backup_type@@Base+0x4e924>
    8318:	strbmi	r4, [r1], #-1066	; 0xfffffbd6
    831c:	stmdbeq	r4, {r5, r7, r8, ip, sp, lr, pc}
    8320:	nrmcce	f7, f4
    8324:	stfeqd	f7, [r4], {167}	; 0xa7
    8328:	bleq	102f44 <backup_type@@Base+0xce934>
    832c:	blcc	14649c <backup_type@@Base+0x111e8c>
    8330:	svccc	0x0004f849
    8334:	svccc	0x0001f812
    8338:	svclt	0x00082b2b
    833c:			; <UNDEFINED> instruction: 0xf80e232d
    8340:			; <UNDEFINED> instruction: 0xf8513f01
    8344:	ldrbmi	r3, [sl, #-2820]	; 0xfffff4fc
    8348:	svccc	0x0004f84c
    834c:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    8350:	ldmib	sp, {sl, fp, ip, sp, pc}^
    8354:	bl	feeeeb6c <backup_type@@Base+0xfeeba55c>
    8358:	bl	1b08f84 <backup_type@@Base+0x1ad4974>
    835c:	movwcc	r0, #4618	; 0x120a
    8360:			; <UNDEFINED> instruction: 0xf1429302
    8364:	movwls	r0, #13056	; 0x3300
    8368:	blcs	2efa0 <quoting_style_vals@@Base+0xebe0>
    836c:	addhi	pc, r7, r0, asr #32
    8370:	blcs	f66404 <backup_type@@Base+0xf31df4>
    8374:	rschi	pc, r3, r0, asr #32
    8378:	eorvc	r2, r1, sl, lsr #2
    837c:	ldmdavc	r3, {r1, fp, sp, lr}
    8380:	blcs	b74854 <backup_type@@Base+0xb40244>
    8384:	andsvc	fp, r1, r8, lsl #30
    8388:	svccc	0x0001f812
    838c:	mvnsle	r2, r0, lsl #22
    8390:	blcs	aa6444 <backup_type@@Base+0xa71e34>
    8394:	sbchi	pc, r8, r0, asr #32
    8398:	eorvc	r2, fp, sp, lsr r3
    839c:	ldmdavc	r3, {r1, r4, r5, fp, sp, lr}
    83a0:			; <UNDEFINED> instruction: 0x212db13b
    83a4:	svclt	0x00082b2a
    83a8:			; <UNDEFINED> instruction: 0xf8127011
    83ac:	blcs	17fb8 <__assert_fail@plt+0x14f50>
    83b0:	ldmib	sp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    83b4:	ldmib	sp, {r8, r9, sp}^
    83b8:	strbmi	r9, [sl, #-2562]	; 0xfffff5fe
    83bc:	movweq	lr, #43891	; 0xab73
    83c0:	andcs	fp, r0, #760	; 0x2f8
    83c4:	stmib	sp, {r8, r9, sp}^
    83c8:	blle	c10ff0 <backup_type@@Base+0xbdc9e0>
    83cc:	blge	c2b48 <backup_type@@Base+0x8e538>
    83d0:	mvfeqdp	f7, f6
    83d4:			; <UNDEFINED> instruction: 0xf1a89a00
    83d8:			; <UNDEFINED> instruction: 0xf10a0c04
    83dc:			; <UNDEFINED> instruction: 0x465331ff
    83e0:	stmdbeq	r2, {r0, r2, r8, r9, fp, sp, lr, pc}
    83e4:	strtmi	r0, [r1], #-155	; 0xffffff65
    83e8:	ldrmi	r4, [pc], #-1048	; 83f0 <__assert_fail@plt+0x5388>
    83ec:	stmdbeq	sl, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    83f0:			; <UNDEFINED> instruction: 0xf85e1e6a
    83f4:			; <UNDEFINED> instruction: 0xf8403f04
    83f8:			; <UNDEFINED> instruction: 0xf8123b04
    83fc:	blcs	b58008 <backup_type@@Base+0xb239f8>
    8400:			; <UNDEFINED> instruction: 0x232bbf08
    8404:	svccc	0x0001f801
    8408:	svccc	0x0004f85c
    840c:			; <UNDEFINED> instruction: 0xf847454a
    8410:	mvnle	r3, r4, lsl #22
    8414:	bls	42b90 <backup_type@@Base+0xe580>
    8418:	ldrdeq	lr, [r2, -sp]
    841c:	movweq	lr, #3001	; 0xbb9
    8420:	andeq	lr, r1, #108544	; 0x1a800
    8424:	movwls	r3, #33537	; 0x8301
    8428:	movweq	pc, #322	; 0x142	; <UNPREDICTABLE>
    842c:	blmi	132d058 <backup_type@@Base+0x12f8a48>
    8430:			; <UNDEFINED> instruction: 0xbc08e9dd
    8434:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8438:	ldfnee	f2, [r0], {20}
    843c:			; <UNDEFINED> instruction: 0xf1419006
    8440:	andls	r0, r7, r0
    8444:	bls	1c2bc0 <backup_type@@Base+0x18e5b0>
    8448:	svclt	0x000845e2
    844c:	ldrdle	r4, [r0, #-89]!	; 0xffffffa7
    8450:	ldmib	r3, {fp, ip, pc}^
    8454:	strmi	sl, [r4], #-2838	; 0xfffff4ea
    8458:	tstcs	r6, r3, asr #19
    845c:	subscs	r4, lr, #48, 12	; 0x3000000
    8460:	blge	542b74 <backup_type@@Base+0x50e564>
    8464:			; <UNDEFINED> instruction: 0xf7fa7062
    8468:			; <UNDEFINED> instruction: 0x4640eb56
    846c:	bl	14c645c <backup_type@@Base+0x1491e4c>
    8470:			; <UNDEFINED> instruction: 0xf7fa4628
    8474:	andcs	lr, r1, r0, asr fp
    8478:	pop	{r0, r1, r2, r3, ip, sp, pc}
    847c:	blmi	e6c444 <backup_type@@Base+0xe37e34>
    8480:	bls	c2bfc <backup_type@@Base+0x8e5ec>
    8484:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    8488:	addseq	r4, r2, sl, asr #12
    848c:			; <UNDEFINED> instruction: 0xf1193301
    8490:	tstls	r2, r1, lsl #2
    8494:	vstmiaeq	r3, {s28-s106}
    8498:			; <UNDEFINED> instruction: 0xf1419903
    849c:	mrsls	r0, (UNDEF: 19)
    84a0:	andne	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    84a4:	stclpl	0, cr5, [fp], #516	; 0x204
    84a8:	andcc	pc, r9, r4, lsl #16
    84ac:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    84b0:			; <UNDEFINED> instruction: 0xe75d50bb
    84b4:	movwls	r3, #17154	; 0x4302
    84b8:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    84bc:			; <UNDEFINED> instruction: 0xf142930c
    84c0:	movwls	r0, #21248	; 0x5300
    84c4:			; <UNDEFINED> instruction: 0xf8dfe6e9
    84c8:			; <UNDEFINED> instruction: 0xf7fa90a0
    84cc:	ldrtmi	lr, [r8], -r4, lsr #22
    84d0:			; <UNDEFINED> instruction: 0xf8c944f9
    84d4:			; <UNDEFINED> instruction: 0xf7fa6028
    84d8:			; <UNDEFINED> instruction: 0x4620eb1e
    84dc:	eorhi	pc, ip, r9, asr #17
    84e0:	bl	6464d0 <backup_type@@Base+0x611ec0>
    84e4:			; <UNDEFINED> instruction: 0xf8c92000
    84e8:	andlt	r5, pc, r0, lsr r0	; <UNPREDICTABLE>
    84ec:	svchi	0x00f0e8bd
    84f0:			; <UNDEFINED> instruction: 0x010bebb9
    84f4:	stmdbls	sp, {r0, r2, r3, r8, ip, pc}
    84f8:			; <UNDEFINED> instruction: 0x0c0ceb6a
    84fc:	tstls	sl, r1, lsl #2
    8500:	tsteq	r0, ip, asr #2	; <UNPREDICTABLE>
    8504:	strbt	r9, [r3], fp, lsl #2
    8508:	movwcs	r2, #512	; 0x200
    850c:	movwcs	lr, #10701	; 0x29cd
    8510:	blmi	5c21c0 <backup_type@@Base+0x58dbb0>
    8514:	rsbeq	pc, lr, #64, 12	; 0x4000000
    8518:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    851c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8520:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    8524:	stc	7, cr15, [r0, #1000]!	; 0x3e8
    8528:			; <UNDEFINED> instruction: 0xf6404b13
    852c:	ldmdbmi	r3, {r1, r5, r6, r9}
    8530:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    8534:	tstcc	r0, #2030043136	; 0x79000000
    8538:			; <UNDEFINED> instruction: 0xf7fa4478
    853c:	blmi	483b9c <backup_type@@Base+0x44f58c>
    8540:	subseq	pc, sl, #64, 12	; 0x4000000
    8544:	ldmdami	r1, {r4, r8, fp, lr}
    8548:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    854c:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
    8550:	stc	7, cr15, [sl, #1000]	; 0x3e8
    8554:	andeq	fp, r2, r2, lsl pc
    8558:	muleq	r2, r0, sp
    855c:	andeq	r9, r2, r4, asr sp
    8560:	andeq	fp, r2, r8, lsl sp
    8564:	andeq	fp, r2, r8, asr #25
    8568:	andeq	fp, r2, ip, ror ip
    856c:	andeq	r5, r1, r0, asr pc
    8570:	andeq	r5, r1, lr, lsr #10
    8574:	andeq	r5, r1, r6, lsr r6
    8578:	andeq	r5, r1, sl, lsr pc
    857c:	andeq	r5, r1, r8, lsl r5
    8580:	andeq	r5, r1, ip, lsl #12
    8584:	andeq	r5, r1, r4, lsr #30
    8588:	andeq	r5, r1, r2, lsl #10
    858c:	andeq	r5, r1, r2, ror #11
    8590:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    8594:	orreq	lr, r0, #3072	; 0xc00
    8598:			; <UNDEFINED> instruction: 0x47706a18
    859c:			; <UNDEFINED> instruction: 0x0002bbba
    85a0:	andle	r2, r5, r3, lsl #16
    85a4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    85a8:	addeq	lr, r0, r3, lsl #22
    85ac:	ldrbmi	r6, [r0, -r0, asr #22]!
    85b0:	ldrbmi	r2, [r0, -r0]!
    85b4:	andeq	fp, r2, r6, lsr #23
    85b8:	bmi	11b1cc <backup_type@@Base+0xe6bbc>
    85bc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    85c0:	tstlt	r0, r8, lsl r8
    85c4:			; <UNDEFINED> instruction: 0x47707858
    85c8:	andeq	r9, r2, ip, lsl #14
    85cc:	andeq	r0, r0, r8, lsl r2
    85d0:	bmi	11b1e4 <backup_type@@Base+0xe6bd4>
    85d4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    85d8:	tstlt	r0, r8, lsl r8
    85dc:			; <UNDEFINED> instruction: 0x47707858
    85e0:	strdeq	r9, [r2], -r4
    85e4:	andeq	r0, r0, r4, asr #4
    85e8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    85ec:			; <UNDEFINED> instruction: 0x0110e9d3
    85f0:	svclt	0x00004770
    85f4:	andeq	fp, r2, r2, ror #22
    85f8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    85fc:			; <UNDEFINED> instruction: 0x0114e9d3
    8600:	svclt	0x00004770
    8604:	andeq	fp, r2, r2, asr fp
    8608:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    860c:			; <UNDEFINED> instruction: 0x0112e9d3
    8610:	svclt	0x00004770
    8614:	andeq	fp, r2, r2, asr #22
    8618:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    861c:			; <UNDEFINED> instruction: 0x0116e9d3
    8620:	svclt	0x00004770
    8624:	andeq	fp, r2, r2, lsr fp
    8628:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    862c:	ldrdeq	lr, [r2, -r3]
    8630:	svclt	0x00004770
    8634:	andeq	r9, r2, r2, lsl #20
    8638:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    863c:	ldrdeq	lr, [r0, -r3]!
    8640:	svclt	0x00004770
    8644:	andeq	fp, r2, r2, lsl fp
    8648:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    864c:	ldrdeq	lr, [r2, -r3]!
    8650:	svclt	0x00004770
    8654:	andeq	fp, r2, r2, lsl #22
    8658:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    865c:			; <UNDEFINED> instruction: 0xf8536adb
    8660:	ldrbmi	r0, [r0, -r0, lsr #32]!
    8664:	strdeq	fp, [r2], -r2
    8668:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    866c:			; <UNDEFINED> instruction: 0x5c186b1b
    8670:	svclt	0x00004770
    8674:	andeq	fp, r2, r2, ror #21
    8678:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    867c:			; <UNDEFINED> instruction: 0xf8536a9b
    8680:	ldrbmi	r0, [r0, -r0, lsr #32]!
    8684:	ldrdeq	fp, [r2], -r2
    8688:	ldrmi	r4, [r3], -lr, lsl #18
    868c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    8690:	strcs	lr, [sl], #-2513	; 0xfffff62f
    8694:	eorne	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    8698:	eoreq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    869c:	teqlt	r9, ip, lsl #12
    86a0:			; <UNDEFINED> instruction: 0xf8121842
    86a4:			; <UNDEFINED> instruction: 0xf1a44c01
    86a8:	blx	fed096d8 <backup_type@@Base+0xfecd50c8>
    86ac:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    86b0:	tstcs	r1, sl, lsl #12
    86b4:	b	ff9c66a4 <backup_type@@Base+0xff992094>
    86b8:	strtmi	fp, [r0], -r8, lsl #2
    86bc:			; <UNDEFINED> instruction: 0xf005bd10
    86c0:	svclt	0x0000feeb
    86c4:			; <UNDEFINED> instruction: 0x0002babe
    86c8:	svcmi	0x00f0e92d
    86cc:	blhi	c3b88 <backup_type@@Base+0x8f578>
    86d0:	stccs	8, cr15, [r8], {223}	; 0xdf
    86d4:	stccc	8, cr15, [r8], {223}	; 0xdf
    86d8:	rsclt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
    86dc:	tstls	ip, r6
    86e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    86e4:			; <UNDEFINED> instruction: 0xf04f936d
    86e8:			; <UNDEFINED> instruction: 0xf7ff0300
    86ec:			; <UNDEFINED> instruction: 0xf8dffb75
    86f0:			; <UNDEFINED> instruction: 0xf8df3c74
    86f4:	ldrbtmi	r2, [fp], #-3188	; 0xfffff38c
    86f8:	andls	r4, r7, #2046820352	; 0x7a000000
    86fc:			; <UNDEFINED> instruction: 0x6702e9d3
    8700:			; <UNDEFINED> instruction: 0xf1772e00
    8704:	blle	988f0c <backup_type@@Base+0x9548fc>
    8708:	stclmi	8, cr15, [r0], #-892	; 0xfffffc84
    870c:	stcllt	8, cr15, [r0], #-892	; 0xfffffc84
    8710:	stclge	8, cr15, [r0], #-892	; 0xfffffc84
    8714:	ldmib	r3, {r2, r3, r4, r5, r6, sl, lr}^
    8718:	ldrbtmi	r8, [fp], #2308	; 0x904
    871c:	strd	r4, [lr], -sl
    8720:	ldrdcs	lr, [r6, -sl]
    8724:	mrrccc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    8728:	usatcc	pc, #31, r2, lsl #2	; <UNPREDICTABLE>
    872c:	ldrbcc	pc, [pc, r1, asr #2]!	; <UNPREDICTABLE>
    8730:	ldrbtmi	r2, [fp], #-3584	; 0xfffff200
    8734:	strvs	lr, [r2, -r3, asr #19]
    8738:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    873c:	strbmi	sp, [pc, #-2827]	; 7c39 <__assert_fail@plt+0x4bd1>
    8740:	strbmi	fp, [r6, #-3848]	; 0xfffff0f8
    8744:	bvs	fe8fcafc <backup_type@@Base+0xfe8c84ec>
    8748:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    874c:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8750:	ldrdcs	lr, [r2, -fp]
    8754:	ldclne	7, cr14, [sl], #-920	; 0xfffffc68
    8758:			; <UNDEFINED> instruction: 0xf1b6bf08
    875c:			; <UNDEFINED> instruction: 0xf0423fff
    8760:			; <UNDEFINED> instruction: 0xf8df81b5
    8764:			; <UNDEFINED> instruction: 0xf8df8c18
    8768:	ldrbtmi	r3, [r8], #3096	; 0xc18
    876c:			; <UNDEFINED> instruction: 0xf8d8447b
    8770:	stmib	r3, {r4, r7}^
    8774:			; <UNDEFINED> instruction: 0xb1206704
    8778:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    877c:			; <UNDEFINED> instruction: 0xf8c82300
    8780:	stmdbls	r6, {r4, r7, ip, sp}
    8784:	blcc	fff46b08 <backup_type@@Base+0xfff124f8>
    8788:	blvs	fff46b0c <backup_type@@Base+0xfff124fc>
    878c:			; <UNDEFINED> instruction: 0xf1a2460a
    8790:	blx	fec88fa8 <backup_type@@Base+0xfec54998>
    8794:	ldrbtmi	pc, [fp], #-642	; 0xfffffd7e	; <UNPREDICTABLE>
    8798:	ldmdbeq	r2, {r1, r2, r3, r4, r5, r6, sl, lr}^
    879c:	stmdbcs	r1, {r0, r2, r3, r9, ip, pc}
    87a0:			; <UNDEFINED> instruction: 0xf042bf08
    87a4:	andls	r0, r8, #268435456	; 0x10000000
    87a8:			; <UNDEFINED> instruction: 0x461168b0
    87ac:	movwcs	lr, #2515	; 0x9d3
    87b0:	tstcs	r8, #3244032	; 0x318000
    87b4:	cmple	r2, r0, lsl #18
    87b8:	blcs	16f3d8 <backup_type@@Base+0x13adc8>
    87bc:			; <UNDEFINED> instruction: 0xf7fad020
    87c0:	movwcs	lr, #2542	; 0x9ee
    87c4:	stmib	r6, {r9, sp}^
    87c8:	stmib	r6, {r1, r5, r8, r9, sp}^
    87cc:	strmi	r2, [r7], -r0, lsr #6
    87d0:			; <UNDEFINED> instruction: 0xf93af7ff
    87d4:	movwcc	r1, #15939	; 0x3e43
    87d8:	strbthi	pc, [sp], -r0, lsl #4	; <UNPREDICTABLE>
    87dc:	blcc	feb46b60 <backup_type@@Base+0xfeb12550>
    87e0:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    87e4:	movwls	r6, #14360	; 0x3818
    87e8:	blcc	c267fc <backup_type@@Base+0xbf21ec>
    87ec:	vqdmulh.s<illegal width 8>	d18, d0, d9
    87f0:	ldmib	r6, {r2, r3, r5, r8, pc}^
    87f4:	stmdals	r8, {r8, sl, lr}
    87f8:	stmib	r6, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr}^
    87fc:	ands	r4, lr, lr, lsl r5
    8800:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8804:			; <UNDEFINED> instruction: 0xf7ff4604
    8808:	svcne	0x0043f91f
    880c:	vcgt.s8	d3, d0, d7
    8810:	stmdals	r7, {r2, r6, r7, r9, pc}
    8814:			; <UNDEFINED> instruction: 0xf8df2204
    8818:			; <UNDEFINED> instruction: 0xf8df3b74
    881c:	stmiapl	r3, {r2, r4, r5, r6, r8, r9, fp, ip}^
    8820:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    8824:	strtmi	r9, [r8], -r3, lsl #6
    8828:	bl	ffd46818 <backup_type@@Base+0xffd12208>
    882c:			; <UNDEFINED> instruction: 0xf0002800
    8830:	ldmib	r6, {r0, r3, r4, r5, r6, r9, sl, pc}^
    8834:	stmdals	r8, {r8, r9, sp}
    8838:	stmib	r6, {r2, r4, r5, r8, r9, sl, sp, lr}^
    883c:			; <UNDEFINED> instruction: 0xf8df231e
    8840:			; <UNDEFINED> instruction: 0xf8df2b54
    8844:	ldrbtmi	r3, [sl], #-2844	; 0xfffff4e4
    8848:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    884c:	subsmi	r9, sl, sp, ror #22
    8850:	cmnhi	r7, r2, asr #32	; <UNPREDICTABLE>
    8854:	ldc	0, cr11, [sp], #444	; 0x1bc
    8858:	pop	{r1, r8, r9, fp, pc}
    885c:			; <UNDEFINED> instruction: 0xf7fa8ff0
    8860:			; <UNDEFINED> instruction: 0x4604e99e
    8864:			; <UNDEFINED> instruction: 0xf8f0f7ff
    8868:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    886c:	vcgt.s8	d3, d0, d11
    8870:	stmdals	r7, {r2, r4, r7, r9, pc}
    8874:			; <UNDEFINED> instruction: 0xf8df2208
    8878:			; <UNDEFINED> instruction: 0xf8df3b14
    887c:	stmiapl	r3, {r2, r3, r4, r8, r9, fp, ip}^
    8880:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    8884:	strtmi	r9, [r8], -r3, lsl #6
    8888:	bl	ff146878 <backup_type@@Base+0xff112268>
    888c:	stmdacs	r0, {r2, r3, r5, ip, pc}
    8890:	addhi	pc, lr, #64	; 0x40
    8894:	blcs	aa6948 <backup_type@@Base+0xa72338>
    8898:			; <UNDEFINED> instruction: 0xf815d103
    889c:	blcs	a984a8 <backup_type@@Base+0xa63e98>
    88a0:	blcs	83cc94 <backup_type@@Base+0x808684>
    88a4:	ldrhi	pc, [r3], -r0
    88a8:	bcs	ffc46c2c <backup_type@@Base+0xffc1261c>
    88ac:	beq	ffc46c30 <backup_type@@Base+0xffc12620>
    88b0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    88b4:	ldrdcc	lr, [r0, -r2]
    88b8:	stmdbhi	r2, {r4, r6, r7, r8, fp, sp, lr, pc}
    88bc:			; <UNDEFINED> instruction: 0xf8c23301
    88c0:			; <UNDEFINED> instruction: 0xf1413098
    88c4:	ldmib	r2, {sl}^
    88c8:			; <UNDEFINED> instruction: 0xf8c20118
    88cc:	strmi	r4, [r0, #156]	; 0x9c
    88d0:	movweq	lr, #7033	; 0x1b79
    88d4:	ldrbhi	pc, [r1, -r1, lsl #5]	; <UNPREDICTABLE>
    88d8:	bcc	ff246c5c <backup_type@@Base+0xff21264c>
    88dc:	andcs	r2, r0, #0, 2
    88e0:	ldrbtcc	pc, [pc], #79	; 88e8 <__assert_fail@plt+0x5880>	; <UNPREDICTABLE>
    88e4:	tstls	r6, #2063597568	; 0x7b000000
    88e8:	bcc	fef46c6c <backup_type@@Base+0xfef1265c>
    88ec:	ldrbcc	pc, [pc, #79]!	; 8943 <__assert_fail@plt+0x58db>	; <UNPREDICTABLE>
    88f0:	ldrmi	lr, [r0, #-2509]!	; 0xfffff633
    88f4:	ldrbtmi	r4, [fp], #-1674	; 0xfffff976
    88f8:	strmi	lr, [r4, #-2509]!	; 0xfffff633
    88fc:	ldrmi	lr, [sl, #-2509]	; 0xfffff633
    8900:			; <UNDEFINED> instruction: 0x460c4615
    8904:	stmib	sp, {r1, r2, r5, r8, r9, ip, pc}^
    8908:	movwcs	r4, #1322	; 0x52a
    890c:	ldrmi	r9, [r3], r3, lsl #26
    8910:			; <UNDEFINED> instruction: 0x932e9339
    8914:	blls	22d5ec <backup_type@@Base+0x1f8fdc>
    8918:	eorne	lr, r0, #3358720	; 0x334000
    891c:	andsne	lr, ip, #3358720	; 0x334000
    8920:	eorne	lr, r2, #3358720	; 0x334000
    8924:	andsne	lr, lr, #3358720	; 0x334000
    8928:	andne	lr, r4, #3358720	; 0x334000
    892c:	eorsls	r9, r6, #1073741837	; 0x4000000d
    8930:	eorsls	r9, r8, #-1073741811	; 0xc000000d
    8934:	stmib	sp, {r4, r8, r9, ip, pc}^
    8938:			; <UNDEFINED> instruction: 0xf7ffab0e
    893c:	mcrrne	8, 8, pc, r3, cr5	; <UNPREDICTABLE>
    8940:			; <UNDEFINED> instruction: 0xf0004606
    8944:	blls	5aa0c4 <backup_type@@Base+0x575ab4>
    8948:	stmdbhi	r2, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    894c:	ldmib	sp, {r4, r8, r9, fp, ip, sp, pc}^
    8950:	strmi	r1, [fp], -lr, lsl #4
    8954:	blls	4195a8 <backup_type@@Base+0x3e4f98>
    8958:	andeq	pc, r1, #3
    895c:	andcs	fp, r0, #8, 30
    8960:			; <UNDEFINED> instruction: 0xf0412a00
    8964:	bls	9aa500 <backup_type@@Base+0x975ef0>
    8968:	mrcvs	14, 2, r6, cr2, cr3, {0}
    896c:	movweq	lr, #35763	; 0x8bb3
    8970:	bl	18ad5c8 <backup_type@@Base+0x1878fb8>
    8974:	tstls	r5, #603979776	; 0x24000000
    8978:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    897c:			; <UNDEFINED> instruction: 0xf1742b04
    8980:	vsubw.s8	q0, q1, d0
    8984:			; <UNDEFINED> instruction: 0xf8df806e
    8988:	strcs	r3, [r3], -r4, lsr #20
    898c:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    8990:	andsvs	r6, r0, r8, lsl r8
    8994:	bne	646d18 <backup_type@@Base+0x612708>
    8998:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
    899c:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
    89a0:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    89a4:	stmib	r1, {r8, r9, sp}^
    89a8:	ldrmi	r8, [r9, #2306]	; 0x902
    89ac:	ldrmi	fp, [r0, #3848]	; 0xf08
    89b0:	subhi	pc, r1, r2
    89b4:	bl	1e59ffc <backup_type@@Base+0x1e259ec>
    89b8:	vsubw.s8	q0, q1, d3
    89bc:			; <UNDEFINED> instruction: 0xf8df807c
    89c0:	b	13cf198 <backup_type@@Base+0x139ab88>
    89c4:	stmdavs	sl!, {r3, r7, r8, r9, sl}
    89c8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    89cc:	ldmdavc	r2, {r1, r2, r6, r7, r9, sl, lr}
    89d0:			; <UNDEFINED> instruction: 0xf8d16acc
    89d4:	blvs	234a7c <backup_type@@Base+0x20046c>
    89d8:			; <UNDEFINED> instruction: 0x0c07eb04
    89dc:			; <UNDEFINED> instruction: 0xf8009418
    89e0:	bl	2d0a08 <backup_type@@Base+0x29c3f8>
    89e4:	mvnpl	r0, r7, lsl #4
    89e8:	andcc	pc, r7, fp, asr #16
    89ec:	stmdavs	fp!, {r1, r4, r7, r9, sl, lr}
    89f0:			; <UNDEFINED> instruction: 0xf1a17819
    89f4:	bcs	909220 <backup_type@@Base+0x8d4c10>
    89f8:	cmphi	r8, r0, lsl #4	; <UNPREDICTABLE>
    89fc:			; <UNDEFINED> instruction: 0xf012e8df
    8a00:	subeq	r0, r0, #64, 4
    8a04:	cmpeq	r6, r6, asr r1
    8a08:	cmpeq	r6, r6, asr r1
    8a0c:	cmpeq	r6, r6, asr r1
    8a10:	cmpeq	r6, r6, asr r1
    8a14:	cmpeq	r6, r6, asr r1
    8a18:	cmpeq	r6, r6, asr r1
    8a1c:	cmpeq	r6, r6, asr r1
    8a20:	cmpeq	r6, r6, asr r1
    8a24:	cmpeq	r6, r6, asr r1
    8a28:	cmpeq	r6, r6, asr r1
    8a2c:	orreq	r0, r6, #-2147483627	; 0x80000015
    8a30:	ldrsbeq	r0, [r6, #-31]	; 0xffffffe1
    8a34:	cmpeq	r6, r6, asr r1
    8a38:	cmpeq	r6, r6, asr r1
    8a3c:	cmpeq	r6, r6, asr r1
    8a40:	adcseq	r0, r2, #-2147483627	; 0x80000015
    8a44:	ldrsbeq	r0, [r6, #-31]	; 0xffffffe1
    8a48:			; <UNDEFINED> instruction: 0xf10603cd
    8a4c:			; <UNDEFINED> instruction: 0xf7ff0140
    8a50:	stmdavc	r7, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    8a54:			; <UNDEFINED> instruction: 0xf0012f2c
    8a58:	stmdbls	r8, {r0, r4, r5, r6, r7, r8, r9, pc}
    8a5c:	ldmib	r6, {r0, r5, r6, r8, r9, sl, fp, ip, sp}^
    8a60:	svclt	0x00188910
    8a64:	stmib	r6, {r0, r8, r9, sl, sp}^
    8a68:			; <UNDEFINED> instruction: 0xf04f7114
    8a6c:	blne	ffcd6670 <backup_type@@Base+0xffca2060>
    8a70:	strmi	pc, [r0], -pc, rrx
    8a74:	bl	19ad6d4 <backup_type@@Base+0x19790c4>
    8a78:	tstls	r7, #67108864	; 0x4000000
    8a7c:	ldrcc	lr, [r6], #-2525	; 0xfffff623
    8a80:	bl	1e5a0e8 <backup_type@@Base+0x1e25ad8>
    8a84:	vsubw.s8	q0, <illegal reg q0.5>, d4
    8a88:	stmdavc	r3, {r0, r1, r2, r4, r6, r7, r8, r9, pc}
    8a8c:	movwls	r2, #27489	; 0x6b61
    8a90:			; <UNDEFINED> instruction: 0xf8dfd108
    8a94:			; <UNDEFINED> instruction: 0xf1181924
    8a98:			; <UNDEFINED> instruction: 0xf1490201
    8a9c:	ldrbtmi	r0, [r9], #-768	; 0xfffffd00
    8aa0:	tstcs	r0, #3162112	; 0x304000
    8aa4:	ldmdbge	r0, {r0, ip, sp}^
    8aa8:			; <UNDEFINED> instruction: 0xf906f7ff
    8aac:	blcs	b26ac0 <backup_type@@Base+0xaf24b0>
    8ab0:			; <UNDEFINED> instruction: 0x83aaf001
    8ab4:	ldrsbeq	lr, [r0, #-157]	; 0xffffff63
    8ab8:	strmi	r4, [pc], -r6, lsl #12
    8abc:	cmpeq	r2, sp, asr #19
    8ac0:	blcs	192f6e0 <backup_type@@Base+0x18fb0d0>
    8ac4:	stmib	sp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    8ac8:	tstle	r8, ip, lsl r1
    8acc:	tstls	ip, #17152	; 0x4300
    8ad0:	movweq	pc, #321	; 0x141	; <UNPREDICTABLE>
    8ad4:	ldmib	sp, {r0, r2, r3, r4, r8, r9, ip, pc}^
    8ad8:	stmib	sp, {r2, r3, r4, sl, ip, sp}^
    8adc:	ldmib	sp, {r4, r6, sl, ip, sp}^
    8ae0:			; <UNDEFINED> instruction: 0xf8df451c
    8ae4:	blne	c8ee4c <backup_type@@Base+0xc5a83c>
    8ae8:	andeq	lr, r5, r7, ror #22
    8aec:			; <UNDEFINED> instruction: 0xf1401c53
    8af0:			; <UNDEFINED> instruction: 0xf04f0200
    8af4:	bne	ff014ef8 <backup_type@@Base+0xfefe08e8>
    8af8:			; <UNDEFINED> instruction: 0xf06f9018
    8afc:	bl	1818b04 <backup_type@@Base+0x17e44f4>
    8b00:	andsls	r0, r9, r2
    8b04:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8b08:	stmib	r1, {r3, r4, r8, r9, sl, sp, lr}^
    8b0c:	adcsmi	r3, r4, #1610612737	; 0x60000001
    8b10:	ldrmi	lr, [r2, #-2497]	; 0xfffff63f
    8b14:	andeq	lr, r7, r5, ror fp
    8b18:	orrhi	pc, lr, #268435464	; 0x10000008
    8b1c:	andeq	pc, r1, pc, rrx
    8b20:			; <UNDEFINED> instruction: 0xf06f1ac0
    8b24:	andsls	r4, sl, r0, lsl #12
    8b28:	streq	lr, [r2], #-2918	; 0xfffff49a
    8b2c:	ldmib	r1, {r0, r1, r3, r4, sl, ip, pc}^
    8b30:	ldmib	sp, {r2, r4, r8}^
    8b34:	adcmi	r4, r0, #109051904	; 0x6800000
    8b38:	streq	lr, [r5], #-2929	; 0xfffff48f
    8b3c:	cmnhi	ip, #268435464	; 0x10000008	; <UNPREDICTABLE>
    8b40:			; <UNDEFINED> instruction: 0xf8df181b
    8b44:	bl	1062d3c <backup_type@@Base+0x102e72c>
    8b48:	lfmne	f0, 2, [r9], {2}
    8b4c:	andeq	pc, r0, r2, asr #2
    8b50:	movwcc	r4, #9342	; 0x247e
    8b54:			; <UNDEFINED> instruction: 0xf1429310
    8b58:	tstls	r1, #0, 6
    8b5c:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    8b60:	andne	lr, r2, r6, asr #19
    8b64:			; <UNDEFINED> instruction: 0xf7ffe004
    8b68:	stmdacs	r0, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
    8b6c:	strbhi	pc, [sp], #0	; <UNPREDICTABLE>
    8b70:	movwcs	lr, #2518	; 0x9d6
    8b74:	bl	1d595cc <backup_type@@Base+0x1d24fbc>
    8b78:	ble	ffd0978c <backup_type@@Base+0xffcd517c>
    8b7c:	stmdami	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8b80:	svcls	0x0003ab55
    8b84:	ldrbtmi	sl, [ip], #-2651	; 0xfffff5a5
    8b88:	andls	r4, r8, #24, 12	; 0x1800000
    8b8c:	bcc	4443b4 <backup_type@@Base+0x40fda4>
    8b90:	tstcs	r0, #212, 18	; 0x350000
    8b94:			; <UNDEFINED> instruction: 0xf005683e
    8b98:	vstmdbvs	r3!, {s30-s48}
    8b9c:	stclvs	12, cr6, [r1], #-136	; 0xffffff78
    8ba0:	stclvs	8, cr1, [r3, #-840]!	; 0xfffffcb8
    8ba4:	movweq	lr, #15169	; 0x3b41
    8ba8:	rscscc	pc, pc, #-2147483644	; 0x80000004
    8bac:	mvnscc	pc, #-1073741808	; 0xc0000010
    8bb0:	stmdals	r8, {r0, r2, r9, sl, lr}
    8bb4:	blx	144bd0 <backup_type@@Base+0x1105c0>
    8bb8:	rscscc	pc, pc, #79	; 0x4f
    8bbc:	strls	r2, [r0, #-257]	; 0xfffffeff
    8bc0:	movwls	r4, #5635	; 0x1603
    8bc4:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8bc8:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    8bcc:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bd0:			; <UNDEFINED> instruction: 0x4628683d
    8bd4:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bd8:	strmi	r6, [r2], -r3, ror #21
    8bdc:	andsvs	r4, sl, r8, lsr #12
    8be0:			; <UNDEFINED> instruction: 0xf0056aa5
    8be4:	eorvs	pc, r8, sp, ror #21
    8be8:			; <UNDEFINED> instruction: 0xf0002800
    8bec:	blvs	8e9e2c <backup_type@@Base+0x8b581c>
    8bf0:	andsvc	r2, sl, sl, lsr #4
    8bf4:	tstcs	r4, #212, 18	; 0x350000
    8bf8:			; <UNDEFINED> instruction: 0xf1732a01
    8bfc:	vsubw.s8	q8, <illegal reg q0.5>, d0
    8c00:			; <UNDEFINED> instruction: 0xf8df866d
    8c04:	strcs	r6, [r1], #-1992	; 0xfffff838
    8c08:			; <UNDEFINED> instruction: 0x97c4f8df
    8c0c:			; <UNDEFINED> instruction: 0xf8df2500
    8c10:	ldrbtmi	r7, [lr], #-1988	; 0xfffff83c
    8c14:	ldrbtmi	r4, [pc], #-1273	; 8c1c <__assert_fail@plt+0x5bb4>
    8c18:	strht	r4, [r3], -r2
    8c1c:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    8c20:	vstmiane	r8, {s2-s55}
    8c24:	ldrdhi	pc, [r8], -sl	; <UNPREDICTABLE>
    8c28:			; <UNDEFINED> instruction: 0xf8434631
    8c2c:			; <UNDEFINED> instruction: 0xf005602b
    8c30:			; <UNDEFINED> instruction: 0xf848faa7
    8c34:	teqlt	r6, fp, lsr #32
    8c38:	ldrdcc	pc, [r8], -sl	; <UNPREDICTABLE>
    8c3c:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    8c40:			; <UNDEFINED> instruction: 0xf0012b00
    8c44:	blvs	ee9e48 <backup_type@@Base+0xeb5838>
    8c48:	strcc	r2, [r1], #-301	; 0xfffffed3
    8c4c:	andeq	pc, r1, fp, lsl #2
    8c50:	streq	pc, [r0, #-325]	; 0xfffffebb
    8c54:	andne	pc, fp, r3, lsl #16
    8c58:	tstcs	r4, #3522560	; 0x35c000
    8c5c:			; <UNDEFINED> instruction: 0x41ab42a2
    8c60:	cmnhi	r3, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    8c64:	mrc2	7, 7, pc, cr0, cr14, {7}
    8c68:	strls	r4, [r4], #-1699	; 0xfffff95d
    8c6c:	andcc	r4, r1, r6, lsl #12
    8c70:	cmphi	r9, #1	; <UNPREDICTABLE>
    8c74:			; <UNDEFINED> instruction: 0xf0012e00
    8c78:	blls	eaa48 <backup_type@@Base+0xb6438>
    8c7c:	stmdavc	fp, {r0, r3, r4, fp, sp, lr}
    8c80:			; <UNDEFINED> instruction: 0xf0412b3c
    8c84:	stmdavc	fp, {r1, r2, r3, r4, r9, sl, pc}^
    8c88:	svclt	0x00182b20
    8c8c:			; <UNDEFINED> instruction: 0xf0412b09
    8c90:	ldmib	r9, {r3, r4, r9, sl, pc}^
    8c94:	adcmi	r2, fp, #20, 6	; 0x50000000
    8c98:	adcmi	fp, r2, #12, 30	; 0x30
    8c9c:			; <UNDEFINED> instruction: 0xd1bd2002
    8ca0:	ldc2l	7, cr15, [r8, #1016]	; 0x3f8
    8ca4:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    8ca8:	ldr	r3, [r7, r2]!
    8cac:	blge	3c3428 <backup_type@@Base+0x38ee18>
    8cb0:	strmi	lr, [sl, #-2525]!	; 0xfffff623
    8cb4:	movweq	lr, #47706	; 0xba5a
    8cb8:			; <UNDEFINED> instruction: 0xf0039b10
    8cbc:	svclt	0x00080301
    8cc0:	blcs	118c8 <__assert_fail@plt+0xe860>
    8cc4:	adcshi	pc, r8, #1
    8cc8:	andls	r2, r8, #0, 4
    8ccc:			; <UNDEFINED> instruction: 0xf1b99a08
    8cd0:	svclt	0x00b40f00
    8cd4:			; <UNDEFINED> instruction: 0xf0022200
    8cd8:	bcs	94e4 <__assert_fail@plt+0x647c>
    8cdc:	ldrbhi	pc, [pc], r1, asr #32	; <UNPREDICTABLE>
    8ce0:			; <UNDEFINED> instruction: 0xf0402b00
    8ce4:	ldmib	sp, {r2, r4, r6, r7, r8, sl, pc}^
    8ce8:	ldmib	sp, {r2, r3, r4, r9, ip}^
    8cec:	blls	e62974 <backup_type@@Base+0xe2e364>
    8cf0:			; <UNDEFINED> instruction: 0xf08342ba
    8cf4:	svclt	0x00080301
    8cf8:			; <UNDEFINED> instruction: 0xf00342b1
    8cfc:	svclt	0x00080301
    8d00:	blcs	11908 <__assert_fail@plt+0xe8a0>
    8d04:	ldrhi	pc, [pc, -r1, asr #32]
    8d08:	andsne	lr, lr, #3620864	; 0x374000
    8d0c:	bcs	2f9cc <quoting_style_vals@@Base+0xf60c>
    8d10:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    8d14:	stmdbcs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    8d18:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    8d1c:	movwcs	fp, #3864	; 0xf18
    8d20:			; <UNDEFINED> instruction: 0xf0002b00
    8d24:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, r8, sl, pc}^
    8d28:	strbmi	r1, [r1, #-546]	; 0xfffffdde
    8d2c:	movweq	lr, #39794	; 0x9b72
    8d30:			; <UNDEFINED> instruction: 0xf8dfda19
    8d34:	addeq	r3, r9, r4, lsr #13
    8d38:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8d3c:	blvs	6a0d6c <backup_type@@Base+0x66c75c>
    8d40:	ldmdane	r3!, {r3, sl, lr}^
    8d44:	bl	1af1d4 <backup_type@@Base+0x17abc4>
    8d48:	strmi	r0, [sl], #-1672	; 0xfffff978
    8d4c:			; <UNDEFINED> instruction: 0xf8436859
    8d50:	adcsmi	r1, r3, #4, 22	; 0x1000
    8d54:			; <UNDEFINED> instruction: 0xf8027851
    8d58:	stmdavs	r1, {r0, r8, r9, fp, ip}^
    8d5c:	blne	146e64 <backup_type@@Base+0x112854>
    8d60:	stmib	sp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    8d64:			; <UNDEFINED> instruction: 0xf8df8922
    8d68:	andcs	r3, r0, #116, 12	; 0x7400000
    8d6c:			; <UNDEFINED> instruction: 0x1670f8df
    8d70:	usatcc	pc, #31, r8, lsl #2	; <UNPREDICTABLE>
    8d74:			; <UNDEFINED> instruction: 0x4610447b
    8d78:	andsls	r4, lr, #2030043136	; 0x79000000
    8d7c:			; <UNDEFINED> instruction: 0xf149651a
    8d80:	andsls	r3, pc, #66846720	; 0x3fc0000
    8d84:	sbcvs	r6, pc, sl, lsl ip	; <UNPREDICTABLE>
    8d88:	andcc	r6, r1, #142	; 0x8e
    8d8c:	ldrbvs	r6, [r8, #-3161]	; 0xfffff3a7
    8d90:	ldrvs	r4, [sl], #-321	; 0xfffffebf
    8d94:			; <UNDEFINED> instruction: 0xf0006459
    8d98:	ldmib	r6, {r2, r6, r7, r8, sl, fp, ip, sp, pc}^
    8d9c:	andcc	r8, r1, r0, lsl #18
    8da0:			; <UNDEFINED> instruction: 0xf04f6734
    8da4:	svclt	0x001830ff
    8da8:	stmib	r6, {sp}^
    8dac:	strb	r8, [r6, #-2334]	; 0xfffff6e2
    8db0:	stmdbhi	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    8db4:	ldrvs	r2, [r4, -r0]!
    8db8:	ldmdbhi	lr, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    8dbc:	ldmdavc	sl, {r0, r1, r2, r3, r4, r5, r8, sl, sp, lr, pc}^
    8dc0:	tstls	r0, r0, lsl #2
    8dc4:			; <UNDEFINED> instruction: 0xf1062a0a
    8dc8:			; <UNDEFINED> instruction: 0xf10336ff
    8dcc:			; <UNDEFINED> instruction: 0xf0010701
    8dd0:	bcs	269288 <backup_type@@Base+0x234c78>
    8dd4:	bcs	838a3c <backup_type@@Base+0x80442c>
    8dd8:	eorshi	pc, r4, r1, asr #32
    8ddc:	mcrcc	12, 0, r1, cr1, cr15, {4}
    8de0:	strcc	lr, [lr], #-2525	; 0xfffff623
    8de4:			; <UNDEFINED> instruction: 0xf0414323
    8de8:	ldmib	sp, {r0, r2, r3, r8, pc}^
    8dec:	strcc	r3, [r1], #-1050	; 0xfffffbe6
    8df0:			; <UNDEFINED> instruction: 0xf1b3bf08
    8df4:	strdle	r3, [r3, -pc]
    8df8:	strcc	lr, [r4], #-2525	; 0xfffff623
    8dfc:	ldrcc	lr, [sl], #-2509	; 0xfffff633
    8e00:	vceq.f32	d18, d1, d1
    8e04:			; <UNDEFINED> instruction: 0xf8df80d7
    8e08:	ldrbtmi	r3, [fp], #-1500	; 0xfffffa24
    8e0c:	tstcs	r4, #3457024	; 0x34c000
    8e10:	svclt	0x00084599
    8e14:			; <UNDEFINED> instruction: 0xf0014590
    8e18:	ldrtmi	r8, [r1], -fp, lsr #7
    8e1c:			; <UNDEFINED> instruction: 0xf8cc4638
    8e20:			; <UNDEFINED> instruction: 0xf0056000
    8e24:			; <UNDEFINED> instruction: 0xf8caf9ad
    8e28:			; <UNDEFINED> instruction: 0xf8df0000
    8e2c:			; <UNDEFINED> instruction: 0xf8df15bc
    8e30:	ldrbtmi	r3, [r9], #-1468	; 0xfffffa44
    8e34:	ldmib	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8e38:	bvs	fe6a2a48 <backup_type@@Base+0xfe66e438>
    8e3c:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    8e40:			; <UNDEFINED> instruction: 0xf0012a00
    8e44:	ldmib	r3, {r2, r4, r6, r7, sl, pc}^
    8e48:	stmib	sp, {r3, r4, sl, ip, sp}^
    8e4c:	movwcs	r3, #1042	; 0x412
    8e50:	stmib	sp, {sl, sp}^
    8e54:	ldmib	sp, {r2, sl, ip, sp}^
    8e58:	addsmi	r3, lr, #301989888	; 0x12000000
    8e5c:	movweq	lr, #19319	; 0x4b77
    8e60:	stclge	6, cr15, [fp, #-1020]!	; 0xfffffc04
    8e64:	blge	3c35e0 <backup_type@@Base+0x38efd0>
    8e68:	ldmib	sp, {r4, r5, r7, r9, sl, lr}^
    8e6c:	ldrtmi	r4, [r9], sl, lsr #10
    8e70:	movweq	lr, #47706	; 0xba5a
    8e74:	movwcs	fp, #7948	; 0x1f0c
    8e78:	movwls	r2, #33536	; 0x8300
    8e7c:	str	r2, [r5, -r0, lsl #6]!
    8e80:	ldmib	sp, {r0, r3, r8, fp, sp}^
    8e84:	svclt	0x0008010e
    8e88:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    8e8c:	movwmi	r4, #42498	; 0xa602
    8e90:	svclt	0x00149a10
    8e94:	tstcs	r0, r1, lsl #2
    8e98:	andeq	pc, r1, #2
    8e9c:	andcs	fp, r0, #8, 30
    8ea0:	bcs	1a8d4 <renameat2@@Base+0xfac>
    8ea4:	strhi	pc, [lr, r0, asr #32]
    8ea8:	vceq.f32	d18, d1, d1
    8eac:	ldmib	sp, {r0, r2, r3, r4, r6, r7, pc}^
    8eb0:	movwmi	r1, #41486	; 0xa20e
    8eb4:	strhi	pc, [pc, r0, asr #32]
    8eb8:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    8ebc:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    8ec0:	strmi	r0, [r9, #276]	; 0x114
    8ec4:	strmi	fp, [r0, #3848]	; 0xf08
    8ec8:	orrhi	pc, r6, #1
    8ecc:			; <UNDEFINED> instruction: 0x46184631
    8ed0:	andvs	pc, r0, ip, asr #17
    8ed4:			; <UNDEFINED> instruction: 0xf954f005
    8ed8:	andeq	pc, r0, sl, asr #17
    8edc:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
    8ee0:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    8ee4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    8ee8:			; <UNDEFINED> instruction: 0x6702e9d2
    8eec:			; <UNDEFINED> instruction: 0xf8536a9b
    8ef0:	blcs	14f90 <__assert_fail@plt+0x11f28>
    8ef4:	ldrhi	pc, [r8], #1
    8ef8:	strcc	pc, [r0, #-2271]	; 0xfffff721
    8efc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8f00:	ldmib	r3, {r2, r4, r8, sp}^
    8f04:	andcc	r3, r1, #24, 8	; 0x18000000
    8f08:	stmib	sp, {r2, r3, r4, r5, r9, ip, pc}^
    8f0c:			; <UNDEFINED> instruction: 0xf1413412
    8f10:	teqls	sp, #0, 6
    8f14:	ldrtcc	lr, [ip], #-2525	; 0xfffff623
    8f18:	svclt	0x000842bc
    8f1c:			; <UNDEFINED> instruction: 0xd09a42b3
    8f20:	bls	d2fb38 <backup_type@@Base+0xcfb528>
    8f24:	movwls	r3, #17153	; 0x4301
    8f28:	b	10da89c <backup_type@@Base+0x10a628c>
    8f2c:	teqls	r4, #134217728	; 0x8000000
    8f30:			; <UNDEFINED> instruction: 0xf1439b05
    8f34:	movwls	r0, #21248	; 0x5300
    8f38:	strcc	lr, [lr], #-2525	; 0xfffff623
    8f3c:			; <UNDEFINED> instruction: 0xf0014323
    8f40:	blls	8299c0 <backup_type@@Base+0x7f53b0>
    8f44:			; <UNDEFINED> instruction: 0x93203301
    8f48:			; <UNDEFINED> instruction: 0xf1439b21
    8f4c:			; <UNDEFINED> instruction: 0x93210300
    8f50:	strtcc	pc, [ip], #2271	; 0x8df
    8f54:	stmdbls	r8, {r5, r9, sp}
    8f58:	blvs	6da14c <backup_type@@Base+0x6a5b3c>
    8f5c:	ldrtmi	r9, [r3], #-302	; 0xfffffed2
    8f60:			; <UNDEFINED> instruction: 0xe778701a
    8f64:	ldrne	pc, [ip], #2271	; 0x8df
    8f68:	andcs	r4, r8, #24, 12	; 0x1800000
    8f6c:	ldrbtmi	r9, [r9], #-786	; 0xfffffcee
    8f70:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f74:	stmdacs	r0, {r1, r4, r8, r9, fp, ip, pc}
    8f78:	ldrhi	pc, [r2], #1
    8f7c:	andeq	lr, r9, #88, 20	; 0x58000
    8f80:	ldrbthi	pc, [r2], #-65	; 0xffffffbf	; <UNPREDICTABLE>
    8f84:	movwls	r4, #17944	; 0x4618
    8f88:	svc	0x002ef7f9
    8f8c:	strmi	r9, [r2], -r4, lsl #22
    8f90:	blls	61a7f8 <backup_type@@Base+0x5e61e8>
    8f94:			; <UNDEFINED> instruction: 0xf00551da
    8f98:			; <UNDEFINED> instruction: 0xf84bf913
    8f9c:	stmdacs	r0, {r0, r1, r2}
    8fa0:	ldrbhi	pc, [r6], #-1	; <UNPREDICTABLE>
    8fa4:	ldmdavc	r3!, {r1, r2, r3, r5, fp, sp, lr}
    8fa8:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    8fac:	svclt	0x00182b00
    8fb0:	stmdble	r7, {r0, r3, r9, fp, sp}
    8fb4:	svccc	0x0001f816
    8fb8:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    8fbc:	svclt	0x00182b00
    8fc0:	ldmle	r7!, {r0, r3, r9, fp, sp}^
    8fc4:	blcs	c27098 <backup_type@@Base+0xbf2a88>
    8fc8:	ldmdavc	r3!, {r0, r3, r8, ip, lr, pc}^
    8fcc:	tstle	r6, ip, lsr #22
    8fd0:	blcs	c272a4 <backup_type@@Base+0xbf2c94>
    8fd4:	tstcs	r2, r3, lsl #2
    8fd8:			; <UNDEFINED> instruction: 0xf0044630
    8fdc:			; <UNDEFINED> instruction: 0xf8dfffe7
    8fe0:	ldrtmi	r7, [r0], -r8, lsr #8
    8fe4:			; <UNDEFINED> instruction: 0xf107447f
    8fe8:			; <UNDEFINED> instruction: 0xf7fe0140
    8fec:	stmdavc	r3, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8ff0:	subsle	r2, r1, ip, lsr #22
    8ff4:			; <UNDEFINED> instruction: 0x0110e9d7
    8ff8:	movweq	lr, #6736	; 0x1a50
    8ffc:	teqeq	r2, sp, asr #19
    9000:	subhi	pc, r6, #1
    9004:	streq	pc, [r1], -pc, rrx
    9008:	stceq	0, cr15, [r1], {79}	; 0x4f
    900c:	stmib	r7, {r8, r9, sp}^
    9010:			; <UNDEFINED> instruction: 0xf06fc314
    9014:	stmib	sp, {r8, r9, sl, lr}^
    9018:	strcs	r6, [r1], -r4, asr #14
    901c:	stmib	sp, {r8, r9, sl, sp}^
    9020:	ldmib	sp, {r1, r4, r5, r8, r9, sl, sp, lr}^
    9024:	adcsmi	r6, r0, #68, 14	; 0x1100000
    9028:	andeq	lr, r7, #115712	; 0x1c400
    902c:			; <UNDEFINED> instruction: 0xf043bfa8
    9030:	blcs	9c3c <__assert_fail@plt+0x6bd4>
    9034:	tsthi	r0, r1, asr #32	; <UNPREDICTABLE>
    9038:			; <UNDEFINED> instruction: 0x6732e9dd
    903c:			; <UNDEFINED> instruction: 0x1db14bf3
    9040:	andeq	pc, r0, #-1073741807	; 0xc0000011
    9044:	cfldrdne	mvd4, [r0, #492]!	; 0x1ec
    9048:	ldrshtls	r4, [sl], -r1
    904c:	andeq	pc, r0, r7, asr #2
    9050:			; <UNDEFINED> instruction: 0x462f903b
    9054:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9058:	stmib	r3, {r1, r3, r4, r5, r8, sl, lr}^
    905c:	and	r1, r4, r8, lsl r2
    9060:	ldc2	7, cr15, [lr, #1016]!	; 0x3f8
    9064:			; <UNDEFINED> instruction: 0xf0002800
    9068:	ldmib	r6, {r2, r3, r6, r9, pc}^
    906c:	addsmi	r2, r4, #0, 6
    9070:	tsteq	r3, r5, ror fp
    9074:			; <UNDEFINED> instruction: 0x4611daf4
    9078:	blmi	ff99a8e8 <backup_type@@Base+0xff9662d8>
    907c:			; <UNDEFINED> instruction: 0xf04f463d
    9080:	strcs	r0, [r0, -r0, lsl #16]
    9084:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9088:	stmib	sp, {r2, fp, ip, sp, lr}^
    908c:	ldmib	r6, {r1, r4, r9, ip}^
    9090:	stmib	r3, {r1, r8, r9, sl, sp, lr}^
    9094:			; <UNDEFINED> instruction: 0xe6de1218
    9098:	svccc	0x0001f810
    909c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    90a0:	svclt	0x00182b00
    90a4:	ldmle	r7!, {r0, r3, r9, fp, sp}^
    90a8:	ldrbtmi	r4, [lr], #-3803	; 0xfffff125
    90ac:	cmpeq	r0, r6, lsl #2	; <UNPREDICTABLE>
    90b0:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    90b4:			; <UNDEFINED> instruction: 0x0110e9d6
    90b8:	andcs	r6, r1, #3264	; 0xcc0
    90bc:	vldmdbvs	r2!, {s3-s25}
    90c0:	mcrreq	11, 6, lr, r1, cr1
    90c4:	teqls	r2, #16449536	; 0xfb0000
    90c8:	movweq	lr, #11084	; 0x2b4c
    90cc:	ldmib	sp, {r0, r1, r4, r5, r8, r9, ip, pc}^
    90d0:	blcs	161a0 <__assert_fail@plt+0x13138>
    90d4:	ldrcc	lr, [r4], #-2502	; 0xfffff63a
    90d8:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    90dc:	adchi	pc, ip, r1, asr #5
    90e0:	ldmdavc	r2!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    90e4:	mvnscc	pc, #79	; 0x4f
    90e8:	andeq	pc, r7, #111	; 0x6f
    90ec:	strmi	pc, [r0], -pc, rrx
    90f0:	movtls	r1, #19419	; 0x4bdb
    90f4:	streq	lr, [r8], #-2918	; 0xfffff49a
    90f8:			; <UNDEFINED> instruction: 0xf06f42ba
    90fc:	bl	1cd9d04 <backup_type@@Base+0x1ca56f4>
    9100:	strbls	r0, [r5], #-776	; 0xfffffcf8
    9104:	movwcs	fp, #8116	; 0x1fb4
    9108:	str	r2, [sl, r0, lsl #6]
    910c:	mcrcc	8, 0, r7, cr1, cr10, {2}
    9110:	bcs	290294 <backup_type@@Base+0x25bc84>
    9114:	strbhi	pc, [r8], r0	; <UNPREDICTABLE>
    9118:	svclt	0x00182a09
    911c:			; <UNDEFINED> instruction: 0xf0402a20
    9120:	ldcne	6, cr8, [pc], {202}	; 0xca
    9124:	blls	118930 <backup_type@@Base+0xe4320>
    9128:	movwls	r3, #17153	; 0x4301
    912c:			; <UNDEFINED> instruction: 0xf1439b05
    9130:	movwls	r0, #21248	; 0x5300
    9134:	strcc	lr, [lr], #-2525	; 0xfffff623
    9138:			; <UNDEFINED> instruction: 0xf0004323
    913c:	blls	82b074 <backup_type@@Base+0x7f6a64>
    9140:			; <UNDEFINED> instruction: 0x93203301
    9144:			; <UNDEFINED> instruction: 0xf1439b21
    9148:	cdpcs	3, 0, cr0, cr1, cr0, {0}
    914c:	vcgt.s8	d25, d0, d17
    9150:	blmi	fecaaffc <backup_type@@Base+0xfec769ec>
    9154:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9158:	ldrmi	r2, [r9, #792]	; 0x318
    915c:	ldrmi	fp, [r0, #3848]	; 0xf08
    9160:	eorhi	pc, r5, #1
    9164:			; <UNDEFINED> instruction: 0x46384631
    9168:	andvs	pc, r0, ip, asr #17
    916c:			; <UNDEFINED> instruction: 0xf808f005
    9170:	andeq	pc, r0, sl, asr #17
    9174:	blmi	feadb824 <backup_type@@Base+0xfeaa7214>
    9178:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    917c:			; <UNDEFINED> instruction: 0x6702e9d1
    9180:			; <UNDEFINED> instruction: 0xf8526a9a
    9184:	bcs	11224 <__assert_fail@plt+0xe1bc>
    9188:	teqhi	r1, #1	; <UNPREDICTABLE>
    918c:	ldrcc	lr, [r8], #-2515	; 0xfffff62d
    9190:	ldrcc	lr, [r2], #-2509	; 0xfffff633
    9194:			; <UNDEFINED> instruction: 0x932e9b08
    9198:	ldmdavc	sl, {r0, r2, r3, r4, r6, r9, sl, sp, lr, pc}^
    919c:			; <UNDEFINED> instruction: 0xf47f2a2d
    91a0:	ldmib	sp, {r0, r4, r9, sl, fp, sp, pc}^
    91a4:	strcc	r3, [r1], #-1050	; 0xfffffbe6
    91a8:			; <UNDEFINED> instruction: 0xf1b3bf02
    91ac:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    91b0:	stmib	sp, {r2, sl, ip, sp}^
    91b4:	ldmib	sp, {r1, r3, r4, sl, ip, sp}^
    91b8:			; <UNDEFINED> instruction: 0x4323340e
    91bc:	blmi	fe6bd62c <backup_type@@Base+0xfe68901c>
    91c0:	ldrbtmi	r4, [fp], #-1088	; 0xfffffbc0
    91c4:	stccs	8, cr15, [r1], {16}
    91c8:			; <UNDEFINED> instruction: 0x1014e9d3
    91cc:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
    91d0:			; <UNDEFINED> instruction: 0xf383fab3
    91d4:	subls	r1, sl, #18944	; 0x4a00
    91d8:	andeq	pc, r0, #64, 2
    91dc:	ldmib	sp, {r0, r1, r3, r6, r9, ip, pc}^
    91e0:	ldmdbeq	fp, {r1, r3, r6, r8}^
    91e4:			; <UNDEFINED> instruction: 0xf14118c0
    91e8:	strmi	r0, [r9, #256]	; 0x100
    91ec:	strmi	fp, [r0, #3848]	; 0xf08
    91f0:	andhi	pc, r8, #1
    91f4:	svceq	0x0000f1b9
    91f8:			; <UNDEFINED> instruction: 0xf1b8bf08
    91fc:			; <UNDEFINED> instruction: 0xf0410f01
    9200:			; <UNDEFINED> instruction: 0xf04f839c
    9204:	bmi	fe256208 <backup_type@@Base+0xfe221bf8>
    9208:	ldrbtcc	pc, [pc], #79	; 9210 <__assert_fail@plt+0x61a8>	; <UNPREDICTABLE>
    920c:			; <UNDEFINED> instruction: 0x46214618
    9210:	tsteq	sl, sp, asr #19
    9214:	smlawteq	r4, sp, r9, lr
    9218:	stmdbls	r8, {r1, r3, r4, r5, r6, sl, lr}
    921c:	teqls	r9, r4, lsl #23
    9220:	ldmib	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9224:	stfnee	f0, [r2], {20}
    9228:			; <UNDEFINED> instruction: 0xf141920e
    922c:	andls	r0, pc, #0, 4
    9230:	stmib	sp, {r1, r7, sl, fp, ip}^
    9234:	eorls	r0, sl, #-2147483641	; 0x80000007
    9238:	andeq	pc, r0, #1073741840	; 0x40000010
    923c:	ldmib	sp, {r0, r1, r3, r5, r9, ip, pc}^
    9240:	stmib	r3, {r1, r2, r3, r9, ip}^
    9244:	cdpmi	2, 7, cr1, cr11, cr2, {0}
    9248:	ldrbtmi	r4, [lr], #-3963	; 0xfffff085
    924c:	ldmvs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    9250:	stc	7, cr15, [r4], #996	; 0x3e4
    9254:	stmdavs	r9!, {r0, r1, r4, r5, fp, sp, lr}
    9258:	ldrdlt	pc, [r8], -r7
    925c:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r8, r9, ip, pc}^
    9260:	teqls	r8, #24, 2
    9264:	strmi	r9, [r8], -ip, lsr #32
    9268:	ldc	7, cr15, [lr, #996]!	; 0x3e4
    926c:	bvs	ffcaf6d4 <backup_type@@Base+0xffc7b0c4>
    9270:	strmi	r4, [r8], -r3, lsl #12
    9274:			; <UNDEFINED> instruction: 0xf8426ab1
    9278:	tstls	r8, fp, lsr #32
    927c:			; <UNDEFINED> instruction: 0xffa0f004
    9280:			; <UNDEFINED> instruction: 0xf8419918
    9284:	stmdacs	r0, {r0, r1, r3, r5}
    9288:	sbcshi	pc, r8, #1
    928c:	teqcs	sp, r2, lsr fp
    9290:	ldrbpl	r6, [r1], #2235	; 0x8bb
    9294:	stmdavc	r3, {r3, r5, fp, sp, lr}
    9298:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    929c:	svclt	0x00182b00
    92a0:	stmdble	r7, {r0, r3, r9, fp, sp}
    92a4:	svccc	0x0001f810
    92a8:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    92ac:	svclt	0x00182b00
    92b0:	ldmle	r7!, {r0, r3, r9, fp, sp}^
    92b4:	ldrbtmi	r4, [lr], #-3681	; 0xfffff19f
    92b8:	cmpeq	r8, r6, lsl #2	; <UNPREDICTABLE>
    92bc:	ldc2l	7, cr15, [ip], #1016	; 0x3f8
    92c0:	blcs	b272d4 <backup_type@@Base+0xaf2cc4>
    92c4:	strhi	pc, [sp]
    92c8:			; <UNDEFINED> instruction: 0x0112e9d6
    92cc:	movweq	lr, #6736	; 0x1a50
    92d0:	smlalbteq	lr, r2, sp, r9
    92d4:	msrhi	SPSR_c, r1
    92d8:	movwcs	r2, #1025	; 0x401
    92dc:	tstmi	r6, #3244032	; 0x318000
    92e0:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    92e4:	strmi	pc, [r0], #-111	; 0xffffff91
    92e8:	strbcc	lr, [ip], #-2509	; 0xfffff633
    92ec:	strcs	r2, [r0], #-769	; 0xfffffcff
    92f0:	strbcc	lr, [r2], #-2509	; 0xfffff633
    92f4:	strbcc	lr, [ip], #-2525	; 0xfffff623
    92f8:	bl	1c59d60 <backup_type@@Base+0x1c25750>
    92fc:	vsubw.s8	q0, q0, d4
    9300:	blmi	13eb174 <backup_type@@Base+0x13b6b64>
    9304:	rscscc	pc, pc, #79	; 0x4f
    9308:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    930c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9310:	blne	fe4a2f20 <backup_type@@Base+0xfe46e910>
    9314:	bl	186dc3c <backup_type@@Base+0x183962c>
    9318:	subls	r0, r9, #1879048192	; 0x70000000
    931c:	ldrdeq	lr, [r2, #-157]	; 0xffffff63
    9320:	blge	1243a9c <backup_type@@Base+0x120f48c>
    9324:	bl	1c5a86c <backup_type@@Base+0x1c2625c>
    9328:	vsubl.s8	q0, d0, d11
    932c:	ldmdane	r2!, {r0, r2, r7, r8, r9, sl, pc}
    9330:	bl	11edb80 <backup_type@@Base+0x11b9570>
    9334:	tstls	r3, r1, lsl #2
    9338:	blge	4c3ab4 <backup_type@@Base+0x48f4a4>
    933c:			; <UNDEFINED> instruction: 0xf11a4a41
    9340:	cmpls	r6, r1, lsl #2
    9344:			; <UNDEFINED> instruction: 0xf14b447a
    9348:	mrsls	r0, (UNDEF: 87)
    934c:	blge	643a5c <backup_type@@Base+0x60f44c>
    9350:	ldrmi	r4, [fp], sl, lsr #13
    9354:	strbmi	lr, [r6, #-2525]	; 0xfffff623
    9358:	svclt	0x0000e07a
    935c:	strdeq	r9, [r2], -r0
    9360:	andeq	r0, r0, r0, asr r2
    9364:	andeq	r9, r2, r6, lsr r9
    9368:	ldrdeq	r9, [r2], -r0
    936c:	andeq	fp, r2, r8, lsr sl
    9370:	andeq	r9, r2, r2, lsl r9
    9374:	andeq	r9, r2, r0, lsl r9
    9378:	strdeq	r9, [r2], -sl
    937c:	andeq	fp, r2, r2, ror #19
    9380:	andeq	r9, r2, r0, asr #17
    9384:	muleq	r2, r6, r8
    9388:			; <UNDEFINED> instruction: 0x0002b9b4
    938c:	ldrdeq	r0, [r0], -ip
    9390:	andeq	r4, r1, ip, lsl r1
    9394:	andeq	r9, r2, r2, lsl #9
    9398:	andeq	r5, r1, r0, lsl r3
    939c:	muleq	r2, ip, r8
    93a0:	andeq	r9, r2, sl, ror r7
    93a4:	andeq	r9, r2, r8, asr #14
    93a8:	andeq	fp, r2, r6, asr r8
    93ac:	andeq	r5, r1, lr, lsl #4
    93b0:	andeq	r9, r2, ip, lsl #13
    93b4:	andeq	fp, r2, r2, lsl #15
    93b8:	andeq	fp, r2, lr, lsr #13
    93bc:	andeq	fp, r2, r8, asr #12
    93c0:	ldrdeq	r9, [r2], -ip
    93c4:	andeq	fp, r2, r6, asr #11
    93c8:	andeq	r5, r1, sl, asr #5
    93cc:	andeq	fp, r2, sl, lsr r5
    93d0:	andeq	fp, r2, r8, lsr r5
    93d4:	andeq	fp, r2, r6, lsr r5
    93d8:	andeq	fp, r2, r4, lsl r4
    93dc:	ldrdeq	fp, [r2], -r8
    93e0:			; <UNDEFINED> instruction: 0x000292b4
    93e4:	andeq	fp, r2, r2, asr #6
    93e8:	strdeq	r9, [r2], -sl
    93ec:	andeq	fp, r2, r8, lsl r3
    93f0:	muleq	r2, r0, r2
    93f4:	andeq	r9, r2, r8, asr #2
    93f8:	andeq	fp, r2, r6, ror #4
    93fc:	andeq	fp, r2, r0, asr r2
    9400:	strdeq	fp, [r2], -r4
    9404:	andeq	r4, r1, r2, lsr #24
    9408:	andeq	fp, r2, r8, ror #2
    940c:	andeq	fp, r2, r8, lsl #2
    9410:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    9414:	andeq	fp, r2, r8, asr #1
    9418:	andeq	fp, r2, r2, lsr #1
    941c:	strdeq	sl, [r2], -r8
    9420:			; <UNDEFINED> instruction: 0x00028eb4
    9424:	ldrdeq	sl, [r2], -r2
    9428:	andeq	sl, r2, sl, lsl #31
    942c:	andeq	sl, r2, r4, lsr pc
    9430:	andeq	r8, r2, ip, lsl #28
    9434:	andeq	sl, r2, r2, lsl #30
    9438:	andeq	r8, r2, r0, ror #27
    943c:	muleq	r2, r6, lr
    9440:	andeq	r8, r2, r0, lsr #26
    9444:	andeq	sl, r2, r8, lsl #28
    9448:	blx	ff2c744a <backup_type@@Base+0xff292e3a>
    944c:	subsle	r2, r8, r0, lsl #16
    9450:	movwcs	lr, #2523	; 0x9db
    9454:	bl	1d59eac <backup_type@@Base+0x1d2589c>
    9458:	ble	ffd4a06c <backup_type@@Base+0xffd15a5c>
    945c:	stccc	8, cr15, [r8], #892	; 0x37c
    9460:	ldmib	sp, {r0, r2, r4, r6, r9, sl, lr}^
    9464:	ldrbtmi	sl, [fp], #-2844	; 0xfffff4e4
    9468:			; <UNDEFINED> instruction: 0x0116e9d3
    946c:	svclt	0x00084559
    9470:			; <UNDEFINED> instruction: 0xf0014550
    9474:	ldmib	sp, {r0, r2, r6, r8, pc}^
    9478:	ldmib	r3, {r2, r8, r9, fp, sp, pc}^
    947c:	ldrbmi	r2, [r4], -r0, lsr #6
    9480:	ldrbmi	r4, [ip], -r2, lsr #6
    9484:	tstmi	r3, #-1946157056	; 0x8c000000
    9488:	movwcs	fp, #7956	; 0x1f14
    948c:	stmdbcs	r0, {r8, r9, sp}
    9490:	stmdacs	r1, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
    9494:	blcs	120a0 <__assert_fail@plt+0xf038>
    9498:	orrshi	pc, r5, r1
    949c:	strcs	r2, [r0], #-768	; 0xfffffd00
    94a0:	movwcs	r9, #784	; 0x310
    94a4:	stmdbhi	r2!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    94a8:	sbcsge	pc, r4, sp, asr #17
    94ac:	sbcslt	pc, r8, sp, asr #17
    94b0:	strcc	lr, [r4], #-2509	; 0xfffff633
    94b4:	ldmib	r6, {r0, r1, r2, r3, r6, r7, sl, sp, lr, pc}^
    94b8:	andcc	r4, r1, r0, lsl #10
    94bc:			; <UNDEFINED> instruction: 0xf04f6737
    94c0:	svclt	0x001830ff
    94c4:	stmib	r6, {sp}^
    94c8:			; <UNDEFINED> instruction: 0xf7ff451e
    94cc:			; <UNDEFINED> instruction: 0xf8dfb9b8
    94d0:	stmdavc	sl!, {r2, r3, r4, r5, sl, fp, ip, sp}
    94d4:	bcs	29a6c8 <backup_type@@Base+0x2660b8>
    94d8:	addspl	pc, r0, r3, asr #17
    94dc:	andle	r4, r3, fp, lsr #12
    94e0:	svccs	0x0001f813
    94e4:	mvnsle	r2, sl, lsl #20
    94e8:	strtmi	r2, [r8], -r0, lsl #4
    94ec:			; <UNDEFINED> instruction: 0xf004701a
    94f0:			; <UNDEFINED> instruction: 0xf8dffe67
    94f4:	ldrbtmi	r3, [fp], #-3100	; 0xfffff3e4
    94f8:	addseq	pc, r0, r3, asr #17
    94fc:			; <UNDEFINED> instruction: 0xf47f2800
    9500:			; <UNDEFINED> instruction: 0xf04fa9d3
    9504:			; <UNDEFINED> instruction: 0xf7ff30ff
    9508:			; <UNDEFINED> instruction: 0xf8dfb99a
    950c:			; <UNDEFINED> instruction: 0xf04f3c08
    9510:			; <UNDEFINED> instruction: 0xf04f34ff
    9514:			; <UNDEFINED> instruction: 0xf04f35ff
    9518:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    951c:	strmi	lr, [r2, #-2499]	; 0xfffff63d
    9520:	stmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9524:			; <UNDEFINED> instruction: 0xf1061d28
    9528:			; <UNDEFINED> instruction: 0xf7fe0140
    952c:	stmdavc	r3, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    9530:			; <UNDEFINED> instruction: 0xf0002b2c
    9534:			; <UNDEFINED> instruction: 0xf06f87c9
    9538:			; <UNDEFINED> instruction: 0xf06f0301
    953c:	andcs	r4, r1, #0, 8
    9540:	strtcc	lr, [r4], #-2509	; 0xfffff633
    9544:	stmib	r6, {r8, r9, sp}^
    9548:			; <UNDEFINED> instruction: 0xf8df2314
    954c:	ldmib	sp, {r2, r3, r6, r7, r8, r9, fp, ip, sp}^
    9550:	ldrbtmi	r4, [fp], #-1316	; 0xfffffadc
    9554:	tstcs	r0, #3457024	; 0x34c000
    9558:			; <UNDEFINED> instruction: 0x41ab42a2
    955c:	strbthi	pc, [ip], -r0, lsl #5	; <UNPREDICTABLE>
    9560:	blcs	827574 <backup_type@@Base+0x7f2f64>
    9564:	stmdavc	r3, {r2, r8, r9, sl, fp, ip, sp, pc}^
    9568:	blcs	ad5574 <backup_type@@Base+0xaa0f64>
    956c:	strbthi	pc, [r4], -r0, asr #32	; <UNPREDICTABLE>
    9570:	blmi	fea478f4 <backup_type@@Base+0xfea132e4>
    9574:	ldrbtmi	r3, [ip], #-1
    9578:	cmpeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    957c:	blx	fe74757e <backup_type@@Base+0xfe712f6e>
    9580:	blcs	b27594 <backup_type@@Base+0xaf2f84>
    9584:	strhi	pc, [lr, r0]
    9588:	movwcs	r2, #513	; 0x201
    958c:			; <UNDEFINED> instruction: 0x461f4616
    9590:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    9594:	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    9598:	tstcs	r6, #196, 18	; 0x310000
    959c:	stmdbhi	r6!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    95a0:	blcc	1f47924 <backup_type@@Base+0x1f13314>
    95a4:	strmi	lr, [r6, #-2525]!	; 0xfffff623
    95a8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    95ac:	adcmi	r2, r2, #1207959552	; 0x48000000
    95b0:	vaddw.s8	q2, q8, d27
    95b4:	stmdavc	r3, {r0, r6, r9, sl, pc}
    95b8:	svclt	0x00042b20
    95bc:	andcc	r7, r1, r3, asr #16
    95c0:			; <UNDEFINED> instruction: 0xf0402b40
    95c4:	stmdavc	r3, {r0, r3, r4, r5, r9, sl, pc}^
    95c8:			; <UNDEFINED> instruction: 0xf0002b40
    95cc:			; <UNDEFINED> instruction: 0xf8df8450
    95d0:	ldrbtmi	r4, [ip], #-2900	; 0xfffff4ac
    95d4:	ldmdbhi	r4, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    95d8:	movweq	lr, #39512	; 0x9a58
    95dc:	ldmib	r4, {r1, r2, r8, ip, lr, pc}^
    95e0:	tstcc	r1, r0, lsl r0
    95e4:			; <UNDEFINED> instruction: 0xf1406421
    95e8:	strbtvs	r0, [r0], #-0
    95ec:	movweq	lr, #31318	; 0x7a56
    95f0:	bicshi	pc, lr, #0
    95f4:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    95f8:			; <UNDEFINED> instruction: 0xf06f1b8b
    95fc:			; <UNDEFINED> instruction: 0x93224100
    9600:	movweq	lr, #31585	; 0x7b61
    9604:	ldmib	sp, {r0, r1, r5, r8, r9, ip, pc}^
    9608:	ldrmi	r3, [r8, #1058]	; 0x422
    960c:	movweq	lr, #19321	; 0x4b79
    9610:	ldrhi	pc, [r2], -r0, lsl #5
    9614:	blne	447998 <backup_type@@Base+0x413388>
    9618:	andeq	lr, r6, #24, 22	; 0x6000
    961c:	movweq	lr, #39751	; 0x9b47
    9620:	ldrbtmi	r1, [r9], #-3152	; 0xfffff3b0
    9624:	streq	pc, [r0], #-323	; 0xfffffebd
    9628:	eorls	r3, r0, #536870912	; 0x20000000
    962c:	ldreq	lr, [r8], #-2497	; 0xfffff63f
    9630:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    9634:	bmi	ffd479b8 <backup_type@@Base+0xffd133a8>
    9638:	ldmib	sp, {r0, r5, r8, r9, ip, pc}^
    963c:	ldrbtmi	r6, [ip], #-1824	; 0xfffff8e0
    9640:			; <UNDEFINED> instruction: 0xf7fee004
    9644:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    9648:	svcge	0x005bf43f
    964c:	movwcs	lr, #2516	; 0x9d4
    9650:	bl	1dda0b0 <backup_type@@Base+0x1da5aa0>
    9654:	ble	ffd0a268 <backup_type@@Base+0xffcd5c58>
    9658:	bpl	ff5479dc <backup_type@@Base+0xff5133cc>
    965c:	blls	f37b8 <backup_type@@Base+0xbf1a8>
    9660:	ldmvc	r6!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    9664:	mcr	4, 0, r4, cr8, cr13, {3}
    9668:	ldmib	r5, {r4, r9, fp}^
    966c:			; <UNDEFINED> instruction: 0xf8d3b214
    9670:	stcvs	0, cr9, [fp]
    9674:			; <UNDEFINED> instruction: 0x0601f11b
    9678:			; <UNDEFINED> instruction: 0xf1426de9
    967c:	andls	r0, r6, #0, 14
    9680:	umlalvs	r1, r3, fp, r9
    9684:	tsteq	r1, r7, asr #22
    9688:	tstcs	r0, #3489792	; 0x354000
    968c:			; <UNDEFINED> instruction: 0xf00460e1
    9690:	stcvs	12, cr15, [fp, #-604]!	; 0xfffffda4
    9694:	stclvs	12, cr6, [r9], #-168	; 0xffffff58
    9698:	stclvs	8, cr1, [fp, #-840]!	; 0xfffffcb8
    969c:	movweq	lr, #15169	; 0x3b41
    96a0:	rscscc	pc, pc, #-2147483644	; 0x80000004
    96a4:	mvnscc	pc, #-1073741808	; 0xc0000010
    96a8:	strbmi	r4, [r0], -r7, lsl #12
    96ac:	stc2	0, cr15, [r8], {4}
    96b0:	rscscc	pc, pc, #79	; 0x4f
    96b4:	strls	r2, [r0, -r1, lsl #2]
    96b8:	movwls	r4, #5635	; 0x1603
    96bc:	bcc	1d47a40 <backup_type@@Base+0x1d13430>
    96c0:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    96c4:	bl	fef476b0 <backup_type@@Base+0xfef130a0>
    96c8:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    96cc:			; <UNDEFINED> instruction: 0xf7f94638
    96d0:	bvs	ffb04508 <backup_type@@Base+0xffacfef8>
    96d4:	ldrtmi	r4, [r8], -r2, lsl #12
    96d8:	bvs	febe1748 <backup_type@@Base+0xfebad138>
    96dc:	ldc2l	0, cr15, [r0, #-16]!
    96e0:	stmdacs	r0, {r3, r4, r5, sp, lr}
    96e4:	ldrhi	pc, [sl, -r0]!
    96e8:	eorcs	r6, sl, #44032	; 0xac00
    96ec:	b	13efb00 <backup_type@@Base+0x13bb4f0>
    96f0:	vnmls.f16	s0, s17, s12
    96f4:	ssatmi	r0, #19, r0, lsl #20
    96f8:	ldmib	r5, {r1, r3, r4, ip, sp, lr}^
    96fc:	stmdavs	lr, {r1, r4, r8, r9, sp}
    9700:	mrrc2	0, 0, pc, lr, cr4	; <UNPREDICTABLE>
    9704:	stcvs	13, cr6, [sl], #684	; 0x2ac
    9708:	ldmne	r2, {r0, r3, r5, r6, r7, sl, fp, sp, lr}^
    970c:	bl	1064ec0 <backup_type@@Base+0x10308b0>
    9710:			; <UNDEFINED> instruction: 0xf1120303
    9714:			; <UNDEFINED> instruction: 0xf14332ff
    9718:			; <UNDEFINED> instruction: 0x460733ff
    971c:			; <UNDEFINED> instruction: 0xf0044640
    9720:			; <UNDEFINED> instruction: 0xf04ffc4f
    9724:	strdcs	r3, [r1, -pc]
    9728:	strmi	r9, [r3], -r0, lsl #14
    972c:			; <UNDEFINED> instruction: 0xf8df9301
    9730:	ldrtmi	r3, [r0], -r8, lsl #20
    9734:			; <UNDEFINED> instruction: 0xf7f9447b
    9738:	stmdbls	r3, {r2, r7, r8, r9, fp, sp, lr, pc}
    973c:	ldrtmi	r6, [r0], -lr, lsl #16
    9740:	bl	14c772c <backup_type@@Base+0x149311c>
    9744:	strmi	r6, [r2], -fp, ror #21
    9748:			; <UNDEFINED> instruction: 0xf8434630
    974c:	bvs	feb91778 <backup_type@@Base+0xfeb5d168>
    9750:	ldc2	0, cr15, [r6, #-16]!
    9754:	andeq	pc, r9, r6, asr #16
    9758:			; <UNDEFINED> instruction: 0xf0002800
    975c:			; <UNDEFINED> instruction: 0xf11b87c9
    9760:	andls	r0, r4, #536870912	; 0x20000000
    9764:			; <UNDEFINED> instruction: 0xf04f9a06
    9768:	stmdavs	fp!, {r0, r2, r3, r4, r5}
    976c:			; <UNDEFINED> instruction: 0xf142462f
    9770:	blvs	a49f78 <backup_type@@Base+0xa15968>
    9774:	movwcc	r9, #4613	; 0x1205
    9778:			; <UNDEFINED> instruction: 0xf04f686a
    977c:			; <UNDEFINED> instruction: 0xf8df0b00
    9780:			; <UNDEFINED> instruction: 0xf14289bc
    9784:			; <UNDEFINED> instruction: 0xf8c50200
    9788:			; <UNDEFINED> instruction: 0xf8c53098
    978c:			; <UNDEFINED> instruction: 0xf04f209c
    9790:			; <UNDEFINED> instruction: 0xf04f33ff
    9794:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    9798:	movwcs	r2, #800	; 0x320
    979c:	movwls	r9, #33542	; 0x8306
    97a0:			; <UNDEFINED> instruction: 0xf8df44f8
    97a4:			; <UNDEFINED> instruction: 0xf801399c
    97a8:			; <UNDEFINED> instruction: 0xf04f000a
    97ac:	ldrbtmi	r0, [fp], #-2561	; 0xfffff5ff
    97b0:	subhi	pc, r0, sp, asr #17
    97b4:	ldmib	r7, {r0, r2, r3, r8, r9, ip, pc}^
    97b8:	ldrbmi	r2, [r2, #-788]	; 0xfffffcec
    97bc:	movweq	lr, #47987	; 0xbb73
    97c0:	blls	37ffe8 <backup_type@@Base+0x34b9d8>
    97c4:	ldrdeq	lr, [r4, -sp]
    97c8:	movwcs	lr, #10707	; 0x29d3
    97cc:	orrmi	r4, fp, r2, lsl #5
    97d0:	ldrbhi	pc, [r3, -r0, asr #5]	; <UNPREDICTABLE>
    97d4:			; <UNDEFINED> instruction: 0xf938f7fe
    97d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    97dc:	cmnhi	r8, #64	; 0x40	; <UNPREDICTABLE>
    97e0:	ldmib	sp, {r4, r9, fp, ip, pc}^
    97e4:	cfmul32vs	mvfx4, mvfx3, mvfx4
    97e8:	blne	6e5138 <backup_type@@Base+0x6b0b28>
    97ec:	bl	18ae42c <backup_type@@Base+0x1879e1c>
    97f0:	movwls	r0, #62213	; 0xf305
    97f4:	strcc	lr, [lr], #-2525	; 0xfffff623
    97f8:			; <UNDEFINED> instruction: 0xf1742b03
    97fc:	vsubw.s8	q0, <illegal reg q0.5>, d0
    9800:			; <UNDEFINED> instruction: 0xf8df8130
    9804:	strcs	r3, [r2, #-2368]	; 0xfffff6c0
    9808:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    980c:	ldmdahi	r9, {r1, r4, fp, sp, lr}
    9810:	mulshi	r1, fp, r8
    9814:	blls	e5a68 <backup_type@@Base+0xb1458>
    9818:	stmdavc	r4, {r3, r4, fp, sp, lr}
    981c:	movweq	pc, #37284	; 0x91a4	; <UNPREDICTABLE>
    9820:	vqdmulh.s<illegal width 8>	d18, d0, d1
    9824:	sfmcc	f0, 1, [r1, #-60]	; 0xffffffc4
    9828:	strtmi	r3, [r9], -r1
    982c:	stc2	0, cr15, [r8], #16
    9830:			; <UNDEFINED> instruction: 0xf380fab0
    9834:	ldmdbeq	fp, {r0, r9, sl, lr}^
    9838:	svclt	0x00082d00
    983c:	blcs	12444 <__assert_fail@plt+0xf3dc>
    9840:	movthi	pc, #36928	; 0x9040	; <UNPREDICTABLE>
    9844:	msreq	CPSR_, #164, 2	; 0x29
    9848:	vpadd.i8	d2, d0, d13
    984c:	ldm	pc, {r3, r5, r7, r9, pc}^	; <UNPREDICTABLE>
    9850:	andeq	pc, r0, #19
    9854:	adceq	r0, r6, #1610612746	; 0x6000000a
    9858:	adceq	r0, r6, #1610612746	; 0x6000000a
    985c:	adceq	r0, r6, #1610612746	; 0x6000000a
    9860:	adceq	r0, r6, #1610612746	; 0x6000000a
    9864:	adceq	r0, r6, #1610612746	; 0x6000000a
    9868:	adceq	r0, r6, #-536870909	; 0xe0000003
    986c:	adceq	r0, r6, #805306376	; 0x30000008
    9870:	adceq	r0, r6, #1610612746	; 0x6000000a
    9874:	adceq	r0, r6, #1610612746	; 0x6000000a
    9878:	adceq	r0, r6, #1610612746	; 0x6000000a
    987c:	adceq	r0, r6, #1610612746	; 0x6000000a
    9880:	adceq	r0, r6, #1610612746	; 0x6000000a
    9884:	adceq	r0, r6, #1610612746	; 0x6000000a
    9888:	adceq	r0, r6, #1610612746	; 0x6000000a
    988c:			; <UNDEFINED> instruction: 0xf1180200
    9890:	movtls	r3, #1023	; 0x3ff
    9894:	mvnscc	pc, #1073741842	; 0x40000012
    9898:			; <UNDEFINED> instruction: 0xf8df9341
    989c:	bls	dd7b54 <backup_type@@Base+0xda3544>
    98a0:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    98a4:			; <UNDEFINED> instruction: 0xf8df0140
    98a8:	andsvs	r4, sl, r4, lsr #17
    98ac:	bls	e1aebc <backup_type@@Base+0xde68ac>
    98b0:	stmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    98b4:	subsvs	r0, sl, r2, lsl #2
    98b8:	andeq	lr, r1, #125952	; 0x1ec00
    98bc:	ldmib	sp, {r1, r4, r9, fp, ip, lr, pc}^
    98c0:	bvs	fe7635c8 <backup_type@@Base+0xfe72efb8>
    98c4:	streq	lr, [r6, #2821]	; 0xb05
    98c8:	stmdbeq	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    98cc:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    98d0:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
    98d4:	ldrbcc	pc, [pc, r7, asr #2]!	; <UNPREDICTABLE>
    98d8:	strvs	lr, [r2, -r4, asr #19]
    98dc:	svclt	0x0008455f
    98e0:	mvnsle	r4, r6, asr r5
    98e4:	stmdavs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    98e8:	stmdbls	ip!, {r9, sp}
    98ec:	ldrbtmi	r2, [lr], #-1025	; 0xfffffbff
    98f0:	ldmvs	r0!, {r8, sl, sp}
    98f4:	ldc2	0, cr15, [ip, #20]!
    98f8:	tsteq	r1, sl, lsl r1	; <UNPREDICTABLE>
    98fc:	ldmdbls	r5!, {r1, r5, r8, ip, pc}
    9900:	tstcs	r8, #3506176	; 0x358000
    9904:			; <UNDEFINED> instruction: 0xf14b9104
    9908:			; <UNDEFINED> instruction: 0x91230100
    990c:	tstls	r5, r6, lsr r9
    9910:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9914:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    9918:	ldmib	r6, {r1, r8, r9, sp}^
    991c:	stmib	sp, {r1, r2, r4, r8, r9, sp}^
    9920:	ldmib	sp, {r1, r2, r3, r4, r8, r9, sp}^
    9924:	ldmib	sp, {r2, r5, r9, ip}^
    9928:	adcsmi	r6, r1, #4, 14	; 0x100000
    992c:	movweq	lr, #31602	; 0x7b72
    9930:			; <UNDEFINED> instruction: 0x6730e9dd
    9934:	b	db168 <backup_type@@Base+0xa6b58>
    9938:	svclt	0x00b40302
    993c:	andcs	r2, r0, #268435456	; 0x10000000
    9940:	svccc	0x00fff1b3
    9944:	tstcs	r0, ip, lsl #30
    9948:	tsteq	r1, r2	; <UNPREDICTABLE>
    994c:	svclt	0x00081c7b
    9950:	svccc	0x00fff1b6
    9954:	ldrthi	pc, [r9], #0	; <UNPREDICTABLE>
    9958:	ldmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    995c:	b	21b024 <backup_type@@Base+0x1e6a14>
    9960:	bl	1e4a18c <backup_type@@Base+0x1e15b7c>
    9964:	strbmi	r0, [r3], -r7
    9968:	movwcs	fp, #8116	; 0x1fb4
    996c:			; <UNDEFINED> instruction: 0xf1b22300
    9970:	svclt	0x000c3fff
    9974:			; <UNDEFINED> instruction: 0xf0032300
    9978:	stmdblt	fp, {r0, r8, r9}
    997c:	ldrvs	lr, [sl, -sp, asr #19]
    9980:			; <UNDEFINED> instruction: 0x37d4f8df
    9984:			; <UNDEFINED> instruction: 0x671ae9dd
    9988:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    998c:	stmdbcs	r0, {r5, r8, r9, sl, sp, lr}
    9990:	strbhi	pc, [r1], #0	; <UNPREDICTABLE>
    9994:	eorne	lr, r4, #3620864	; 0x374000
    9998:	eorne	lr, r2, #3194880	; 0x30c000
    999c:	blcs	705bc <backup_type@@Base+0x3bfac>
    99a0:	strbthi	pc, [r3], #-0	; <UNPREDICTABLE>
    99a4:			; <UNDEFINED> instruction: 0x671ee9dd
    99a8:	movweq	lr, #31318	; 0x7a56
    99ac:	sbchi	pc, lr, r0
    99b0:	stmdbhi	r2!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    99b4:	movweq	lr, #35606	; 0x8b16
    99b8:	bl	11ee5e8 <backup_type@@Base+0x11b9fd8>
    99bc:	andls	r0, fp, #-1879048192	; 0x90000000
    99c0:			; <UNDEFINED> instruction: 0xf8df9a0a
    99c4:			; <UNDEFINED> instruction: 0xf1123798
    99c8:	bls	2d61cc <backup_type@@Base+0x2a1bbc>
    99cc:			; <UNDEFINED> instruction: 0xf142447b
    99d0:	mcrcs	2, 0, r3, cr1, cr15, {7}
    99d4:	andne	lr, r4, #3194880	; 0x30c000
    99d8:	stmdbhi	r6, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
    99dc:	ldrdeq	lr, [r2, -r3]
    99e0:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    99e4:	strhi	pc, [sp, -r0, asr #5]
    99e8:			; <UNDEFINED> instruction: 0x3774f8df
    99ec:	ldfccp	f7, [pc], #32	; 9a14 <__assert_fail@plt+0x69ac>
    99f0:	strbmi	r4, [pc], -r6, asr #12
    99f4:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    99f8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    99fc:			; <UNDEFINED> instruction: 0xf8d30104
    9a00:	stmib	sp, {r2, r3, r5, sp, lr, pc}^
    9a04:			; <UNDEFINED> instruction: 0xf8d38908
    9a08:			; <UNDEFINED> instruction: 0xf8d39030
    9a0c:	strbmi	r8, [ip], #40	; 0x28
    9a10:	andgt	pc, ip, sp, asr #17
    9a14:	andsls	pc, r8, sp, asr #17
    9a18:	ldrbtmi	r4, [r0], r1, asr #13
    9a1c:	ldrdeq	lr, [r4, -sp]
    9a20:	bl	1c5a4a8 <backup_type@@Base+0x1c25e98>
    9a24:	vsubw.s8	q8, q0, d5
    9a28:	ldrbmi	r8, [sp, #-1778]	; 0xfffff90e
    9a2c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9a30:	strbthi	pc, [sp], r0	; <UNPREDICTABLE>
    9a34:	strtmi	r9, [r3], #-2822	; 0xfffff4fa
    9a38:	strcc	lr, [r1], #-12
    9a3c:	streq	pc, [r0, #-325]	; 0xfffffebb
    9a40:	bl	1c5a4c8 <backup_type@@Base+0x1c25eb8>
    9a44:	vsubl.s8	q8, d0, d5
    9a48:	ldrbmi	r8, [sp, #-1762]	; 0xfffff91e
    9a4c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9a50:	ldrbhi	pc, [sp], r0	; <UNPREDICTABLE>
    9a54:	mulgt	r0, r3, r8
    9a58:	ssatmi	r4, #7, sl, lsl #12
    9a5c:			; <UNDEFINED> instruction: 0xf1bc3301
    9a60:	mvnle	r0, r0, lsr #30
    9a64:	stmib	sp, {r0, r2, r3, r4, r6, r8, sl, lr}^
    9a68:	svclt	0x00080104
    9a6c:			; <UNDEFINED> instruction: 0xf0004554
    9a70:			; <UNDEFINED> instruction: 0xf85986ce
    9a74:	ldrtmi	r1, [r3], -lr, lsr #32
    9a78:			; <UNDEFINED> instruction: 0xf1453401
    9a7c:	strcc	r0, [r1], -r0, lsl #10
    9a80:	eorne	pc, r3, r9, asr #16
    9a84:	streq	pc, [r0, -r7, asr #2]
    9a88:	stmdbls	r3, {r1, r4, fp, ip, sp, lr}
    9a8c:	svccs	0x0001f801
    9a90:	eorcs	pc, lr, r8, asr r8	; <UNPREDICTABLE>
    9a94:			; <UNDEFINED> instruction: 0xf8489103
    9a98:	ldmib	sp, {r0, r1, r5, sp}^
    9a9c:	adcsmi	r2, fp, #671088640	; 0x28000000
    9aa0:	adcsmi	fp, r2, #8, 30
    9aa4:	ldmib	sp, {r1, r3, r4, r5, r7, r8, ip, lr, pc}^
    9aa8:	adcmi	r0, r0, #4, 2
    9aac:	movweq	lr, #23409	; 0x5b71
    9ab0:	movwcs	fp, #8108	; 0x1fac
    9ab4:	ldrbmi	r2, [sp, #-768]	; 0xfffffd00
    9ab8:	ldrbmi	fp, [r4, #-3844]	; 0xfffff0fc
    9abc:	biclt	r2, fp, r0, lsl #6
    9ac0:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    9ac4:	ldrbtmi	r1, [sl], #-3683	; 0xfffff19d
    9ac8:	ldrmi	r6, [sl], #-2834	; 0xfffff4ee
    9acc:	svccc	0x0001f812
    9ad0:			; <UNDEFINED> instruction: 0xf0002b20
    9ad4:	strcc	r8, [r1], #-1956	; 0xfffff85c
    9ad8:	streq	pc, [r0, #-325]	; 0xfffffebb
    9adc:	bl	1c5a564 <backup_type@@Base+0x1c25f54>
    9ae0:	svclt	0x00ac0305
    9ae4:	movwcs	r2, #769	; 0x301
    9ae8:	svclt	0x0004455d
    9aec:	movwcs	r4, #1364	; 0x554
    9af0:	mvnle	r2, r0, lsl #22
    9af4:			; <UNDEFINED> instruction: 0x3670f8df
    9af8:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    9afc:			; <UNDEFINED> instruction: 0x065e681b
    9b00:	ldrbthi	pc, [r4], #256	; 0x100	; <UNPREDICTABLE>
    9b04:	teqls	lr, #17152	; 0x4300
    9b08:	movweq	pc, #321	; 0x141	; <UNPREDICTABLE>
    9b0c:	teqls	pc, #390070272	; 0x17400000
    9b10:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9b14:	eorsne	lr, lr, #3620864	; 0x374000
    9b18:	movwcs	fp, #7948	; 0x1f0c
    9b1c:	adcmi	r2, sl, #0, 6
    9b20:	adcmi	fp, r1, #4, 30
    9b24:	blcs	12730 <__assert_fail@plt+0xf6c8>
    9b28:	ldrbhi	pc, [r0, -r0]	; <UNPREDICTABLE>
    9b2c:	andne	lr, r8, #3620864	; 0x374000
    9b30:	ldrmi	lr, [lr, #-2525]!	; 0xfffff623
    9b34:	svclt	0x0006455a
    9b38:	movwcs	r4, #5457	; 0x1551
    9b3c:	addsmi	r2, r5, #0, 6
    9b40:	addmi	fp, ip, #4, 30
    9b44:	blcs	12750 <__assert_fail@plt+0xf6e8>
    9b48:	ldrbhi	pc, [r0, r0]!	; <UNPREDICTABLE>
    9b4c:	blcs	30784 <quoting_style_vals@@Base+0x103c4>
    9b50:	sbcshi	pc, r0, #64	; 0x40
    9b54:			; <UNDEFINED> instruction: 0x2614f8df
    9b58:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    9b5c:	cfldrdne	mvd3, [r9], {2}
    9b60:	ldmib	r2, {r3, r5, r8, ip, pc}^
    9b64:			; <UNDEFINED> instruction: 0xf1440100
    9b68:	eorls	r0, r9, #0, 4
    9b6c:	strmi	lr, [r8, #-2525]!	; 0xfffff623
    9b70:	bl	1d5a588 <backup_type@@Base+0x1d25f78>
    9b74:	vsubl.s8	q0, d0, d1
    9b78:			; <UNDEFINED> instruction: 0xf8df87ce
    9b7c:	ldrshcs	r6, [lr], #-84	; 0xffffffac
    9b80:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9b84:	blvs	c5ad84 <backup_type@@Base+0xc26774>
    9b88:	subsvc	r4, r8, fp, lsl #8
    9b8c:	bls	1db3e0 <backup_type@@Base+0x1a6dd0>
    9b90:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b94:	svclt	0x0058079b
    9b98:			; <UNDEFINED> instruction: 0xf57e2001
    9b9c:	ldmib	sp, {r4, r6, r9, sl, fp, sp, pc}^
    9ba0:	blcs	16c48 <__assert_fail@plt+0x13be0>
    9ba4:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    9ba8:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    9bac:	eorhi	pc, r3, #192, 4
    9bb0:	strbls	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    9bb4:	stmdbls	r7, {r0, r2, r4, r6, r9, fp, sp, pc}
    9bb8:			; <UNDEFINED> instruction: 0xf8df2400
    9bbc:	ldrbtmi	r8, [r9], #1472	; 0x5c0
    9bc0:	ldrmi	r2, [r3], r0, lsl #10
    9bc4:	ldrbtmi	r5, [r8], #2255	; 0x8cf
    9bc8:	bls	4453f0 <backup_type@@Base+0x410de0>
    9bcc:			; <UNDEFINED> instruction: 0x460be019
    9bd0:	tstcs	r1, r2, lsl #4
    9bd4:	beq	44543c <backup_type@@Base+0x410e2c>
    9bd8:	ldmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9bdc:			; <UNDEFINED> instruction: 0x4620683a
    9be0:			; <UNDEFINED> instruction: 0xf7fe4629
    9be4:			; <UNDEFINED> instruction: 0xf8dffd51
    9be8:	cfstr64ne	mvdx3, [r0], #-608	; 0xfffffda0
    9bec:	tsteq	r0, r5, asr #2	; <UNPREDICTABLE>
    9bf0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9bf4:	adcmi	r2, r2, #134217728	; 0x8000000
    9bf8:	vaddw.s8	q10, q8, d27
    9bfc:			; <UNDEFINED> instruction: 0x460481fd
    9c00:	strtmi	r4, [r2], -sp, lsl #12
    9c04:	ldrbmi	r4, [r8], -fp, lsr #12
    9c08:	ldrdls	pc, [r0], -r7
    9c0c:			; <UNDEFINED> instruction: 0xf9d8f004
    9c10:			; <UNDEFINED> instruction: 0x46426b31
    9c14:	andgt	pc, r4, r1, lsl r8	; <UNPREDICTABLE>
    9c18:			; <UNDEFINED> instruction: 0xf8cd2101
    9c1c:	strmi	ip, [r3], -r0
    9c20:			; <UNDEFINED> instruction: 0xf7f94648
    9c24:	blvs	d0413c <backup_type@@Base+0xccfb2c>
    9c28:	ldcpl	8, cr6, [fp, #-228]	; 0xffffff1c
    9c2c:			; <UNDEFINED> instruction: 0xf0002b2a
    9c30:	blcs	f6a240 <backup_type@@Base+0xf35c30>
    9c34:	orrshi	pc, fp, r0
    9c38:	bicle	r2, r8, lr, asr fp
    9c3c:			; <UNDEFINED> instruction: 0xf7f9200a
    9c40:	ldrb	lr, [r0, r0, lsl #19]
    9c44:			; <UNDEFINED> instruction: 0xf0044629
    9c48:			; <UNDEFINED> instruction: 0x4601fa9b
    9c4c:			; <UNDEFINED> instruction: 0xf0002800
    9c50:			; <UNDEFINED> instruction: 0xf8df8142
    9c54:	ldrbtmi	r0, [r8], #-1328	; 0xfffffad0
    9c58:	tstcs	r4, #208, 18	; 0x340000
    9c5c:	bl	1cdb1ac <backup_type@@Base+0x1ca6b9c>
    9c60:	vaddhn.i16	d16, q0, <illegal reg q5.5>
    9c64:	stmdals	r6, {r1, r2, r3, r4, r5, r8, r9, sl, pc}
    9c68:	andls	r3, r6, r1
    9c6c:			; <UNDEFINED> instruction: 0xf1409808
    9c70:	ldrbmi	r0, [fp, #-0]
    9c74:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
    9c78:			; <UNDEFINED> instruction: 0xf0009008
    9c7c:			; <UNDEFINED> instruction: 0xf8df81b6
    9c80:	strtcs	r9, [r0], #-1288	; 0xfffffaf8
    9c84:	vstmiaeq	sl, {s28-s106}
    9c88:			; <UNDEFINED> instruction: 0x0601f11a
    9c8c:			; <UNDEFINED> instruction: 0x460844f9
    9c90:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
    9c94:	ldrdcs	pc, [r8], -r9	; <UNPREDICTABLE>
    9c98:	andmi	pc, sl, r3, lsl #16
    9c9c:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
    9ca0:	andne	pc, ip, r2, asr #16
    9ca4:			; <UNDEFINED> instruction: 0xf8434629
    9ca8:			; <UNDEFINED> instruction: 0xf14b500c
    9cac:	movwls	r0, #41728	; 0xa300
    9cb0:	blx	19c5cc8 <backup_type@@Base+0x19916b8>
    9cb4:	blx	fec308e4 <backup_type@@Base+0xfebfc2d4>
    9cb8:	strmi	pc, [r1], -r0, lsl #5
    9cbc:	vstrcs.16	s0, [r0, #-164]	; 0xffffff5c	; <UNPREDICTABLE>
    9cc0:	andcs	fp, r0, #8, 30
    9cc4:			; <UNDEFINED> instruction: 0xf0402a00
    9cc8:	ldrtmi	r8, [r2], r8, ror #9
    9ccc:			; <UNDEFINED> instruction: 0xf8df469b
    9cd0:	ldmib	sp, {r2, r3, r4, r5, r7, sl, ip, sp}^
    9cd4:	ldrbtmi	r8, [fp], #-2308	; 0xfffff6fc
    9cd8:	movwcs	lr, #10707	; 0x29d3
    9cdc:	bl	1cdb1ec <backup_type@@Base+0x1ca6bdc>
    9ce0:	vaddl.s8	q8, d0, d9
    9ce4:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, r8, sl, pc}^
    9ce8:	strbmi	r8, [fp, #-2308]	; 0xfffff6fc
    9cec:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    9cf0:	teqhi	r7, r0	; <UNPREDICTABLE>
    9cf4:	stmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    9cf8:	ldrcc	pc, [r4], #2271	; 0x8df
    9cfc:	andeq	pc, r1, r8, lsl r1	; <UNPREDICTABLE>
    9d00:	stmdals	r5, {r2, ip, pc}
    9d04:			; <UNDEFINED> instruction: 0x4642447b
    9d08:	andeq	pc, r0, r0, asr #2
    9d0c:			; <UNDEFINED> instruction: 0xf1039005
    9d10:	addseq	r0, r2, r8, lsr #32
    9d14:	ldm	r0, {r5, sl, fp, sp}
    9d18:			; <UNDEFINED> instruction: 0xf80c1009
    9d1c:	addpl	r4, r1, r8
    9d20:			; <UNDEFINED> instruction: 0xf43f509d
    9d24:			; <UNDEFINED> instruction: 0xf8dfad48
    9d28:	ldrbtmi	r1, [r9], #-1132	; 0xfffffb94
    9d2c:			; <UNDEFINED> instruction: 0x2320e9d1
    9d30:	svclt	0x000f3301
    9d34:	svccc	0x00fff1b2
    9d38:	movwls	r2, #25344	; 0x6300
    9d3c:			; <UNDEFINED> instruction: 0xf47f9308
    9d40:	blls	1b5230 <backup_type@@Base+0x180c20>
    9d44:	addcc	pc, r0, r1, asr #17
    9d48:	movwls	r2, #25344	; 0x6300
    9d4c:			; <UNDEFINED> instruction: 0xf8c19b08
    9d50:	movwcs	r3, #132	; 0x84
    9d54:	str	r9, [lr, #-776]!	; 0xfffffcf8
    9d58:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9d5c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9d60:	ldrbmi	r2, [r2, #-788]	; 0xfffffcec
    9d64:	andeq	lr, fp, r3, ror fp
    9d68:	ldrthi	pc, [fp], -r0, asr #5	; <UNPREDICTABLE>
    9d6c:	svclt	0x0008455b
    9d70:			; <UNDEFINED> instruction: 0xf0004552
    9d74:			; <UNDEFINED> instruction: 0xf8df82e4
    9d78:	b	13d6e10 <backup_type@@Base+0x13a2800>
    9d7c:	ldrbmi	r0, [r4], -sl, lsl #5
    9d80:	beq	861f0 <backup_type@@Base+0x51be0>
    9d84:			; <UNDEFINED> instruction: 0xf04f447b
    9d88:			; <UNDEFINED> instruction: 0xf1030c2d
    9d8c:			; <UNDEFINED> instruction: 0xf14b0028
    9d90:	stmdagt	r9, {r8, r9, fp}^
    9d94:	andgt	pc, r4, r6, lsl #16
    9d98:	addspl	r5, sp, r1, lsl #1
    9d9c:			; <UNDEFINED> instruction: 0xf8dfe7c3
    9da0:	ldmib	sp, {sl, ip, sp}^
    9da4:	ldrbtmi	r1, [fp], #-516	; 0xfffffdfc
    9da8:	andne	lr, r2, #3194880	; 0x30c000
    9dac:	ldc2	7, cr15, [r2], #1012	; 0x3f4
    9db0:	ldrbtmi	r4, [ip], #-3324	; 0xfffff304
    9db4:			; <UNDEFINED> instruction: 0x1012e9d4
    9db8:	strtvs	r3, [r1], #257	; 0x101
    9dbc:	andeq	pc, r0, r0, asr #2
    9dc0:	ldr	r6, [r7], #-1248	; 0xfffffb20
    9dc4:	stmdbls	sp, {r2, r4, r5, r9, fp, ip, pc}
    9dc8:	andeq	pc, r1, #130	; 0x82
    9dcc:	cmple	r5, sl, lsl #6
    9dd0:	vceq.f32	d18, d0, d1
    9dd4:	bmi	ffd2a300 <backup_type@@Base+0xffcf5cf0>
    9dd8:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    9ddc:			; <UNDEFINED> instruction: 0xf7ff0118
    9de0:			; <UNDEFINED> instruction: 0xf810b870
    9de4:	blcs	199f0 <renameat2@@Base+0xc8>
    9de8:	eorhi	pc, r6, #0
    9dec:	blcs	258ab4 <backup_type@@Base+0x2244a4>
    9df0:	mcrmi	8, 7, sp, cr14, cr7, {7}
    9df4:			; <UNDEFINED> instruction: 0xf106447e
    9df8:			; <UNDEFINED> instruction: 0xf7fd0158
    9dfc:	ldmib	r6, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    9e00:	ldfvss	f0, [r3, #72]!	; 0x48
    9e04:	bne	5d2610 <backup_type@@Base+0x59e000>
    9e08:	bl	18655d8 <backup_type@@Base+0x1830fc8>
    9e0c:	ldmne	fp!, {r0, r6, sl, fp}^
    9e10:	bl	132eb20 <backup_type@@Base+0x12fa510>
    9e14:	movtls	r0, #13058	; 0x3302
    9e18:	strbcc	lr, [r2], #-2525	; 0xfffff623
    9e1c:	stmib	r6, {r8, r9, fp, sp}^
    9e20:			; <UNDEFINED> instruction: 0xf1743416
    9e24:	vsubw.s8	q8, q0, d0
    9e28:	ldmib	sp, {r0, r1, r2, r9, pc}^
    9e2c:			; <UNDEFINED> instruction: 0xf04f6742
    9e30:	blne	fe6d6e34 <backup_type@@Base+0xfe6a2824>
    9e34:			; <UNDEFINED> instruction: 0xf06f934c
    9e38:	bl	18daa40 <backup_type@@Base+0x18a6430>
    9e3c:	movtls	r0, #54023	; 0xd307
    9e40:	blt	1647e44 <backup_type@@Base+0x1613834>
    9e44:	andne	lr, lr, #3620864	; 0x374000
    9e48:	tstmi	r3, #11534336	; 0xb00000
    9e4c:			; <UNDEFINED> instruction: 0xf0039b10
    9e50:	svclt	0x00080201
    9e54:	bcs	1265c <__assert_fail@plt+0xf5f4>
    9e58:	svcge	0x00c2f43e
    9e5c:	ldmib	sp, {r0, r1, r4, r9, sl, lr}^
    9e60:	andcs	sl, r0, #14336	; 0x3800
    9e64:	strmi	lr, [sl, #-2525]!	; 0xfffff623
    9e68:			; <UNDEFINED> instruction: 0xf7fe9208
    9e6c:	stmvc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, pc}
    9e70:			; <UNDEFINED> instruction: 0xf47f2b20
    9e74:	bmi	ff3b4d2c <backup_type@@Base+0xff38071c>
    9e78:	ldrbtmi	r3, [sl], #-2
    9e7c:			; <UNDEFINED> instruction: 0xf8c24603
    9e80:			; <UNDEFINED> instruction: 0xf8130090
    9e84:	bcs	295a90 <backup_type@@Base+0x261480>
    9e88:	andcs	sp, r0, #-1073741762	; 0xc000003e
    9e8c:			; <UNDEFINED> instruction: 0xf004701a
    9e90:	blmi	ff2484f4 <backup_type@@Base+0xff213ee4>
    9e94:			; <UNDEFINED> instruction: 0xf8c3447b
    9e98:	stmdacs	r0, {r4, r7}
    9e9c:	blge	c86fa0 <backup_type@@Base+0xc52990>
    9ea0:			; <UNDEFINED> instruction: 0x6716e9d3
    9ea4:	bllt	fe507ea8 <backup_type@@Base+0xfe4d3898>
    9ea8:	stmdbls	r7, {r0, r1, r6, r7, r9, fp, lr}
    9eac:	ldmdavc	r2, {r1, r3, r7, fp, ip, lr}
    9eb0:			; <UNDEFINED> instruction: 0xf0402a00
    9eb4:	ldmib	sp, {r0, r3, r4, r6, r7, r8, r9, pc}^
    9eb8:	strmi	r1, [fp], -lr, lsl #4
    9ebc:	blls	41ab10 <backup_type@@Base+0x3e6500>
    9ec0:	andeq	pc, r1, #3
    9ec4:	andcs	fp, r0, #8, 30
    9ec8:			; <UNDEFINED> instruction: 0xf43f2a00
    9ecc:	strb	sl, [r5, ip, lsr #18]
    9ed0:			; <UNDEFINED> instruction: 0xf47f1c44
    9ed4:	ldmib	sp, {r5, r7, sl, fp, sp, pc}^
    9ed8:	ldmibmi	r8!, {r2, r8, sl, lr}
    9edc:	mvnscc	pc, #20, 2
    9ee0:	ldrbtmi	r9, [r9], #-798	; 0xfffffce2
    9ee4:	mvnscc	pc, #1073741841	; 0x40000011
    9ee8:	ldmib	sp, {r0, r1, r2, r3, r4, r8, r9, ip, pc}^
    9eec:	ldmib	r1, {r1, r2, r3, r4, r8, sl, lr}^
    9ef0:	adcmi	r2, r2, #20, 6	; 0x50000000
    9ef4:	ble	49a5a8 <backup_type@@Base+0x465f98>
    9ef8:			; <UNDEFINED> instruction: 0x671ee9dd
    9efc:	bvs	fe35b734 <backup_type@@Base+0xfe327124>
    9f00:	streq	lr, [r6, #2821]	; 0xb05
    9f04:	stmdbeq	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    9f08:	mcr	7, 0, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9f0c:	tstcs	r4, #212, 18	; 0x350000
    9f10:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
    9f14:	ldrbcc	pc, [pc, r7, asr #2]!	; <UNPREDICTABLE>
    9f18:			; <UNDEFINED> instruction: 0x41bb42b2
    9f1c:	blmi	fea40eec <backup_type@@Base+0xfea0c8dc>
    9f20:	rscscc	pc, pc, #-2147483642	; 0x80000006
    9f24:	mvnscc	pc, fp, asr #2
    9f28:	rscscc	pc, pc, pc, asr #32
    9f2c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9f30:			; <UNDEFINED> instruction: 0xf7fe2102
    9f34:	ldmib	r6, {r2, r7, sl, fp, ip, sp, pc}^
    9f38:			; <UNDEFINED> instruction: 0x46582310
    9f3c:			; <UNDEFINED> instruction: 0xf0049103
    9f40:	ldmib	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}^
    9f44:	pkhbtmi	r2, r2, r4, lsl #6
    9f48:			; <UNDEFINED> instruction: 0xf004a85b
    9f4c:	stmdbls	r3, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    9f50:			; <UNDEFINED> instruction: 0x46534a9c
    9f54:	andls	r4, r0, sl, ror r4
    9f58:	tstcs	r1, r8, lsl #12
    9f5c:	svc	0x00a6f7f8
    9f60:	tstls	sl, r1, asr #12
    9f64:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
    9f68:	bne	b70398 <backup_type@@Base+0xb3bd88>
    9f6c:	ldmib	r6, {r1, r6, r7, r9, sl, sp, lr, pc}^
    9f70:			; <UNDEFINED> instruction: 0x46582312
    9f74:			; <UNDEFINED> instruction: 0xf0049103
    9f78:	ldmib	r6, {r0, r1, r5, fp, ip, sp, lr, pc}^
    9f7c:	pkhbtmi	r2, r2, r6, lsl #6
    9f80:			; <UNDEFINED> instruction: 0xf004a85b
    9f84:	stmdbls	r3, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
    9f88:	ldrbmi	r4, [r3], -pc, lsl #21
    9f8c:	andls	r4, r0, sl, ror r4
    9f90:	tstcs	r1, r8, lsl #12
    9f94:	svc	0x008af7f8
    9f98:	blmi	fe343834 <backup_type@@Base+0xfe30f224>
    9f9c:	bmi	fe3197a8 <backup_type@@Base+0xfe2e5198>
    9fa0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9fa4:	ldmib	r2, {r0, r1, r3, r4, r7, fp, sp, lr}^
    9fa8:	addseq	r2, fp, sl, lsl #2
    9fac:			; <UNDEFINED> instruction: 0x0c03eb01
    9fb0:			; <UNDEFINED> instruction: 0x469a18d3
    9fb4:			; <UNDEFINED> instruction: 0x46314638
    9fb8:	andvs	pc, r0, ip, asr #17
    9fbc:			; <UNDEFINED> instruction: 0xf8e0f004
    9fc0:	andeq	pc, r0, sl, asr #17
    9fc4:			; <UNDEFINED> instruction: 0xf47e2e00
    9fc8:	movwcs	sl, #3888	; 0xf30
    9fcc:	stmib	sp, {sl, sp}^
    9fd0:	blmi	fe016fe8 <backup_type@@Base+0xfdfe29d8>
    9fd4:	ldrbtmi	r4, [fp], #-2688	; 0xfffff580
    9fd8:	ldmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9fdc:	ldmib	r2, {r3, r4, sl, ip, sp}^
    9fe0:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
    9fe4:			; <UNDEFINED> instruction: 0xf7fe3412
    9fe8:	tstls	sl, r6, lsr pc
    9fec:	ldc2	7, cr15, [r2], #-1012	; 0xfffffc0c
    9ff0:	bne	b70420 <backup_type@@Base+0xb3be10>
    9ff4:	ldmpl	r7, {r0, r1, r6, r9, sl, sp, lr, pc}^
    9ff8:			; <UNDEFINED> instruction: 0xf7f86838
    9ffc:	andcs	lr, r1, r0, ror sp
    a000:	ldclt	7, cr15, [sp], {254}	; 0xfe
    a004:	ldrtcc	lr, [r0], #-2525	; 0xfffff623
    a008:	svclt	0x00083401
    a00c:	svccc	0x00fff1b3
    a010:	ldmib	sp, {r0, r1, r8, ip, lr, pc}^
    a014:	stmib	sp, {r2, sl, ip, sp}^
    a018:	cfmvdhrcs	mvd1, r3
    a01c:	blmi	1c0074c <backup_type@@Base+0x1bcc13c>
    a020:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a024:			; <UNDEFINED> instruction: 0xf7fe2318
    a028:	bmi	18f9bfc <backup_type@@Base+0x18c55ec>
    a02c:	stmpl	sl, {r0, r1, r2, r8, fp, ip, pc}
    a030:	bcs	28080 <quoting_style_vals@@Base+0x7cc0>
    a034:	svcge	0x0006f43f
    a038:	strcs	r4, [r2], -r9, ror #20
    a03c:	ldmdahi	r1, {r1, r3, r4, r5, r6, sl, lr}
    a040:	mlashi	r9, r2, r8, r7
    a044:	ldmdavc	sl, {r1, r3, r4, r5, r7, ip, sp, lr}^
    a048:	mcrlt	7, 6, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
    a04c:	vmlscc.f32	s8, s2, s11
    a050:	ldrbtmi	r4, [sl], #-2405	; 0xfffff69b
    a054:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    a058:	ldmib	r1, {r1, r4, r7, fp, sp, lr}^
    a05c:	addseq	r1, r2, sl
    a060:			; <UNDEFINED> instruction: 0x0c02eb00
    a064:	ldrmi	r1, [r2], sl, lsl #17
    a068:			; <UNDEFINED> instruction: 0x46314618
    a06c:	andvs	pc, r0, ip, asr #17
    a070:			; <UNDEFINED> instruction: 0xf886f004
    a074:	andeq	pc, r0, sl, asr #17
    a078:			; <UNDEFINED> instruction: 0xf47e2e00
    a07c:	blmi	16f5d40 <backup_type@@Base+0x16c1730>
    a080:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a084:			; <UNDEFINED> instruction: 0xf7fe6702
    a088:	blmi	1679d6c <backup_type@@Base+0x164575c>
    a08c:	bmi	1659898 <backup_type@@Base+0x1625288>
    a090:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a094:	ldmib	r2, {r0, r1, r3, r4, r7, fp, sp, lr}^
    a098:	addseq	r2, fp, sl, lsl #2
    a09c:			; <UNDEFINED> instruction: 0x0c03eb01
    a0a0:			; <UNDEFINED> instruction: 0x469a18d3
    a0a4:			; <UNDEFINED> instruction: 0x46314638
    a0a8:	andvs	pc, r0, ip, asr #17
    a0ac:			; <UNDEFINED> instruction: 0xf868f004
    a0b0:	andeq	pc, r0, sl, asr #17
    a0b4:			; <UNDEFINED> instruction: 0xf47f2e00
    a0b8:	blls	234234 <backup_type@@Base+0x1ffc24>
    a0bc:			; <UNDEFINED> instruction: 0x932e4a4e
    a0c0:	blmi	139b2b0 <backup_type@@Base+0x1366ca0>
    a0c4:			; <UNDEFINED> instruction: 0x6702e9d2
    a0c8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a0cc:	stmib	sp, {r3, r4, sl, ip, sp}^
    a0d0:			; <UNDEFINED> instruction: 0xf7fe3412
    a0d4:	blls	739bdc <backup_type@@Base+0x7055cc>
    a0d8:	tstls	ip, #67108864	; 0x4000000
    a0dc:			; <UNDEFINED> instruction: 0xf1439b1d
    a0e0:	cdpcs	3, 0, cr0, cr1, cr0, {0}
    a0e4:	ldmible	sp, {r0, r2, r3, r4, r8, r9, ip, pc}^
    a0e8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    a0ec:	tstcs	r4, #3457024	; 0x34c000
    a0f0:	ldmdalt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0f4:			; <UNDEFINED> instruction: 0xf89af7fe
    a0f8:			; <UNDEFINED> instruction: 0xf47f2800
    a0fc:	stmdami	r1, {r0, r1, r3, r5, r8, sl, fp, sp, pc}^
    a100:			; <UNDEFINED> instruction: 0xf0044478
    a104:	str	pc, [r5, #-2631]!	; 0xfffff5b9
    a108:	andeq	sl, r2, r6, ror #25
    a10c:	andeq	sl, r2, r8, ror ip
    a110:	andeq	sl, r2, r6, asr ip
    a114:	andeq	r8, r2, r2, lsl fp
    a118:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    a11c:	ldrdeq	sl, [r2], -r6
    a120:	andeq	sl, r2, r4, lsr #23
    a124:	andeq	sl, r2, sl, ror fp
    a128:	andeq	sl, r2, sl, lsr #22
    a12c:	andeq	r8, r2, lr, ror #19
    a130:	andeq	sl, r2, r8, ror #21
    a134:			; <UNDEFINED> instruction: 0x000147b2
    a138:	andeq	r4, r1, r0, asr r7
    a13c:	andeq	sl, r2, ip, lsr #19
    a140:	andeq	r8, r2, lr, ror r8
    a144:			; <UNDEFINED> instruction: 0x000144ba
    a148:	andeq	sl, r2, ip, lsr #17
    a14c:	andeq	r8, r2, ip, ror r7
    a150:	andeq	sl, r2, lr, asr r8
    a154:	andeq	r8, r2, r8, lsl r7
    a158:	andeq	sl, r2, r4, asr #15
    a15c:	andeq	r8, r2, r0, ror #12
    a160:	andeq	sl, r2, r4, asr r7
    a164:	andeq	sl, r2, r6, lsl #13
    a168:	andeq	r0, r0, ip, ror #4
    a16c:	ldrdeq	r8, [r2], -r4
    a170:	andeq	sl, r2, r8, asr #11
    a174:	andeq	r0, r0, r0, lsl #5
    a178:	andeq	r4, r1, r2, lsl #8
    a17c:	andeq	r4, r1, sl, ror #7
    a180:	andeq	r8, r2, ip, lsr r4
    a184:	strdeq	sl, [r2], -r6
    a188:	andeq	sl, r2, r0, asr #9
    a18c:	andeq	r8, r2, r6, asr r3
    a190:	andeq	sl, r2, r8, asr #8
    a194:	andeq	sl, r2, r2, lsr #8
    a198:	strdeq	sl, [r2], -r0
    a19c:	andeq	sl, r2, r8, asr #7
    a1a0:	andeq	r8, r2, r6, lsl #5
    a1a4:	muleq	r2, sl, r3
    a1a8:	andeq	sl, r2, r4, ror r3
    a1ac:	andeq	sl, r2, r8, asr r3
    a1b0:	ldrdeq	sl, [r2], -r2
    a1b4:			; <UNDEFINED> instruction: 0x0002a2b8
    a1b8:	andeq	r0, r0, r8, ror r2
    a1bc:	andeq	sl, r2, sl, ror #4
    a1c0:	andeq	r8, r2, r0, lsl #2
    a1c4:	andeq	r4, r1, r4, rrx
    a1c8:	andeq	r4, r1, ip, lsr #32
    a1cc:	andeq	r8, r2, ip, lsl #1
    a1d0:	andeq	sl, r2, sl, lsr #3
    a1d4:	andeq	sl, r2, r6, ror r1
    a1d8:	andeq	r8, r2, r4, asr r0
    a1dc:	andeq	sl, r2, ip, lsr #2
    a1e0:	andeq	r3, r1, r8, lsl #25
    a1e4:	ldrdeq	r7, [r2], -sl
    a1e8:	strdeq	sl, [r2], -r6
    a1ec:	andeq	r7, r2, ip, lsr #31
    a1f0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
    a1f4:	strheq	sl, [r2], -sl	; <UNPREDICTABLE>
    a1f8:	andeq	r7, r2, ip, ror #30
    a1fc:	andeq	sl, r2, r4, lsl #1
    a200:	andeq	sl, r2, r2, rrx
    a204:	andeq	r3, r1, r4, ror lr
    a208:	andcc	sl, r1, r2, asr r9
    a20c:	ldc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    a210:	ldrsbeq	lr, [r0, #-157]	; 0xffffff63
    a214:	smmlsvs	r2, sp, r9, lr
    a218:	bl	1ddac38 <backup_type@@Base+0x1da6628>
    a21c:	blle	2cae28 <backup_type@@Base+0x296818>
    a220:			; <UNDEFINED> instruction: 0x932a1c73
    a224:	movwmi	pc, #327	; 0x147	; <UNPREDICTABLE>
    a228:	ldmib	sp, {r0, r1, r3, r5, r8, r9, ip, pc}^
    a22c:	addmi	r3, ip, #704643072	; 0x2a000000
    a230:	addmi	fp, r3, #8, 30
    a234:	cfstrdge	mvd15, [r4], {126}	; 0x7e
    a238:	blx	1b48234 <backup_type@@Base+0x1b13c24>
    a23c:	cmpeq	r0, r6, lsl #2	; <UNPREDICTABLE>
    a240:			; <UNDEFINED> instruction: 0xf7fd3001
    a244:	ldmib	r6, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    a248:			; <UNDEFINED> instruction: 0x6d338910
    a24c:	ldclvs	7, cr2, [r1, #-4]!
    a250:			; <UNDEFINED> instruction: 0x0708ebb7
    a254:	stceq	0, cr15, [r0], {79}	; 0x4f
    a258:			; <UNDEFINED> instruction: 0x0c09eb6c
    a25c:	ldrvs	r1, [r7, #-2303]!	; 0xfffff701
    a260:	tsteq	r1, ip, asr #22
    a264:			; <UNDEFINED> instruction: 0xf7fe6571
    a268:	ldmib	sp, {sl, fp, ip, sp, pc}^
    a26c:	tstmi	r3, #2013265920	; 0x78000000
    a270:			; <UNDEFINED> instruction: 0xf8dfd11b
    a274:	ldrbtmi	r3, [fp], #-2332	; 0xfffff6e4
    a278:	tstcs	r0, #3457024	; 0x34c000
    a27c:			; <UNDEFINED> instruction: 0xf1732a02
    a280:			; <UNDEFINED> instruction: 0xf6ff0300
    a284:	ldmib	sp, {r0, r1, r5, r6, sl, fp, sp, pc}^
    a288:	ldmib	sp, {r1, r3, r4, r8}^
    a28c:	ldmdane	r3!, {r2, r5, r8, r9, sl, sp, lr}
    a290:	strmi	r9, [fp], -lr, asr #6
    a294:	movweq	lr, #15175	; 0x3b47
    a298:	ldmib	sp, {r0, r1, r2, r3, r6, r8, r9, ip, pc}^
    a29c:	ldmib	sp, {r1, r2, r3, r6, r8, r9, sp}^
    a2a0:	addmi	r0, r2, #28, 2
    a2a4:			; <UNDEFINED> instruction: 0xf6bf418b
    a2a8:			; <UNDEFINED> instruction: 0xf8dfac51
    a2ac:	bls	1d8654 <backup_type@@Base+0x1a4044>
    a2b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a2b4:			; <UNDEFINED> instruction: 0xf0002b02
    a2b8:			; <UNDEFINED> instruction: 0xf8df8243
    a2bc:	andcs	r3, r4, #220, 16	; 0xdc0000
    a2c0:	stmiapl	fp, {r0, r1, r2, r8, fp, ip, pc}^
    a2c4:			; <UNDEFINED> instruction: 0xf7ff601a
    a2c8:			; <UNDEFINED> instruction: 0xf8dfbb6d
    a2cc:	ldmib	sp, {r4, r6, r7, fp, ip, sp}^
    a2d0:	ldrbtmi	r6, [fp], #-1818	; 0xfffff8e6
    a2d4:	strvs	lr, [r0, -r3, asr #19]!
    a2d8:	ldmib	sp, {r0, r3, r4, r8, fp, ip, sp, pc}^
    a2dc:	stmib	sp, {r2, r8, r9, sp}^
    a2e0:			; <UNDEFINED> instruction: 0xf8df2324
    a2e4:	ldmib	sp, {r2, r3, r4, r5, r7, fp, ip, sp}^
    a2e8:	ldrbtmi	r1, [fp], #-548	; 0xfffffddc
    a2ec:	eorne	lr, r2, #3194880	; 0x30c000
    a2f0:	andsne	lr, sl, #3620864	; 0x374000
    a2f4:	svclt	0x00083201
    a2f8:	svccc	0x00fff1b1
    a2fc:	blge	13c7500 <backup_type@@Base+0x1392ef0>
    a300:			; <UNDEFINED> instruction: 0x2326e9d3
    a304:			; <UNDEFINED> instruction: 0xf003a855
    a308:			; <UNDEFINED> instruction: 0x4601fe5b
    a30c:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a310:			; <UNDEFINED> instruction: 0xf0034478
    a314:	ldmib	sp, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    a318:	stmib	r3, {r2, r9, ip}^
    a31c:	stmib	sp, {r1, r5, r9, ip}^
    a320:			; <UNDEFINED> instruction: 0xf7ff1224
    a324:			; <UNDEFINED> instruction: 0xf8dfbb3b
    a328:			; <UNDEFINED> instruction: 0xf1041880
    a32c:			; <UNDEFINED> instruction: 0x46303bff
    a330:			; <UNDEFINED> instruction: 0x465a4479
    a334:	stmib	r1, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
    a338:			; <UNDEFINED> instruction: 0xf7fe2302
    a33c:	smlabbls	sl, r0, sl, fp
    a340:	blx	fe24833c <backup_type@@Base+0xfe213d2c>
    a344:	bne	b70774 <backup_type@@Base+0xb3c164>
    a348:	pkhbtmi	lr, r0, r5, lsl #10
    a34c:	blcs	18f0f6c <backup_type@@Base+0x18bc95c>
    a350:	msrhi	SPSR_x, r0
    a354:	ldmdavs	ip, {r0, r1, r8, r9, fp, ip, pc}
    a358:	cmpcs	r0, #3620864	; 0x374000
    a35c:	beq	445bc4 <backup_type@@Base+0x4115b4>
    a360:	cdp2	0, 2, cr15, cr14, cr3, {0}
    a364:	cmpcs	r2, #3620864	; 0x374000
    a368:	stmdals	r8, {r0, r2, r9, sl, lr}
    a36c:	cdp2	0, 2, cr15, cr8, cr3, {0}
    a370:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a374:	rscscc	pc, pc, #79	; 0x4f
    a378:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    a37c:	andpl	lr, r0, sp, asr #19
    a380:			; <UNDEFINED> instruction: 0xf7f84620
    a384:	blls	105904 <backup_type@@Base+0xd12f4>
    a388:	stmdami	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a38c:	ldrbtmi	r6, [ip], #-2077	; 0xfffff7e3
    a390:			; <UNDEFINED> instruction: 0xf7f84628
    a394:	bvs	ff905844 <backup_type@@Base+0xff8d1234>
    a398:	strtmi	r4, [r8], -r2, lsl #12
    a39c:	eorcs	pc, r8, r3, asr #16
    a3a0:			; <UNDEFINED> instruction: 0xf0036aa5
    a3a4:			; <UNDEFINED> instruction: 0xf845ff0d
    a3a8:	stmdacs	r0, {r3, r5}
    a3ac:			; <UNDEFINED> instruction: 0x81b4f000
    a3b0:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a3b4:	blvs	8928b0 <backup_type@@Base+0x85e2a0>
    a3b8:	streq	pc, [r1], #-264	; 0xfffffef8
    a3bc:			; <UNDEFINED> instruction: 0x17e5447b
    a3c0:	andne	pc, r8, r2, lsl #16
    a3c4:	movwcs	lr, #10707	; 0x29d3
    a3c8:			; <UNDEFINED> instruction: 0x41ab42a2
    a3cc:	blge	fefc7fd0 <backup_type@@Base+0xfef939c0>
    a3d0:	ubfxvs	pc, pc, #17, #5
    a3d4:	ubfxvc	pc, pc, #17, #5
    a3d8:	ubfxhi	pc, pc, #17, #5
    a3dc:	ldrbtmi	r4, [pc], #-1150	; a3e4 <__assert_fail@plt+0x737c>
    a3e0:			; <UNDEFINED> instruction: 0x46b344f8
    a3e4:	strht	r4, [r6], -r9
    a3e8:	ldrdcc	pc, [ip], -fp	; <UNPREDICTABLE>
    a3ec:	vstmiane	r8, {s2-s55}
    a3f0:	ldrdvc	pc, [r8], -fp	; <UNPREDICTABLE>
    a3f4:			; <UNDEFINED> instruction: 0xf8434631
    a3f8:			; <UNDEFINED> instruction: 0xf003602a
    a3fc:			; <UNDEFINED> instruction: 0xf847fec1
    a400:	teqlt	r6, sl, lsr #32
    a404:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
    a408:	eorcc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    a40c:			; <UNDEFINED> instruction: 0xf0002b00
    a410:			; <UNDEFINED> instruction: 0xf8df81a6
    a414:	strcc	r1, [r1], #-1968	; 0xfffff850
    a418:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
    a41c:	streq	pc, [r0, #-325]	; 0xfffffebb
    a420:			; <UNDEFINED> instruction: 0x262b4479
    a424:	ldrdeq	lr, [r2, -r1]
    a428:	andvs	pc, sl, r3, lsl #16
    a42c:	bl	1c5aeb4 <backup_type@@Base+0x1c268a4>
    a430:			; <UNDEFINED> instruction: 0xf6ff0305
    a434:			; <UNDEFINED> instruction: 0xf7fdab8b
    a438:	strtmi	pc, [r2], r7, lsl #22
    a43c:	cfstrdne	mvd9, [r2], {4}
    a440:			; <UNDEFINED> instruction: 0xf0004606
    a444:	stmdacs	r0, {r1, r2, r8, pc}
    a448:	tsthi	ip, #0	; <UNPREDICTABLE>
    a44c:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    a450:	blcs	fa8484 <backup_type@@Base+0xf73e74>
    a454:	movwhi	pc, #36928	; 0x9040	; <UNPREDICTABLE>
    a458:	blcs	82858c <backup_type@@Base+0x7f3f7c>
    a45c:	blcs	27a0c4 <backup_type@@Base+0x245ab4>
    a460:	movwhi	pc, #12352	; 0x3040	; <UNPREDICTABLE>
    a464:	movwcs	lr, #10712	; 0x29d8
    a468:	svclt	0x000c42ab
    a46c:	andcs	r4, r2, r2, lsr #5
    a470:			; <UNDEFINED> instruction: 0xf7fdd1ba
    a474:	blls	108c38 <backup_type@@Base+0xd4628>
    a478:	andcc	r6, r2, r9, lsl r8
    a47c:	blls	744354 <backup_type@@Base+0x70fd44>
    a480:	tstls	ip, #67108864	; 0x4000000
    a484:			; <UNDEFINED> instruction: 0xf1439b1d
    a488:	tstls	sp, #0, 6
    a48c:	stcllt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    a490:	ldrtcc	lr, [r2], #-2525	; 0xfffff623
    a494:	stmib	r7, {r0, r9, sl, sp}^
    a498:	movwcs	r3, #1044	; 0x414
    a49c:	tstvs	r0, #3260416	; 0x31c000
    a4a0:	stcllt	7, cr15, [sl, #1016]	; 0x3f8
    a4a4:			; <UNDEFINED> instruction: 0xf1043001
    a4a8:			; <UNDEFINED> instruction: 0xf7fd0158
    a4ac:	ldmib	r4, {r0, r2, sl, fp, ip, sp, lr, pc}^
    a4b0:			; <UNDEFINED> instruction: 0xf04f6716
    a4b4:			; <UNDEFINED> instruction: 0xf06f33ff
    a4b8:	blne	fe6dacc0 <backup_type@@Base+0xfe6a66b0>
    a4bc:	bl	18af15c <backup_type@@Base+0x187ab4c>
    a4c0:			; <UNDEFINED> instruction: 0x93270307
    a4c4:	stmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4c8:	cmpeq	r0, r6, lsl #2	; <UNPREDICTABLE>
    a4cc:			; <UNDEFINED> instruction: 0xf7fd3001
    a4d0:	fldmdbxvs	r3!, {d15-d135}	;@ Deprecated
    a4d4:			; <UNDEFINED> instruction: 0xf04f6d71
    a4d8:	bne	ff4d70dc <backup_type@@Base+0xff4a2acc>
    a4dc:			; <UNDEFINED> instruction: 0xf06f9324
    a4e0:	bl	18db0e8 <backup_type@@Base+0x18a6ad8>
    a4e4:			; <UNDEFINED> instruction: 0x93250301
    a4e8:	stmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a4ec:	strtmi	r4, [fp], -r2, lsr #12
    a4f0:			; <UNDEFINED> instruction: 0xf8dfa855
    a4f4:			; <UNDEFINED> instruction: 0xf00366d4
    a4f8:	ldmib	sp, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    a4fc:	ldrbtmi	r2, [lr], #-776	; 0xfffffcf8
    a500:	ldmdage	fp, {r0, r1, r2, r9, sl, lr}^
    a504:	ldc2l	0, cr15, [ip, #-12]
    a508:			; <UNDEFINED> instruction: 0x465b4652
    a50c:	stmdage	r1!, {r7, r9, sl, lr}^
    a510:	ldc2l	0, cr15, [r6, #-12]
    a514:	movwcs	lr, #10710	; 0x29d6
    a518:			; <UNDEFINED> instruction: 0xf1433201
    a51c:	strmi	r0, [r1], r0, lsl #6
    a520:			; <UNDEFINED> instruction: 0xf003a867
    a524:			; <UNDEFINED> instruction: 0xf8dffd4d
    a528:	strbmi	r1, [r3], -r4, lsr #13
    a52c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    a530:	andls	pc, r0, sp, asr #17
    a534:	andcs	r9, r1, r1
    a538:	stc	7, cr15, [r4], #992	; 0x3e0
    a53c:	ldrdeq	lr, [r2, -r6]
    a540:	blt	ff848544 <backup_type@@Base+0xff813f34>
    a544:			; <UNDEFINED> instruction: 0xf04f9b04
    a548:			; <UNDEFINED> instruction: 0xf8df30ff
    a54c:	cdpne	6, 5, cr1, cr10, cr4, {4}
    a550:			; <UNDEFINED> instruction: 0x17d34479
    a554:	movwcs	lr, #10689	; 0x29c1
    a558:	ldmdblt	r1!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a55c:	rscscc	pc, pc, #79	; 0x4f
    a560:	mvnscc	pc, #79	; 0x4f
    a564:	rscscc	pc, pc, pc, asr #32
    a568:	movwcs	lr, #10692	; 0x29c4
    a56c:	stmdblt	r7!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a570:			; <UNDEFINED> instruction: 0xf970f7fd
    a574:			; <UNDEFINED> instruction: 0xf47f2800
    a578:			; <UNDEFINED> instruction: 0xf8dfad10
    a57c:			; <UNDEFINED> instruction: 0xf8df3658
    a580:	ldrbtmi	r2, [fp], #-1624	; 0xfffff9a8
    a584:	ldmvs	fp, {r1, r3, r4, r5, r6, sl, lr}
    a588:	ldrdcs	lr, [sl, -r2]
    a58c:	bl	4a800 <backup_type@@Base+0x161f0>
    a590:	ldmne	r3, {r0, r1, sl, fp}^
    a594:			; <UNDEFINED> instruction: 0xf7fe469a
    a598:	ldmib	sp, {r6, sl, fp, ip, sp, pc}^
    a59c:	andcs	r3, r1, #1107296256	; 0x42000000
    a5a0:	ldrcc	lr, [r6], #-2502	; 0xfffff63a
    a5a4:	stmib	r6, {r8, r9, sp}^
    a5a8:			; <UNDEFINED> instruction: 0xf7fe2312
    a5ac:			; <UNDEFINED> instruction: 0xf7fdbeaa
    a5b0:	stmdacs	r0, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    a5b4:	cfstrdge	mvd15, [r9, #-508]!	; 0xfffffe04
    a5b8:			; <UNDEFINED> instruction: 0x3620f8df
    a5bc:			; <UNDEFINED> instruction: 0x2620f8df
    a5c0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a5c4:	ldmib	r2, {r0, r1, r3, r4, r7, fp, sp, lr}^
    a5c8:	addseq	r2, fp, sl, lsl #2
    a5cc:			; <UNDEFINED> instruction: 0x0c03eb01
    a5d0:			; <UNDEFINED> instruction: 0x469a18d3
    a5d4:	stcllt	7, cr15, [r6, #1016]	; 0x3f8
    a5d8:			; <UNDEFINED> instruction: 0xf93cf7fd
    a5dc:			; <UNDEFINED> instruction: 0xf47f2800
    a5e0:			; <UNDEFINED> instruction: 0xf8dfad35
    a5e4:			; <UNDEFINED> instruction: 0xf8df2600
    a5e8:	ldrbtmi	r1, [sl], #-1536	; 0xfffffa00
    a5ec:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    a5f0:	ldmib	r1, {r1, r4, r7, fp, sp, lr}^
    a5f4:	addseq	r1, r2, sl
    a5f8:			; <UNDEFINED> instruction: 0x0c02eb00
    a5fc:	ldrmi	r1, [r2], sl, lsl #17
    a600:	stcllt	7, cr15, [r4], #-1016	; 0xfffffc08
    a604:	strcc	lr, [r4], #-2525	; 0xfffff623
    a608:	stmdbhi	lr, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a60c:	stmdbhi	r2!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    a610:	strtcc	lr, [r4], #-2509	; 0xfffff633
    a614:	mrclt	7, 0, APSR_nzcv, cr7, cr14, {7}
    a618:	blx	5c8614 <backup_type@@Base+0x594004>
    a61c:			; <UNDEFINED> instruction: 0xf0001c41
    a620:	stmdacs	r0, {r2, r3, r4, r6, r7, pc}
    a624:	mvnhi	pc, r0
    a628:	ldmdavs	ip, {r0, r1, r8, r9, fp, ip, pc}
    a62c:	blcs	b686c0 <backup_type@@Base+0xb340b0>
    a630:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {1}
    a634:	ldrcc	pc, [r4, #2271]!	; 0x8df
    a638:	beq	445ea0 <backup_type@@Base+0x411890>
    a63c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a640:			; <UNDEFINED> instruction: 0xf0032300
    a644:			; <UNDEFINED> instruction: 0x4601fcbd
    a648:	streq	pc, [r4, #2271]!	; 0x8df
    a64c:			; <UNDEFINED> instruction: 0xf0034478
    a650:			; <UNDEFINED> instruction: 0xf8dffcf7
    a654:			; <UNDEFINED> instruction: 0xf10415a0
    a658:	ldrbtmi	r3, [r9], #-2559	; 0xfffff601
    a65c:	ldrbne	r4, [r3, sl, asr #12]
    a660:	movwcs	lr, #10689	; 0x29c1
    a664:	stmialt	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a668:	strcs	pc, [ip, #2271]	; 0x8df
    a66c:	ldrbtmi	r2, [sl], #-1538	; 0xfffff9fe
    a670:	eorshi	r8, sl, r2, lsl r8
    a674:			; <UNDEFINED> instruction: 0xf7fe785a
    a678:	ldmib	r7, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, pc}^
    a67c:	movwcc	r2, #4896	; 0x1320
    a680:			; <UNDEFINED> instruction: 0xf1b2bf08
    a684:			; <UNDEFINED> instruction: 0xf43f3fff
    a688:	blls	1b5dec <backup_type@@Base+0x1817dc>
    a68c:	addcc	pc, r8, r7, asr #17
    a690:			; <UNDEFINED> instruction: 0xf8c79b08
    a694:			; <UNDEFINED> instruction: 0xf7ff308c
    a698:	ldmib	sp, {r0, r3, r4, r6, r9, fp, ip, sp, pc}^
    a69c:			; <UNDEFINED> instruction: 0xf1100104
    a6a0:			; <UNDEFINED> instruction: 0x932c33ff
    a6a4:	mvnscc	pc, r1, asr #2
    a6a8:	ldmib	r9, {r0, r2, r3, r5, r8, ip, pc}^
    a6ac:	ldmib	sp, {r2, r4, r8, r9, sp}^
    a6b0:	addmi	r0, r2, #44, 2
    a6b4:	ble	49ace8 <backup_type@@Base+0x4666d8>
    a6b8:			; <UNDEFINED> instruction: 0x672ce9dd
    a6bc:	ldrdmi	pc, [r8], -r9	; <UNPREDICTABLE>
    a6c0:	streq	lr, [r6], #2820	; 0xb04
    a6c4:	stmdbeq	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    a6c8:	b	9486b0 <backup_type@@Base+0x9140a0>
    a6cc:	tstcs	r4, #3555328	; 0x364000
    a6d0:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
    a6d4:	ldrbcc	pc, [pc, r7, asr #2]!	; <UNPREDICTABLE>
    a6d8:			; <UNDEFINED> instruction: 0x41bb42b2
    a6dc:			; <UNDEFINED> instruction: 0xf8dfdbf2
    a6e0:			; <UNDEFINED> instruction: 0xf04f351c
    a6e4:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    a6e8:	blge	c4dfc <backup_type@@Base+0x907ec>
    a6ec:	stmialt	r7!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6f0:	movwcs	r2, #512	; 0x200
    a6f4:	rscscc	pc, pc, pc, asr #32
    a6f8:	movwcs	lr, #10692	; 0x29c4
    a6fc:	ldmlt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a700:	andne	lr, r4, #3620864	; 0x374000
    a704:	strcs	r2, [r0], #-768	; 0xfffffd00
    a708:	stmdbhi	r2!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a70c:	strcc	lr, [r4], #-2509	; 0xfffff633
    a710:	eorsls	r9, r6, #1073741837	; 0x4000000d
    a714:	bllt	fe808714 <backup_type@@Base+0xfe7d4104>
    a718:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a71c:	rscscc	pc, pc, #8, 2
    a720:	rscscc	pc, pc, pc, asr #32
    a724:			; <UNDEFINED> instruction: 0x17d34479
    a728:	movwcs	lr, #10689	; 0x29c1
    a72c:	stmlt	r7, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a730:	blge	3c4eac <backup_type@@Base+0x39089c>
    a734:	ldmib	sp, {r0, r1, r4, r9, sl, lr}^
    a738:	andls	r4, r8, sl, lsr #10
    a73c:	blt	ff1c873c <backup_type@@Base+0xff19412c>
    a740:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a744:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a748:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a74c:			; <UNDEFINED> instruction: 0xf8df447b
    a750:	ldrbtmi	r0, [sl], #-1216	; 0xfffffb40
    a754:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a758:			; <UNDEFINED> instruction: 0xff1cf003
    a75c:			; <UNDEFINED> instruction: 0xf8dde5ad
    a760:			; <UNDEFINED> instruction: 0xf04fa010
    a764:			; <UNDEFINED> instruction: 0xf8df30ff
    a768:			; <UNDEFINED> instruction: 0xf10a14ac
    a76c:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    a770:	stmib	r1, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
    a774:			; <UNDEFINED> instruction: 0xf7fe2302
    a778:	tstcs	r0, r2, ror #16
    a77c:	strmi	r2, [r8], -r0, lsl #4
    a780:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    a784:			; <UNDEFINED> instruction: 0xf04f4611
    a788:	movwcs	r3, #2047	; 0x7ff
    a78c:	smlawteq	r0, sp, r9, lr
    a790:	tsteq	ip, sp, asr #19
    a794:	strmi	r4, [r1], -r4, lsl #12
    a798:	pkhbtmi	r4, r2, r5, lsl #12
    a79c:	stmib	sp, {r0, r1, r4, r7, r9, sl, lr}^
    a7a0:	teqls	r9, #48, 14	; 0xc00000
    a7a4:	eorsls	r9, r6, #53	; 0x35
    a7a8:	eorsls	r9, r8, #55	; 0x37
    a7ac:	eorne	lr, r2, #3358720	; 0x334000
    a7b0:	andsne	lr, lr, #3358720	; 0x334000
    a7b4:	andne	lr, r4, #3358720	; 0x334000
    a7b8:	strvs	lr, [r4, -sp, asr #19]!
    a7bc:	ldrvs	lr, [sl, -sp, asr #19]
    a7c0:			; <UNDEFINED> instruction: 0xf7fe932e
    a7c4:	smlabbcs	r0, r3, sl, fp
    a7c8:	stmib	sp, {r9, sp}^
    a7cc:	stmib	sp, {r1, r5, r8, fp, pc}^
    a7d0:	teqls	r5, r4, lsl #4
    a7d4:			; <UNDEFINED> instruction: 0xf7fe9236
    a7d8:			; <UNDEFINED> instruction: 0xf8dfbb3e
    a7dc:			; <UNDEFINED> instruction: 0xf108143c
    a7e0:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    a7e4:	stmib	r1, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
    a7e8:			; <UNDEFINED> instruction: 0xf7fe2302
    a7ec:			; <UNDEFINED> instruction: 0xf116b828
    a7f0:			; <UNDEFINED> instruction: 0xf04f32ff
    a7f4:	bl	11d6bf8 <backup_type@@Base+0x11a25e8>
    a7f8:	stmib	r1, {r8, r9}^
    a7fc:			; <UNDEFINED> instruction: 0xf7fe2302
    a800:	ldmib	sp, {r1, r2, r3, r4, fp, ip, sp, pc}^
    a804:	stmib	sp, {r1, r5, r8, r9, sp}^
    a808:			; <UNDEFINED> instruction: 0xf7ff2308
    a80c:			; <UNDEFINED> instruction: 0xf8dfb94e
    a810:	ldmdage	r5, {r2, r3, sl, ip, sp}^
    a814:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a818:			; <UNDEFINED> instruction: 0xf0032326
    a81c:			; <UNDEFINED> instruction: 0x4601fbd1
    a820:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
    a824:	stc2	0, cr15, [ip], {3}
    a828:	mvnscc	pc, r6, lsl r1	; <UNPREDICTABLE>
    a82c:	rscscc	pc, pc, pc, asr #32
    a830:	movweq	lr, #2887	; 0xb47
    a834:	movwne	lr, #10690	; 0x29c2
    a838:	stmdalt	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a83c:			; <UNDEFINED> instruction: 0xf04f68bb
    a840:	ldmvs	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    a844:	adcsvs	r1, fp, fp, lsl r8
    a848:	rscsvs	r4, sl, r2, asr #2
    a84c:	svclt	0x00f7f7fd
    a850:			; <UNDEFINED> instruction: 0xf04f4af4
    a854:	ldrbtmi	r3, [sl], #-255	; 0xffffff01
    a858:	ldrdcc	lr, [r2, -r2]
    a85c:	addsvs	r1, r3, fp, lsl r8
    a860:	sbcsvs	r4, r1, r1, asr #2
    a864:	svclt	0x00ebf7fd
    a868:	blge	3c4fe4 <backup_type@@Base+0x3909d4>
    a86c:	strmi	lr, [sl, #-2525]!	; 0xfffff623
    a870:	movweq	lr, #47706	; 0xba5a
    a874:			; <UNDEFINED> instruction: 0xf0039b10
    a878:	svclt	0x00080301
    a87c:	blcs	13484 <__assert_fail@plt+0x1041c>
    a880:	bge	8c7a80 <backup_type@@Base+0x893470>
    a884:	ldmdage	r5, {r3, r5, r6, r7, r8, r9, fp, lr}^
    a888:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a88c:			; <UNDEFINED> instruction: 0xf0032300
    a890:	blls	1096f4 <backup_type@@Base+0xd50e4>
    a894:			; <UNDEFINED> instruction: 0x4601681a
    a898:	ldrbtmi	r4, [r8], #-2276	; 0xfffff71c
    a89c:	blx	ff4468b2 <backup_type@@Base+0xff4122a2>
    a8a0:	blge	3c501c <backup_type@@Base+0x390a0c>
    a8a4:	strmi	lr, [sl, #-2525]!	; 0xfffff623
    a8a8:	movweq	lr, #47706	; 0xba5a
    a8ac:			; <UNDEFINED> instruction: 0xf0039b10
    a8b0:	svclt	0x00080301
    a8b4:	blcs	134bc <__assert_fail@plt+0x10454>
    a8b8:	cmphi	lr, r0	; <UNPREDICTABLE>
    a8bc:			; <UNDEFINED> instruction: 0xf7fe9008
    a8c0:	blmi	ff6f90dc <backup_type@@Base+0xff6c4acc>
    a8c4:	beq	44612c <backup_type@@Base+0x411b1c>
    a8c8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a8cc:			; <UNDEFINED> instruction: 0xf0032300
    a8d0:			; <UNDEFINED> instruction: 0x4601fb77
    a8d4:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    a8d8:	blx	fecc68ee <backup_type@@Base+0xfec922de>
    a8dc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a8e0:			; <UNDEFINED> instruction: 0x4608e534
    a8e4:			; <UNDEFINED> instruction: 0xf7f84cd4
    a8e8:	ldmib	sp, {r1, r2, r4, r8, fp, sp, lr, pc}^
    a8ec:	ldrbtmi	r1, [ip], #-516	; 0xfffffdfc
    a8f0:	mvnscc	pc, #1073741828	; 0x40000004
    a8f4:			; <UNDEFINED> instruction: 0xf142932e
    a8f8:			; <UNDEFINED> instruction: 0x932f33ff
    a8fc:			; <UNDEFINED> instruction: 0x672ee9dd
    a900:	tstcs	r4, #212, 18	; 0x350000
    a904:			; <UNDEFINED> instruction: 0x41bb42b2
    a908:	bvs	fe901144 <backup_type@@Base+0xfe8ccb34>
    a90c:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    a910:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a914:	tstcs	r4, #212, 18	; 0x350000
    a918:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
    a91c:	ldrbcc	pc, [pc, r7, asr #2]!	; <UNPREDICTABLE>
    a920:			; <UNDEFINED> instruction: 0x41bb42b2
    a924:	blmi	ff1818f0 <backup_type@@Base+0xff14d2e0>
    a928:			; <UNDEFINED> instruction: 0xf11a447b
    a92c:			; <UNDEFINED> instruction: 0xf14b31ff
    a930:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    a934:			; <UNDEFINED> instruction: 0xf7fc1202
    a938:	ldmib	sp, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    a93c:	ldmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
    a940:	b	169bdf0 <backup_type@@Base+0x16677e0>
    a944:	eorle	r0, r3, fp, lsl #6
    a948:	cmplt	r3, r0, lsl fp
    a94c:	andne	lr, r4, #3620864	; 0x374000
    a950:	stmib	sp, {r4, r8, r9, fp, ip, pc}^
    a954:	andcs	r1, r0, #36, 4	; 0x40000002
    a958:			; <UNDEFINED> instruction: 0xf7fe9208
    a95c:			; <UNDEFINED> instruction: 0x4cb8b9b7
    a960:	ldrbtmi	sl, [ip], #-2133	; 0xfffff7ab
    a964:	movwcs	lr, #2516	; 0x9d4
    a968:	blx	ac697e <backup_type@@Base+0xa9236e>
    a96c:			; <UNDEFINED> instruction: 0x2098f8d4
    a970:			; <UNDEFINED> instruction: 0x309cf8d4
    a974:	andeq	lr, r2, #26624	; 0x6800
    a978:	movweq	lr, #15179	; 0x3b4b
    a97c:	ldmdage	fp, {r0, r1, ip, pc}^
    a980:	blx	7c6996 <backup_type@@Base+0x792386>
    a984:	strmi	r9, [r2], -r3, lsl #18
    a988:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
    a98c:	blx	16469a2 <backup_type@@Base+0x1612392>
    a990:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
    a994:	tstcs	r4, #3457024	; 0x34c000
    a998:	bl	1cdbea8 <backup_type@@Base+0x1ca7898>
    a99c:	ble	b8b5c8 <backup_type@@Base+0xb56fb8>
    a9a0:	ldrbtmi	r4, [lr], #-3754	; 0xfffff156
    a9a4:	ldmdage	r5, {r1, r3, r5, r7, sl, fp, lr}^
    a9a8:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    a9ac:			; <UNDEFINED> instruction: 0xf0032300
    a9b0:	ldmib	r4, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}^
    a9b4:	strmi	r2, [r5], -r6, lsr #6
    a9b8:			; <UNDEFINED> instruction: 0xf003a85b
    a9bc:	strtmi	pc, [sl], -r1, lsl #22
    a9c0:			; <UNDEFINED> instruction: 0x46034631
    a9c4:	ldrbtmi	r4, [r8], #-2211	; 0xfffff75d
    a9c8:	blx	ec69de <backup_type@@Base+0xe923ce>
    a9cc:			; <UNDEFINED> instruction: 0xf44f4ba2
    a9d0:	stmibmi	r2!, {r1, r3, r6, r7, r9, sp, lr}
    a9d4:	ldrbtmi	r4, [fp], #-2210	; 0xfffff75e
    a9d8:	tstcc	ip, #2030043136	; 0x79000000
    a9dc:			; <UNDEFINED> instruction: 0xf7f84478
    a9e0:	strmi	lr, [r8], -r4, asr #22
    a9e4:	ldm	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9e8:	ldmib	sp, {r1, r2, r3, r4, r7, r8, r9, fp, lr}^
    a9ec:	ldrbtmi	r4, [fp], #-1284	; 0xfffffafc
    a9f0:	mvnscc	pc, r4, lsl r1	; <UNPREDICTABLE>
    a9f4:	rscscc	pc, pc, #1073741841	; 0x40000011
    a9f8:	andne	lr, r2, #3194880	; 0x30c000
    a9fc:	mrcmi	4, 4, lr, cr10, cr12, {0}
    aa00:			; <UNDEFINED> instruction: 0xe7cf447e
    aa04:	vmov.32	r4, d24[0]
    aa08:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    aa0c:	movwcs	lr, #2515	; 0x9d3
    aa10:	blx	ff5c6a24 <backup_type@@Base+0xff592414>
    aa14:	ldmmi	r6, {r0, r9, sl, lr}
    aa18:			; <UNDEFINED> instruction: 0xf0034478
    aa1c:	blmi	fe589668 <backup_type@@Base+0xfe555058>
    aa20:	ldrbtmi	sl, [fp], #-2133	; 0xfffff7ab
    aa24:			; <UNDEFINED> instruction: 0x2326e9d3
    aa28:	blx	ff2c6a3c <backup_type@@Base+0xff29242c>
    aa2c:	ldmmi	r2, {r0, r9, sl, lr}
    aa30:			; <UNDEFINED> instruction: 0xf0034478
    aa34:	fldmiaxmi	r1, {d15-d16}	;@ Deprecated
    aa38:	ldrbtmi	sl, [ip], #-2133	; 0xfffff7ab
    aa3c:			; <UNDEFINED> instruction: 0x2326e9d4
    aa40:	blx	fefc6a54 <backup_type@@Base+0xfef92444>
    aa44:	movwcs	lr, #2516	; 0x9d4
    aa48:	ldmdage	fp, {r0, r9, sl, lr}^
    aa4c:			; <UNDEFINED> instruction: 0xf0039104
    aa50:	ldmib	sp, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    aa54:	ldmdavs	fp, {r0, r1, r8, ip, sp}
    aa58:	stmmi	r9, {r1, r9, sl, lr}
    aa5c:			; <UNDEFINED> instruction: 0xf0034478
    aa60:	stmmi	r8, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    aa64:			; <UNDEFINED> instruction: 0xf0034478
    aa68:	blmi	fe20961c <backup_type@@Base+0xfe1d500c>
    aa6c:	beq	4462d4 <backup_type@@Base+0x411cc4>
    aa70:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    aa74:			; <UNDEFINED> instruction: 0xf0032300
    aa78:	strmi	pc, [r1], -r3, lsr #21
    aa7c:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    aa80:	blx	ff7c6a94 <backup_type@@Base+0xff792484>
    aa84:	vnmls.f64	d4, d24, d2
    aa88:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    aa8c:	movwcs	lr, #2515	; 0x9d3
    aa90:	blx	fe5c6aa4 <backup_type@@Base+0xfe592494>
    aa94:	ldmdami	pc!, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    aa98:			; <UNDEFINED> instruction: 0xf0034478
    aa9c:	blmi	1fc95e8 <backup_type@@Base+0x1f94fd8>
    aaa0:	ldrbtmi	sl, [fp], #-2133	; 0xfffff7ab
    aaa4:			; <UNDEFINED> instruction: 0x2326e9d3
    aaa8:	blx	fe2c6abc <backup_type@@Base+0xfe2924ac>
    aaac:	ldmdami	fp!, {r0, r9, sl, lr}^
    aab0:			; <UNDEFINED> instruction: 0xf0034478
    aab4:	blmi	1ec95d0 <backup_type@@Base+0x1e94fc0>
    aab8:	rscsmi	pc, r2, #64, 4
    aabc:	ldmdami	sl!, {r0, r3, r4, r5, r6, r8, fp, lr}^
    aac0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    aac4:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    aac8:	b	ff3c8ab0 <backup_type@@Base+0xff3944a0>
    aacc:	vpadd.i8	q10, q0, <illegal reg q11.5>
    aad0:	ldmdbmi	r7!, {r0, r2, r5, r7, r9, lr}^
    aad4:	ldrbtmi	r4, [fp], #-2167	; 0xfffff789
    aad8:	tstcc	ip, #2030043136	; 0x79000000
    aadc:			; <UNDEFINED> instruction: 0xf7f84478
    aae0:	strmi	lr, [lr], -r4, asr #21
    aae4:	ldrtmi	r4, [r0], -r1, lsl #12
    aae8:			; <UNDEFINED> instruction: 0xf7f8460c
    aaec:	ldmib	sp, {r2, r4, fp, sp, lr, pc}^
    aaf0:	and	r6, r4, r4, lsl #14
    aaf4:			; <UNDEFINED> instruction: 0xf8536aa3
    aaf8:			; <UNDEFINED> instruction: 0xf7f80026
    aafc:	ldmib	r4, {r2, r3, fp, sp, lr, pc}^
    ab00:			; <UNDEFINED> instruction: 0xf1162314
    ab04:			; <UNDEFINED> instruction: 0xf14736ff
    ab08:	adcsmi	r3, r2, #66846720	; 0x3fc0000
    ab0c:	blle	ffc5b200 <backup_type@@Base+0xffc26bf0>
    ab10:	ldrbtmi	r4, [fp], #-2921	; 0xfffff497
    ab14:	blmi	1a84740 <backup_type@@Base+0x1a50130>
    ab18:	rscvs	pc, pc, #1325400064	; 0x4f000000
    ab1c:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
    ab20:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ab24:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    ab28:	b	fe7c8b10 <backup_type@@Base+0xfe794500>
    ab2c:	vqdmulh.s<illegal width 8>	q10, q0, q11
    ab30:	stmdbmi	r6!, {r0, r4, r6, r9, sp, lr}^
    ab34:	ldrbtmi	r4, [fp], #-2150	; 0xfffff79a
    ab38:	tstcc	ip, #2030043136	; 0x79000000
    ab3c:			; <UNDEFINED> instruction: 0xf7f84478
    ab40:			; <UNDEFINED> instruction: 0xf7f8ea94
    ab44:	blmi	1904c2c <backup_type@@Base+0x18d061c>
    ab48:	ldrbtmi	sl, [fp], #-2133	; 0xfffff7ab
    ab4c:			; <UNDEFINED> instruction: 0x2326e9d3
    ab50:	blx	dc6b64 <backup_type@@Base+0xd92554>
    ab54:	stmdami	r0!, {r0, r9, sl, lr}^
    ab58:			; <UNDEFINED> instruction: 0xf0034478
    ab5c:	blmi	1809528 <backup_type@@Base+0x17d4f18>
    ab60:	beq	4463c8 <backup_type@@Base+0x411db8>
    ab64:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ab68:			; <UNDEFINED> instruction: 0xf0032300
    ab6c:	strmi	pc, [r1], -r9, lsr #20
    ab70:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    ab74:	blx	1946b88 <backup_type@@Base+0x1912578>
    ab78:	ldmdage	r5, {r1, r3, r4, r6, r8, r9, fp, lr}^
    ab7c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ab80:			; <UNDEFINED> instruction: 0xf0032300
    ab84:			; <UNDEFINED> instruction: 0x4601fa1d
    ab88:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
    ab8c:	blx	1646ba0 <backup_type@@Base+0x1612590>
    ab90:	ldrdeq	r9, [r2], -r6
    ab94:	andeq	r0, r0, r0, lsr r2
    ab98:	andeq	r0, r0, r4, ror r2
    ab9c:	andeq	r9, r2, sl, ror lr
    aba0:	andeq	r9, r2, r2, ror #28
    aba4:	andeq	r3, r1, r0, lsl #20
    aba8:	strdeq	r7, [r2], -ip
    abac:			; <UNDEFINED> instruction: 0x00013bb2
    abb0:			; <UNDEFINED> instruction: 0x00029dbe
    abb4:	andeq	r7, r2, r0, ror ip
    abb8:	andeq	r9, r2, r0, ror sp
    abbc:	andeq	r9, r2, lr, ror #26
    abc0:	andeq	r7, r2, ip, asr #24
    abc4:	andeq	r7, r2, ip, lsl #24
    abc8:	andeq	r7, r2, lr, lsr #22
    abcc:	andeq	r3, r1, r6, asr #17
    abd0:	ldrdeq	r7, [r2], -ip
    abd4:	andeq	r7, r2, sl, lsr #21
    abd8:	andeq	r9, r2, r8, asr #23
    abdc:	andeq	r7, r2, ip, ror #20
    abe0:	andeq	r9, r2, sl, lsl #23
    abe4:	andeq	r7, r2, r2, asr #20
    abe8:	andeq	r9, r2, lr, asr fp
    abec:	andeq	r9, r2, r0, lsl fp
    abf0:			; <UNDEFINED> instruction: 0x000138bc
    abf4:	ldrdeq	r7, [r2], -r2
    abf8:	andeq	r2, r1, r2, lsr #8
    abfc:	andeq	r7, r2, r6, asr #18
    ac00:	andeq	r7, r2, r8, lsl #18
    ac04:	andeq	r3, r1, r0, lsl #12
    ac08:	andeq	r3, r1, lr, lsl #12
    ac0c:	andeq	r3, r1, r0, asr r6
    ac10:	muleq	r1, r2, r6
    ac14:			; <UNDEFINED> instruction: 0x000278be
    ac18:	andeq	r7, r2, sl, asr #16
    ac1c:	andeq	r9, r2, r8, lsr r9
    ac20:	andeq	r3, r1, lr, ror #9
    ac24:	ldrdeq	r7, [r2], -r6
    ac28:	andeq	r9, r2, r4, asr #17
    ac2c:	muleq	r1, sl, r3
    ac30:	andeq	r9, r2, r4, lsl #17
    ac34:	strdeq	r3, [r1], -r6
    ac38:	andeq	r9, r2, lr, asr r8
    ac3c:	andeq	r7, r2, r4, lsl #14
    ac40:	andeq	r9, r2, sl, ror #15
    ac44:	strdeq	r3, [r1], -lr
    ac48:			; <UNDEFINED> instruction: 0x000297ba
    ac4c:	ldrdeq	r3, [r1], -sl
    ac50:	andeq	r9, r2, r4, lsr #15
    ac54:	andeq	r3, r1, lr, lsl #5
    ac58:	muleq	r1, r6, sl
    ac5c:	andeq	r3, r1, r4, ror r0
    ac60:	andeq	r3, r1, r0, asr #8
    ac64:	andeq	r7, r2, lr, lsr r6
    ac68:	andeq	r3, r1, r0, ror r1
    ac6c:	andeq	r9, r2, r2, asr #14
    ac70:	andeq	r3, r1, r8, lsl #9
    ac74:	andeq	r9, r2, sl, lsr #14
    ac78:	andeq	r3, r1, r0, ror #5
    ac7c:	andeq	r9, r2, r2, lsl r7
    ac80:	andeq	r3, r1, r4, ror #2
    ac84:	andeq	r3, r1, ip, lsr r1
    ac88:	ldrdeq	r9, [r2], -ip
    ac8c:			; <UNDEFINED> instruction: 0x000134ba
    ac90:	andeq	r9, r2, r2, asr #13
    ac94:	andeq	r3, r1, r8, lsl #8
    ac98:	andeq	r9, r2, sl, lsr #13
    ac9c:	andeq	r3, r1, r8, lsl r2
    aca0:	andeq	r3, r1, ip, lsr #19
    aca4:	andeq	r2, r1, sl, lsl #31
    aca8:	andeq	r3, r1, sl, lsr r1
    acac:	muleq	r1, r6, r9
    acb0:	andeq	r2, r1, r4, ror pc
    acb4:	andeq	r3, r1, r8, lsr #1
    acb8:	andeq	r7, r2, sl, lsl r5
    acbc:	andeq	r3, r1, ip, asr #18
    acc0:	andeq	r2, r1, sl, lsr #30
    acc4:	andeq	r3, r1, r6, ror r4
    acc8:	andeq	r3, r1, r6, lsr r9
    accc:	andeq	r2, r1, r4, lsl pc
    acd0:	andeq	r3, r1, ip, lsl #6
    acd4:	andeq	r9, r2, r2, lsl #12
    acd8:	muleq	r1, r4, r1
    acdc:	andeq	r9, r2, r8, ror #11
    ace0:	andeq	r3, r1, lr, lsr #6
    ace4:	ldrdeq	r9, [r2], -r0
    ace8:	andeq	r3, r1, r6, lsl #1
    acec:	mcrrcc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    acf0:	mcrrcs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    acf4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    acf8:			; <UNDEFINED> instruction: 0xf1034ff0
    acfc:			; <UNDEFINED> instruction: 0xf1030434
    ad00:			; <UNDEFINED> instruction: 0xf8df0640
    ad04:			; <UNDEFINED> instruction: 0xf5ad3c34
    ad08:	ldrbtmi	r7, [sl], #-3335	; 0xfffff2f9
    ad0c:	stclt	8, cr15, [ip], #-892	; 0xfffffc84
    ad10:	ldrls	r4, [r6], #-1664	; 0xfffff980
    ad14:	stmib	sp, {r8, sl, sp}^
    ad18:	ldrbtmi	r6, [fp], #280	; 0x118
    ad1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ad20:			; <UNDEFINED> instruction: 0xf04f9385
    ad24:			; <UNDEFINED> instruction: 0xf8540300
    ad28:	tstlt	r8, r4, lsl #22
    ad2c:	mrc	7, 7, APSR_nzcv, cr2, cr7, {7}
    ad30:	stcpl	8, cr15, [r4], {68}	; 0x44
    ad34:	mvnsle	r4, r6, lsr #5
    ad38:	stcmi	8, cr15, [r4], {223}	; 0xdf
    ad3c:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    ad40:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    ad44:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    ad48:			; <UNDEFINED> instruction: 0xf7f7b118
    ad4c:			; <UNDEFINED> instruction: 0xf8c4eee4
    ad50:			; <UNDEFINED> instruction: 0xf8df50a0
    ad54:	ldrbtmi	r4, [ip], #-3056	; 0xfffff410
    ad58:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
    ad5c:			; <UNDEFINED> instruction: 0xf7f7b120
    ad60:	movwcs	lr, #3802	; 0xeda
    ad64:	adccc	pc, r4, r4, asr #17
    ad68:	blmi	ff7490ec <backup_type@@Base+0xff714adc>
    ad6c:			; <UNDEFINED> instruction: 0xf8d4447c
    ad70:	smulwblt	r0, r8, r0
    ad74:	mcr	7, 6, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    ad78:			; <UNDEFINED> instruction: 0xf8c42300
    ad7c:			; <UNDEFINED> instruction: 0xf8df30a8
    ad80:	ldrbtmi	r4, [ip], #-3020	; 0xfffff434
    ad84:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    ad88:			; <UNDEFINED> instruction: 0xf7f7b120
    ad8c:	movwcs	lr, #3780	; 0xec4
    ad90:	adccc	pc, ip, r4, asr #17
    ad94:	blmi	fee49118 <backup_type@@Base+0xfee14b08>
    ad98:			; <UNDEFINED> instruction: 0xf8df2200
    ad9c:	vmovge.16	d23[2], r1
    ada0:			; <UNDEFINED> instruction: 0x9613447c
    ada4:			; <UNDEFINED> instruction: 0xf04f9207
    ada8:			; <UNDEFINED> instruction: 0xf88433ff
    adac:			; <UNDEFINED> instruction: 0x260020b0
    adb0:	adcscs	pc, r4, r4, asr #17
    adb4:			; <UNDEFINED> instruction: 0xf85b4692
    adb8:			; <UNDEFINED> instruction: 0xf8df7001
    adbc:	movwls	r0, #23452	; 0x5b9c
    adc0:	andls	r7, lr, #58	; 0x3a
    adc4:	ldrls	r9, [r5, -r3, lsl #4]
    adc8:			; <UNDEFINED> instruction: 0xf8df9408
    adcc:			; <UNDEFINED> instruction: 0xf85bcb90
    add0:	rsbsvc	r0, sl, r0
    add4:	andls	r2, pc, #0, 14
    add8:	subvc	r7, r2, r2
    addc:	adcscs	pc, r8, r4, asr #17
    ade0:	stmib	sp, {r0, r3, r9, ip, pc}^
    ade4:	andsls	r6, r2, ip, lsl #14
    ade8:	andeq	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    adec:			; <UNDEFINED> instruction: 0xf8df9e13
    adf0:	stmdavs	r1, {r4, r5, r6, r8, r9, fp, ip, lr}
    adf4:	rsbsvs	r6, r3, r3, lsr r0
    adf8:	adcsvs	r3, r3, r2, lsl #18
    adfc:			; <UNDEFINED> instruction: 0x61222901
    ae00:	svclt	0x0098900a
    ae04:			; <UNDEFINED> instruction: 0xf85b4690
    ae08:	strbmi	r5, [r6], -r5
    ae0c:	stmiavs	r0!, {r0, r5, r8, r9, sl, fp, sp, lr}
    ae10:	adcvs	r9, fp, fp, lsl #10
    ae14:	stmib	r4, {r0, r1, r3, r5, sp, lr}^
    ae18:			; <UNDEFINED> instruction: 0xf0042208
    ae1c:			; <UNDEFINED> instruction: 0xf8dffb29
    ae20:			; <UNDEFINED> instruction: 0xf8df1b44
    ae24:	ldmib	r4, {r2, r6, r8, r9, fp}^
    ae28:	ldrbtmi	r3, [r9], #-542	; 0xfffffde2
    ae2c:	tstls	sl, r8, ror r4
    ae30:	mvnscc	pc, #-1073741820	; 0xc0000004
    ae34:			; <UNDEFINED> instruction: 0xf1016023
    ae38:	tstls	fp, #164, 6	; 0x90000002
    ae3c:			; <UNDEFINED> instruction: 0x03a8f100
    ae40:			; <UNDEFINED> instruction: 0xf8df931c
    ae44:			; <UNDEFINED> instruction: 0xf1423b28
    ae48:			; <UNDEFINED> instruction: 0x901432ff
    ae4c:	rsbvs	r4, r2, fp, ror r4
    ae50:	blls	22fa98 <backup_type@@Base+0x1fb488>
    ae54:			; <UNDEFINED> instruction: 0xf7f76898
    ae58:	movwcs	lr, #3746	; 0xea2
    ae5c:			; <UNDEFINED> instruction: 0x461a4619
    ae60:	ldrmi	r9, [r8], -r4
    ae64:	ldc2	7, cr15, [r6, #-1008]	; 0xfffffc10
    ae68:			; <UNDEFINED> instruction: 0xf0001c41
    ae6c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, pc}
    ae70:	bichi	pc, sp, #0
    ae74:	bcc	ffe491f8 <backup_type@@Base+0xffe14be8>
    ae78:			; <UNDEFINED> instruction: 0xf04f2801
    ae7c:			; <UNDEFINED> instruction: 0xf85b0400
    ae80:	ldmdavs	sl, {r0, r1, ip, sp}
    ae84:	movwcs	fp, #3855	; 0xf0f
    ae88:			; <UNDEFINED> instruction: 0xf8101880
    ae8c:	blcc	359e9c <backup_type@@Base+0x32588c>
    ae90:	blx	fecfab08 <backup_type@@Base+0xfecc64f8>
    ae94:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    ae98:			; <UNDEFINED> instruction: 0xf8929306
    ae9c:	ldrmi	r9, [r5], -r0
    aea0:			; <UNDEFINED> instruction: 0xf1b93201
    aea4:	svclt	0x00180f09
    aea8:	svceq	0x0020f1b9
    aeac:			; <UNDEFINED> instruction: 0xf1b9d004
    aeb0:	tstle	r8, r8, asr pc
    aeb4:	ldrb	r3, [r0, r1, lsl #8]!
    aeb8:	svceq	0x0009f1b9
    aebc:	strcc	sp, [r8], #-506	; 0xfffffe06
    aec0:	streq	pc, [r7], #-36	; 0xffffffdc
    aec4:			; <UNDEFINED> instruction: 0xf1a9e7e9
    aec8:	stmdbcs	r9, {r4, r5, r8}
    aecc:	sbcshi	pc, r5, r0, asr #4
    aed0:	blls	15c834 <backup_type@@Base+0x128224>
    aed4:	andeq	pc, r1, #134	; 0x86
    aed8:	bicsvc	lr, r3, #73728	; 0x12000
    aedc:			; <UNDEFINED> instruction: 0x4628d015
    aee0:	mcrr2	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    aee4:	svclt	0x000c2800
    aee8:			; <UNDEFINED> instruction: 0xf047463a
    aeec:			; <UNDEFINED> instruction: 0xf0120201
    aef0:	strdle	r0, [sl], -pc	; <UNPREDICTABLE>
    aef4:	andls	r9, pc, r0, lsl fp	; <UNPREDICTABLE>
    aef8:	andne	lr, r0, #3457024	; 0x34c000
    aefc:	stmib	sp, {r2, r3, r4, r6, r8, sp, lr}^
    af00:	bls	10f738 <backup_type@@Base+0xdb128>
    af04:	bls	1af720 <backup_type@@Base+0x17b110>
    af08:	blls	e7c78 <backup_type@@Base+0xb3668>
    af0c:			; <UNDEFINED> instruction: 0xf8dfb94b
    af10:	andcs	r1, r4, #100, 20	; 0x64000
    af14:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    af18:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af1c:			; <UNDEFINED> instruction: 0xf0002800
    af20:			; <UNDEFINED> instruction: 0xf8df817e
    af24:	andcs	r1, r4, #84, 20	; 0x54000
    af28:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    af2c:	ldmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af30:			; <UNDEFINED> instruction: 0xf0002800
    af34:			; <UNDEFINED> instruction: 0xf8df80dc
    af38:	andcs	r1, r6, #68, 20	; 0x44000
    af3c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    af40:	stmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af44:	stmdacs	r0, {r0, r1, r9, sl, lr}
    af48:	cmphi	r8, r0	; <UNPREDICTABLE>
    af4c:	bne	c492d0 <backup_type@@Base+0xc14cc0>
    af50:	strtmi	r2, [r8], -r7, lsl #4
    af54:			; <UNDEFINED> instruction: 0xf7f84479
    af58:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    af5c:	bichi	pc, sl, r0
    af60:	bne	8492e4 <backup_type@@Base+0x814cd4>
    af64:	strtmi	r2, [r8], -fp, lsl #4
    af68:			; <UNDEFINED> instruction: 0xf7f84479
    af6c:	stmdacs	r0, {r2, r4, r6, fp, sp, lr, pc}
    af70:	andhi	pc, r5, #0
    af74:	bcc	4492f8 <backup_type@@Base+0x414ce8>
    af78:	tstls	r1, #2063597568	; 0x7b000000
    af7c:	umlalshi	pc, r0, r3, r8	; <UNPREDICTABLE>
    af80:	svceq	0x0000f1b8
    af84:	cmnhi	sl, r0	; <UNPREDICTABLE>
    af88:	bne	4930c <backup_type@@Base+0x14cfc>
    af8c:	strtmi	r2, [r8], -r6, lsl #4
    af90:			; <UNDEFINED> instruction: 0xf7f84479
    af94:	stmdacs	r0, {r6, fp, sp, lr, pc}
    af98:	adcshi	pc, r1, #0
    af9c:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    afa0:	strtmi	r2, [r8], -r9, lsl #4
    afa4:			; <UNDEFINED> instruction: 0xf7f84479
    afa8:	stmdacs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
    afac:	eorshi	pc, r8, #64	; 0x40
    afb0:	andeq	pc, r9, r5, lsl #2
    afb4:	eorshi	pc, r8, sp, asr #17
    afb8:	stc2	7, cr15, [r6], #-1008	; 0xfffffc10
    afbc:			; <UNDEFINED> instruction: 0xf8c39b11
    afc0:	mcrcs	0, 0, r0, cr0, cr4, {5}
    afc4:	bicshi	pc, r8, r0, asr #32
    afc8:	stmdbls	r5, {r1, r3, r8, r9, fp, ip, pc}
    afcc:	ldrdls	pc, [r0], -r3
    afd0:			; <UNDEFINED> instruction: 0xf389fab9
    afd4:	andeq	pc, r2, #57	; 0x39
    afd8:	cmpne	r3, #323584	; 0x4f000
    afdc:	strcs	fp, [r1], -ip, lsl #30
    afe0:			; <UNDEFINED> instruction: 0xf1b92600
    afe4:	svclt	0x00140f03
    afe8:			; <UNDEFINED> instruction: 0xf043461a
    afec:	stmdbcs	r0, {r0, r9}
    aff0:	andcs	fp, r0, #180, 30	; 0x2d0
    aff4:	andeq	pc, r1, #2
    aff8:			; <UNDEFINED> instruction: 0xf0402a00
    affc:			; <UNDEFINED> instruction: 0xf1b9808c
    b000:	svclt	0x00080f05
    b004:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    b008:			; <UNDEFINED> instruction: 0xf8dfb14b
    b00c:	andcs	r1, r4, #136, 18	; 0x220000
    b010:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b014:	svc	0x00fef7f7
    b018:			; <UNDEFINED> instruction: 0xf0002800
    b01c:			; <UNDEFINED> instruction: 0xf8df8448
    b020:	andcs	r1, r8, #120, 18	; 0x1e0000
    b024:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b028:	svc	0x00f4f7f7
    b02c:	svceq	0x0004f1b9
    b030:			; <UNDEFINED> instruction: 0xf1b9bf18
    b034:	blx	fec0ec40 <backup_type@@Base+0xfebda630>
    b038:	b	1409240 <backup_type@@Base+0x13d4c30>
    b03c:	ldmdale	r1, {r3, r4, r6, fp, ip}
    b040:	bls	1f1c54 <backup_type@@Base+0x1bd644>
    b044:	svclt	0x001442a2
    b048:			; <UNDEFINED> instruction: 0xf0032300
    b04c:	cmplt	fp, r1, lsl #6
    b050:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b054:	strtmi	r2, [r8], -r4, lsl #4
    b058:			; <UNDEFINED> instruction: 0xf7f74479
    b05c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b060:	strhi	pc, [sl, #-0]!
    b064:			; <UNDEFINED> instruction: 0x0606ea1a
    b068:	adcshi	pc, r9, r0, asr #32
    b06c:	ldrtmi	r9, [sl], r4, lsl #22
    b070:			; <UNDEFINED> instruction: 0xf8cd9407
    b074:	movwls	r8, #36876	; 0x900c
    b078:	stmdavc	r9!, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    b07c:	eorseq	pc, r0, r1, lsr #3
    b080:	svclt	0x0018292c
    b084:	stmdale	r7, {r0, r3, fp, sp}
    b088:	svcne	0x0001f812
    b08c:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    b090:	svclt	0x0018292c
    b094:	ldmible	r7!, {r0, r3, r8, r9, fp, sp}^
    b098:	rsbeq	pc, r3, r1, lsr #3
    b09c:	svclt	0x00182961
    b0a0:			; <UNDEFINED> instruction: 0xf63f2801
    b0a4:	ldmdavc	r1, {r0, r2, r4, r8, r9, sl, fp, sp, pc}^
    b0a8:			; <UNDEFINED> instruction: 0xf1a13201
    b0ac:	stmdbcs	ip!, {r4, r5}
    b0b0:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b0b4:			; <UNDEFINED> instruction: 0xf812d80d
    b0b8:			; <UNDEFINED> instruction: 0xf1a11f01
    b0bc:	stmdbcs	ip!, {r4, r5, r8, r9}
    b0c0:	blcs	27ad28 <backup_type@@Base+0x246718>
    b0c4:	stmdbcs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    b0c8:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b0cc:			; <UNDEFINED> instruction: 0xf812d105
    b0d0:	stmdbcs	r9, {r0, r8, r9, sl, fp, ip}
    b0d4:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b0d8:	stmdbcs	sp, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    b0dc:	andcc	fp, r1, #8, 30
    b0e0:			; <UNDEFINED> instruction: 0xf1a77817
    b0e4:	blx	fedccd14 <backup_type@@Base+0xfed98704>
    b0e8:	ldmdbeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b0ec:			; <UNDEFINED> instruction: 0xf8dfe6f1
    b0f0:	stcne	8, cr3, [r8, #-704]!	; 0xfffffd40
    b0f4:			; <UNDEFINED> instruction: 0xf8df9a0b
    b0f8:			; <UNDEFINED> instruction: 0xf85b68ac
    b0fc:	ldrbtmi	r1, [lr], #-3
    b100:			; <UNDEFINED> instruction: 0xf1069200
    b104:			; <UNDEFINED> instruction: 0xf10603a0
    b108:	stmdavs	r9, {r2, r4, r5, r9}
    b10c:			; <UNDEFINED> instruction: 0xf818f004
    b110:	cmnvc	r3, #6144	; 0x1800
    b114:	stmdavc	sl!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}
    b118:			; <UNDEFINED> instruction: 0xf47f2a2e
    b11c:	stmdavc	sl!, {r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    b120:			; <UNDEFINED> instruction: 0xf47f2a0a
    b124:	stmiavc	sl!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    b128:			; <UNDEFINED> instruction: 0xf47f2a00
    b12c:			; <UNDEFINED> instruction: 0xf8dfaf68
    b130:	strcs	r3, [r3, #-2168]	; 0xfffff788
    b134:			; <UNDEFINED> instruction: 0xf8c3447b
    b138:	ldmib	sp, {r2, r3, r4, r5, r7, ip}^
    b13c:	stmib	r3, {r2, r3, r9, ip}^
    b140:			; <UNDEFINED> instruction: 0xf8df1230
    b144:	ldrbtmi	r3, [fp], #-2152	; 0xfffff798
    b148:			; <UNDEFINED> instruction: 0x372de9d3
    b14c:	cmnmi	r0, #318767104	; 0x13000000	; <UNPREDICTABLE>
    b150:	rsbsmi	pc, r0, #117440512	; 0x7000000
    b154:			; <UNDEFINED> instruction: 0xf0009203
    b158:	bcs	2bbfc <quoting_style_vals@@Base+0xb83c>
    b15c:	addsmi	fp, r3, #24, 30	; 0x60
    b160:	movwcs	fp, #3864	; 0xf18
    b164:	bls	66fd78 <backup_type@@Base+0x63b768>
    b168:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b16c:	bls	dc9b8 <backup_type@@Base+0xa83a8>
    b170:			; <UNDEFINED> instruction: 0xf85b600a
    b174:	movwls	r3, #16387	; 0x4003
    b178:	blcs	251ec <quoting_style_vals@@Base+0x4e2c>
    b17c:	sbchi	pc, r7, #0
    b180:	blls	494d94 <backup_type@@Base+0x460784>
    b184:	tstlt	sl, sl, lsl r8
    b188:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, sp, lr}
    b18c:	rsbshi	pc, r1, #64	; 0x40
    b190:	ldmdavc	r9, {r0, r2, r4, r8, r9, fp, ip, pc}
    b194:	blls	577620 <backup_type@@Base+0x543010>
    b198:	stmdbcs	r0, {r0, r3, r4, r6, fp, ip, sp, lr}
    b19c:	rsbhi	pc, r9, #64	; 0x40
    b1a0:			; <UNDEFINED> instruction: 0xf0402f03
    b1a4:	blls	12bbf8 <backup_type@@Base+0xf75e8>
    b1a8:	stmdacs	r0, {r3, r4, fp, sp, lr}
    b1ac:	rsbhi	pc, r8, #64	; 0x40
    b1b0:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b1b4:	rscscc	pc, pc, #79	; 0x4f
    b1b8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    b1bc:			; <UNDEFINED> instruction: 0xf8df601a
    b1c0:			; <UNDEFINED> instruction: 0xf8df27f8
    b1c4:	ldrbtmi	r3, [sl], #-1908	; 0xfffff88c
    b1c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b1cc:	subsmi	r9, sl, r5, lsl #23
    b1d0:	strbhi	pc, [sp, #64]	; 0x40	; <UNPREDICTABLE>
    b1d4:			; <UNDEFINED> instruction: 0xf50d4628
    b1d8:	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
    b1dc:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b1e0:	tstle	r3, ip, lsr fp
    b1e4:	bcs	829394 <backup_type@@Base+0x7f4d84>
    b1e8:	movthi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
    b1ec:	tstle	r3, lr, lsr fp
    b1f0:	blcs	8293a4 <backup_type@@Base+0x7f4d94>
    b1f4:	movthi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    b1f8:	ldr	r2, [r7, -r0, lsl #12]!
    b1fc:	sbfxcs	pc, pc, #17, #1
    b200:			; <UNDEFINED> instruction: 0xf8df1da8
    b204:			; <UNDEFINED> instruction: 0xf85b67b8
    b208:	ldrbtmi	r1, [lr], #-2
    b20c:			; <UNDEFINED> instruction: 0xf1069300
    b210:	stmdavs	r9, {r2, r3, r4, r5, r9}
    b214:			; <UNDEFINED> instruction: 0xff94f003
    b218:	cmnvc	r3, #6144	; 0x1800
    b21c:			; <UNDEFINED> instruction: 0xf8dfe6d4
    b220:	stcne	7, cr3, [r8, #-512]!	; 0xfffffe00
    b224:			; <UNDEFINED> instruction: 0xf8df9e0b
    b228:			; <UNDEFINED> instruction: 0xf85b2798
    b22c:	ldrbtmi	r1, [sl], #-3
    b230:			; <UNDEFINED> instruction: 0xf1029600
    b234:	eorscc	r0, r4, #160, 6	; 0x80000002
    b238:			; <UNDEFINED> instruction: 0xf0036809
    b23c:	strb	pc, [r3], r1, lsl #31	; <UNPREDICTABLE>
    b240:			; <UNDEFINED> instruction: 0x1780f8df
    b244:	strtmi	r2, [r8], -sl, lsl #4
    b248:			; <UNDEFINED> instruction: 0xf7f74479
    b24c:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    b250:	andhi	pc, r3, #0
    b254:			; <UNDEFINED> instruction: 0x1770f8df
    b258:	strtmi	r2, [r8], -r8, lsl #4
    b25c:			; <UNDEFINED> instruction: 0xf7f74479
    b260:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    b264:	mvnshi	pc, r0
    b268:			; <UNDEFINED> instruction: 0x1760f8df
    b26c:			; <UNDEFINED> instruction: 0x46282210
    b270:			; <UNDEFINED> instruction: 0xf7f74479
    b274:	stmdacs	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
    b278:	ldrbhi	pc, [ip, #-0]	; <UNPREDICTABLE>
    b27c:	svceq	0x002df1b9
    b280:	andle	r4, r4, r8, lsr #13
    b284:			; <UNDEFINED> instruction: 0xf818e007
    b288:	blcs	b5ae98 <backup_type@@Base+0xb26888>
    b28c:			; <UNDEFINED> instruction: 0xf898d103
    b290:	blcs	81729c <backup_type@@Base+0x7e2c8c>
    b294:			; <UNDEFINED> instruction: 0xf8dfd0f7
    b298:	andcs	r1, r4, #56, 14	; 0xe00000
    b29c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    b2a0:	mrc	7, 5, APSR_nzcv, cr8, cr7, {7}
    b2a4:			; <UNDEFINED> instruction: 0xf47f2800
    b2a8:			; <UNDEFINED> instruction: 0xf8dfae8c
    b2ac:			; <UNDEFINED> instruction: 0xf04f16f4
    b2b0:	eorls	r3, r2, #-268435441	; 0xf000000f
    b2b4:	bls	6b6b44 <backup_type@@Base+0x682534>
    b2b8:	andeq	pc, r4, r8, lsl #2
    b2bc:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    b2c0:	eorscc	r9, r8, #27648	; 0x6c00
    b2c4:	stmdavs	r9, {r9, sl, ip, pc}
    b2c8:			; <UNDEFINED> instruction: 0xff3af003
    b2cc:	movwcc	r6, #6195	; 0x1833
    b2d0:	bls	2ff300 <backup_type@@Base+0x2cacf0>
    b2d4:	movweq	lr, #23464	; 0x5ba8
    b2d8:	muleq	r3, r6, r8
    b2dc:	andcc	r9, r8, #416	; 0x1a0
    b2e0:	stmib	r2, {r0, r1, r3, r4, r6, ip}^
    b2e4:	teqvs	r3, r0, lsl #2
    b2e8:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    b2ec:	ldrbtmi	r9, [fp], #-2566	; 0xfffff5fa
    b2f0:			; <UNDEFINED> instruction: 0xe669735a
    b2f4:	stcl	7, cr15, [r0, #-988]!	; 0xfffffc24
    b2f8:	stmdavs	r1, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip}
    b2fc:			; <UNDEFINED> instruction: 0xf8134618
    b300:			; <UNDEFINED> instruction: 0xf8312b01
    b304:	ldreq	r2, [r2], #18
    b308:			; <UNDEFINED> instruction: 0xf8dfd4f8
    b30c:			; <UNDEFINED> instruction: 0xf85b36cc
    b310:	strmi	r9, [r3], -r3
    b314:	andeq	pc, r0, r9, asr #17
    b318:	stmdblt	sl, {r1, fp, ip, sp, lr}
    b31c:			; <UNDEFINED> instruction: 0xb1bae0eb
    b320:	andsgt	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    b324:	ldmdavc	sl, {r3, r4, r7, r9, sl, lr}^
    b328:			; <UNDEFINED> instruction: 0xf41c3301
    b32c:	rscsle	r5, r6, r0, lsl #30
    b330:	andsgt	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    b334:	svcpl	0x0000f41c
    b338:			; <UNDEFINED> instruction: 0xf813d006
    b33c:			; <UNDEFINED> instruction: 0xf8312f01
    b340:			; <UNDEFINED> instruction: 0xf41cc012
    b344:	mvnsle	r5, r0, lsl #30
    b348:	bcs	1cc5c <_IO_stdin_used@@Base+0xcc0>
    b34c:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
    b350:			; <UNDEFINED> instruction: 0xf0004298
    b354:			; <UNDEFINED> instruction: 0xf89380d0
    b358:	andcs	r8, r0, #0
    b35c:			; <UNDEFINED> instruction: 0xf8d9701a
    b360:	tstls	r1, #0
    b364:	cdp2	0, 0, cr15, cr0, cr14, {0}
    b368:			; <UNDEFINED> instruction: 0xf8c99b11
    b36c:			; <UNDEFINED> instruction: 0xf8830000
    b370:	cdpcs	0, 0, cr8, cr0, cr0, {0}
    b374:	mcrge	4, 1, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    b378:	ldrdhi	pc, [ip], -sp
    b37c:	blls	3c4d5c <backup_type@@Base+0x39074c>
    b380:			; <UNDEFINED> instruction: 0xf0402b00
    b384:			; <UNDEFINED> instruction: 0xf8df84c6
    b388:			; <UNDEFINED> instruction: 0xf10d6654
    b38c:	ldrbtmi	r0, [lr], #-2184	; 0xfffff778
    b390:			; <UNDEFINED> instruction: 0xf7f76b70
    b394:	blls	3c629c <backup_type@@Base+0x391c8c>
    b398:	cmnvs	r3, #176, 22	; 0x2c000
    b39c:	bl	feec9380 <backup_type@@Base+0xfee94d70>
    b3a0:			; <UNDEFINED> instruction: 0xf105990e
    b3a4:			; <UNDEFINED> instruction: 0xf8df000b
    b3a8:			; <UNDEFINED> instruction: 0x464235f8
    b3ac:			; <UNDEFINED> instruction: 0xf85b63b1
    b3b0:	ldmdavs	r9, {r0, r1, ip, sp}
    b3b4:			; <UNDEFINED> instruction: 0xf0049311
    b3b8:	pkhbtmi	pc, r1, sp, lsl #16	; <UNPREDICTABLE>
    b3bc:	stmdacs	r0, {r4, r5, r6, r8, r9, sp, lr}
    b3c0:			; <UNDEFINED> instruction: 0xf7f7d045
    b3c4:			; <UNDEFINED> instruction: 0xf8d8ecfa
    b3c8:	stmdavs	r1, {sp}
    b3cc:	ldmdavc	r0, {r0, r1, r2, r4, ip, pc}
    b3d0:	andsne	pc, r0, r1, lsr r8	; <UNPREDICTABLE>
    b3d4:	ldrle	r0, [sl, #-1163]!	; 0xfffffb75
    b3d8:			; <UNDEFINED> instruction: 0x46109b11
    b3dc:	ldmdavs	r9, {r1, r6, r9, sl, lr}
    b3e0:			; <UNDEFINED> instruction: 0xf808f004
    b3e4:	movsvs	r9, #23552	; 0x5c00
    b3e8:			; <UNDEFINED> instruction: 0xf0002800
    b3ec:			; <UNDEFINED> instruction: 0xf8d88357
    b3f0:	ldmdavs	r9, {sp}
    b3f4:			; <UNDEFINED> instruction: 0xf8317813
    b3f8:	ldreq	r3, [r8], #19
    b3fc:			; <UNDEFINED> instruction: 0xf812d505
    b400:			; <UNDEFINED> instruction: 0xf8313f01
    b404:	ldreq	r3, [fp], #19
    b408:			; <UNDEFINED> instruction: 0xf8c8d4f9
    b40c:	ldmdavc	r3, {sp}
    b410:			; <UNDEFINED> instruction: 0xf8dfb9c3
    b414:	andcs	r3, r1, #204, 10	; 0x33000000
    b418:			; <UNDEFINED> instruction: 0xf883447b
    b41c:	ldrb	r2, [r3, #176]	; 0xb0
    b420:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    b424:	strtmi	r2, [r8], -r9, lsl #4
    b428:			; <UNDEFINED> instruction: 0xf7f74479
    b42c:	ldmiblt	r0!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    b430:	andeq	pc, r9, r5, lsl #2
    b434:	eorshi	pc, r8, sp, asr #17
    b438:			; <UNDEFINED> instruction: 0xf9e6f7fc
    b43c:			; <UNDEFINED> instruction: 0xf8c39b11
    b440:	ldr	r0, [lr, #184]!	; 0xb8
    b444:	strcc	pc, [r0, #2271]!	; 0x8df
    b448:			; <UNDEFINED> instruction: 0xf8d3447b
    b44c:			; <UNDEFINED> instruction: 0xf8df9034
    b450:			; <UNDEFINED> instruction: 0x4648659c
    b454:	bl	17c9438 <backup_type@@Base+0x1794e28>
    b458:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b45c:	blvs	fec1c65c <backup_type@@Base+0xfebe804c>
    b460:	eorshi	pc, r4, r6, asr #17
    b464:	bl	15c9448 <backup_type@@Base+0x1594e38>
    b468:	eorshi	pc, r8, r6, asr #17
    b46c:			; <UNDEFINED> instruction: 0xf8dfe7d1
    b470:	andscs	r1, r2, #128, 10	; 0x20000000
    b474:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b478:	stcl	7, cr15, [ip, #988]	; 0x3dc
    b47c:			; <UNDEFINED> instruction: 0xf105b958
    b480:			; <UNDEFINED> instruction: 0xf8cd0012
    b484:			; <UNDEFINED> instruction: 0xf7fc8038
    b488:	bls	489b8c <backup_type@@Base+0x45557c>
    b48c:	subsvs	r2, r3, #134217728	; 0x8000000
    b490:	adcseq	pc, r4, r2, asr #17
    b494:			; <UNDEFINED> instruction: 0xf8dfe595
    b498:	andcs	r1, lr, #92, 10	; 0x17000000
    b49c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b4a0:	ldc	7, cr15, [r8, #988]!	; 0x3dc
    b4a4:			; <UNDEFINED> instruction: 0xf105b968
    b4a8:			; <UNDEFINED> instruction: 0xf8cd000e
    b4ac:			; <UNDEFINED> instruction: 0xf7fc8038
    b4b0:			; <UNDEFINED> instruction: 0xf8dff9ab
    b4b4:	andcs	r3, r2, #68, 10	; 0x11000000
    b4b8:	andsvs	r4, sl, #2063597568	; 0x7b000000
    b4bc:	adcseq	pc, r8, r3, asr #17
    b4c0:			; <UNDEFINED> instruction: 0xf8dfe57f
    b4c4:	andcs	r1, ip, #56, 10	; 0xe000000
    b4c8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b4cc:	stc	7, cr15, [r2, #988]!	; 0x3dc
    b4d0:			; <UNDEFINED> instruction: 0xf0002800
    b4d4:			; <UNDEFINED> instruction: 0xf8df8096
    b4d8:	andcs	r1, sl, #40, 10	; 0xa000000
    b4dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b4e0:	ldc	7, cr15, [r8, #988]	; 0x3dc
    b4e4:			; <UNDEFINED> instruction: 0xf47f2800
    b4e8:	bls	4b6f9c <backup_type@@Base+0x48298c>
    b4ec:			; <UNDEFINED> instruction: 0xf8cd2301
    b4f0:	subsvc	r8, r3, r8, lsr r0
    b4f4:	movwcs	lr, #1381	; 0x565
    b4f8:	andcc	pc, r0, r9, asr #17
    b4fc:	stmibvc	fp!, {r0, r5, r6, r8, sl, sp, lr, pc}
    b500:	tstls	r1, r9, lsr #27
    b504:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    b508:	blcs	15a294 <backup_type@@Base+0x125c84>
    b50c:	bcs	27b334 <backup_type@@Base+0x246d24>
    b510:	ldclge	6, cr15, [r7, #-252]	; 0xffffff04
    b514:	ldrmi	r4, [r1], sl, lsl #12
    b518:	svccc	0x0001f812
    b51c:	eorseq	pc, r0, r3, lsr #3
    b520:	msreq	SPSR_c, r3, lsr #3
    b524:	svclt	0x00882905
    b528:	ldmible	r4!, {r0, r3, fp, sp}^
    b52c:			; <UNDEFINED> instruction: 0xf1a39911
    b530:	blx	feccc1f0 <backup_type@@Base+0xfec97be0>
    b534:	addsmi	pc, r1, #201326594	; 0xc000002
    b538:	cmpne	r3, #323584	; 0x4f000
    b53c:	movwcs	fp, #3848	; 0xf08
    b540:			; <UNDEFINED> instruction: 0xf43f2b00
    b544:	ldmdavc	r3, {r1, r2, r3, r4, r5, r8, sl, fp, sp, pc}^
    b548:			; <UNDEFINED> instruction: 0xf47f2b2e
    b54c:	ldmvc	r3, {r1, r3, r4, r5, r8, sl, fp, sp, pc}
    b550:	stmdbeq	r3, {r0, r3, r8, ip, sp, lr, pc}
    b554:	msreq	SPSR_c, r3, lsr #3
    b558:	blcs	25a220 <backup_type@@Base+0x225c10>
    b55c:	stmdbcs	r5, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    b560:	movwcs	fp, #8084	; 0x1f94
    b564:	tstls	r7, #0, 6
    b568:	stcge	6, cr15, [fp, #-252]!	; 0xffffff04
    b56c:			; <UNDEFINED> instruction: 0xf81846c8
    b570:			; <UNDEFINED> instruction: 0xf1a33f01
    b574:			; <UNDEFINED> instruction: 0xf1a30030
    b578:	stmdbcs	r5, {r0, r5, r6, r8}
    b57c:	stmdacs	r9, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    b580:	strbmi	sp, [r1, #2549]	; 0x9f5
    b584:	andscc	lr, lr, #3358720	; 0x334000
    b588:	cfldrsge	mvf15, [fp, #-252]	; 0xffffff04
    b58c:	ldc	7, cr15, [r4], {247}	; 0xf7
    b590:	andscc	lr, lr, #3620864	; 0x374000
    b594:			; <UNDEFINED> instruction: 0xb12b901d
    b598:			; <UNDEFINED> instruction: 0xf8316801
    b59c:	ldreq	r3, [r8], #19
    b5a0:	cfstr32ge	mvfx15, [pc, #-508]	; b3ac <__assert_fail@plt+0x8344>
    b5a4:	ldmdals	ip, {r0, r4, r8, fp, ip, pc}
    b5a8:	blx	16495a0 <backup_type@@Base+0x1614f90>
    b5ac:			; <UNDEFINED> instruction: 0x46499b14
    b5b0:			; <UNDEFINED> instruction: 0xf1034642
    b5b4:			; <UNDEFINED> instruction: 0xf7fc00ac
    b5b8:	blls	549f04 <backup_type@@Base+0x5158f4>
    b5bc:	ldrdeq	pc, [r8], r3	; <UNPREDICTABLE>
    b5c0:	blx	17495ba <backup_type@@Base+0x1714faa>
    b5c4:			; <UNDEFINED> instruction: 0x46039a14
    b5c8:	ldrdeq	pc, [ip], r2	; <UNPREDICTABLE>
    b5cc:			; <UNDEFINED> instruction: 0xf7fc6213
    b5d0:	ldmdbls	sp, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    b5d4:	stmdavs	sl, {r2, r4, r8, r9, fp, ip, pc}
    b5d8:			; <UNDEFINED> instruction: 0x46406258
    b5dc:	blcc	89644 <backup_type@@Base+0x55034>
    b5e0:	andsne	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    b5e4:	ldrbtle	r0, [r8], #1161	; 0x489
    b5e8:			; <UNDEFINED> instruction: 0xf0002b00
    b5ec:	blls	5ec4fc <backup_type@@Base+0x5b7eec>
    b5f0:			; <UNDEFINED> instruction: 0xf7fc930e
    b5f4:			; <UNDEFINED> instruction: 0xf8dff909
    b5f8:	ldrbtmi	r3, [fp], #-1036	; 0xfffffbf4
    b5fc:	eoreq	lr, sp, r3, asr #19
    b600:	bls	4c4984 <backup_type@@Base+0x490374>
    b604:			; <UNDEFINED> instruction: 0xf8cd2301
    b608:	andsvc	r8, r3, r8, lsr r0
    b60c:	blls	404978 <backup_type@@Base+0x3d0368>
    b610:	blcs	1ce2c <_IO_stdin_used@@Base+0xe90>
    b614:	andshi	pc, r8, #64	; 0x40
    b618:			; <UNDEFINED> instruction: 0x9c049908
    b61c:	movwcs	lr, #2513	; 0x9d1
    b620:	adcsmi	pc, ip, r1, asr #17
    b624:	teqcs	r0, #3162112	; 0x304000
    b628:	blcs	32268 <quote_quoting_options@@Base+0x1d0>
    b62c:	cfstrdge	mvd15, [r7, #252]	; 0xfc
    b630:	str	r2, [r6, #1285]	; 0x505
    b634:	ldmdage	pc!, {r2, r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    b638:			; <UNDEFINED> instruction: 0x461917da
    b63c:			; <UNDEFINED> instruction: 0x460a4613
    b640:	ldc2	0, cr15, [lr], #8
    b644:	subhi	pc, r4, sp, asr #17
    b648:	stmiami	pc!, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    b64c:			; <UNDEFINED> instruction: 0xf0024478
    b650:			; <UNDEFINED> instruction: 0xf8d9ffa1
    b654:	blls	44b65c <backup_type@@Base+0x41704c>
    b658:	bls	585048 <backup_type@@Base+0x550a38>
    b65c:			; <UNDEFINED> instruction: 0xf8cd2301
    b660:	andsvc	r8, r3, r8, lsr r0
    b664:	bls	584920 <backup_type@@Base+0x550310>
    b668:			; <UNDEFINED> instruction: 0xf8cd2301
    b66c:	subsvc	r8, r3, r8, lsr r0
    b670:	blls	144914 <backup_type@@Base+0x110304>
    b674:	stmdacs	r0, {r3, r4, fp, sp, lr}
    b678:	rschi	pc, r0, r0
    b67c:			; <UNDEFINED> instruction: 0xd1252f03
    b680:			; <UNDEFINED> instruction: 0xf85b4be2
    b684:	strtmi	r4, [r1], -r3
    b688:			; <UNDEFINED> instruction: 0xff92f003
    b68c:			; <UNDEFINED> instruction: 0xf85b4bc9
    b690:	andsvs	r3, r8, r3
    b694:			; <UNDEFINED> instruction: 0xf0002800
    b698:	blls	12be2c <backup_type@@Base+0xf781c>
    b69c:	ldrmi	r2, [r1], -r1, lsl #4
    b6a0:			; <UNDEFINED> instruction: 0xf7fc6818
    b6a4:	str	pc, [sl, #2603]	; 0xa2b
    b6a8:	blcs	322bc <quote_quoting_options@@Base+0x224>
    b6ac:			; <UNDEFINED> instruction: 0xf44fbf08
    b6b0:	movwls	r4, #13056	; 0x3300
    b6b4:	stmdavc	r2!, {r0, r1, r2, r4, r6, r8, sl, sp, lr, pc}
    b6b8:	andeq	pc, r1, #130	; 0x82
    b6bc:	streq	lr, [r2], r6, lsl #22
    b6c0:			; <UNDEFINED> instruction: 0xf7fc6b70
    b6c4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    b6c8:	sbcshi	pc, ip, r0
    b6cc:	ldrbtmi	r4, [sl], #-2768	; 0xfffff530
    b6d0:	addeq	lr, r7, #2048	; 0x800
    b6d4:			; <UNDEFINED> instruction: 0xf00e6b50
    b6d8:	blls	14a7fc <backup_type@@Base+0x1161ec>
    b6dc:	stmdbge	r4!, {r0, r2, r4, r5, r7, r9, fp, lr}
    b6e0:			; <UNDEFINED> instruction: 0xf8516018
    b6e4:			; <UNDEFINED> instruction: 0xf85b0027
    b6e8:	stmibmi	sl, {r1, sp}^
    b6ec:	andsvs	r9, r0, r3, lsl fp
    b6f0:			; <UNDEFINED> instruction: 0xf85b2268
    b6f4:	ldmdbge	r0!, {r0, lr}
    b6f8:	eorvs	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    b6fc:	blx	9da12 <backup_type@@Base+0x69402>
    b700:	eorvs	r1, r6, r7, lsl #2
    b704:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    b708:	b	ac96ec <backup_type@@Base+0xa950dc>
    b70c:	blmi	ff0c4c70 <backup_type@@Base+0xff090660>
    b710:			; <UNDEFINED> instruction: 0xf85b4ac2
    b714:	ldrbtmi	r3, [sl], #-3
    b718:	ldrsbthi	pc, [r4], -r2	; <UNPREDICTABLE>
    b71c:	ldmdavc	fp, {r0, r2, r8, r9, ip, pc}
    b720:			; <UNDEFINED> instruction: 0xf1b8b96b
    b724:			; <UNDEFINED> instruction: 0xf0000f00
    b728:	ldcmi	3, cr8, [sp]
    b72c:	blvs	ff81c924 <backup_type@@Base+0xff7e8314>
    b730:			; <UNDEFINED> instruction: 0xf7f7b128
    b734:			; <UNDEFINED> instruction: 0xf8d4e9f0
    b738:	movwcs	r8, #52	; 0x34
    b73c:	cdpmi	3, 11, cr6, cr9, cr3, {7}
    b740:	blmi	fee54754 <backup_type@@Base+0xfee20144>
    b744:	stmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    b748:	strls	r4, [r6, #-1150]	; 0xfffffb82
    b74c:			; <UNDEFINED> instruction: 0x3638447b
    b750:	strcs	r4, [r0, -r5, lsr #12]
    b754:			; <UNDEFINED> instruction: 0xf04f4644
    b758:	ldrmi	r0, [r8], r8, ror #20
    b75c:	andslt	pc, ip, sp, asr #17
    b760:	stfcsd	f3, [r3, #-720]	; 0xfffffd30
    b764:	bl	23f7d4 <backup_type@@Base+0x20b1c4>
    b768:	strtmi	r0, [r1], -r5, lsl #5
    b76c:			; <UNDEFINED> instruction: 0xf7f76b50
    b770:	ldmiblt	r8, {r1, r3, r7, r8, fp, sp, lr, pc}
    b774:			; <UNDEFINED> instruction: 0xf851a924
    b778:			; <UNDEFINED> instruction: 0xf8412025
    b77c:	bllt	1093820 <backup_type@@Base+0x105f210>
    b780:	tstls	r5, sl, lsl #22	; <UNPREDICTABLE>
    b784:	blx	29412e <backup_type@@Base+0x25fb1e>
    b788:			; <UNDEFINED> instruction: 0xf7f79007
    b78c:	ldrtmi	lr, [sp], -sl, ror #19
    b790:	svccs	0x00033701
    b794:			; <UNDEFINED> instruction: 0xf856d021
    b798:	strb	r4, [r1, r4, lsl #22]!
    b79c:	blls	20a3cc <backup_type@@Base+0x1d5dbc>
    b7a0:	stcge	6, cr4, [r4], #-128	; 0xffffff80
    b7a4:			; <UNDEFINED> instruction: 0xf0034659
    b7a8:			; <UNDEFINED> instruction: 0xf844ff03
    b7ac:	stmiblt	r0, {r0, r1, r2, r5}
    b7b0:			; <UNDEFINED> instruction: 0xf0024658
    b7b4:	stmdacs	r2, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
    b7b8:			; <UNDEFINED> instruction: 0xf844bf04
    b7bc:	ldrtmi	r0, [sp], -r7, lsr #32
    b7c0:	blls	17fb60 <backup_type@@Base+0x14b550>
    b7c4:			; <UNDEFINED> instruction: 0xb122781a
    b7c8:	stceq	8, cr15, [r4], {86}	; 0x56
    b7cc:			; <UNDEFINED> instruction: 0xf956f7fc
    b7d0:			; <UNDEFINED> instruction: 0x463db918
    b7d4:	svccs	0x00033701
    b7d8:	blls	17ff54 <backup_type@@Base+0x14b944>
    b7dc:	ldmib	sp, {r2, r3, r5, r9, sl, lr}^
    b7e0:	ldmdavc	lr, {r1, r2, r8, r9, fp, ip, lr}
    b7e4:			; <UNDEFINED> instruction: 0xf47f2e00
    b7e8:			; <UNDEFINED> instruction: 0xf10daccc
    b7ec:			; <UNDEFINED> instruction: 0x46500a90
    b7f0:	blx	1bc97ea <backup_type@@Base+0x1b951da>
    b7f4:	strmi	r2, [r7], -r3, lsl #16
    b7f8:			; <UNDEFINED> instruction: 0x81bff000
    b7fc:			; <UNDEFINED> instruction: 0xf43f2c03
    b800:	blge	c36b08 <backup_type@@Base+0xc024f8>
    b804:	blls	170420 <backup_type@@Base+0x13be10>
    b808:	blx	139b2 <__assert_fail@plt+0x1094a>
    b80c:	blls	d7830 <backup_type@@Base+0xa3220>
    b810:	vst2.8	{d6,d8}, [r2], r2
    b814:	addsmi	r4, sl, #112, 4
    b818:	cfldrsge	mvf15, [r3], #508	; 0x1fc
    b81c:	smlabbcs	r0, r3, sl, r4
    b820:	ldrdmi	lr, [ip], -r0
    b824:	bl	9ca14 <backup_type@@Base+0x68404>
    b828:	b	150c24c <backup_type@@Base+0x14d7c3c>
    b82c:	blvs	140c434 <backup_type@@Base+0x13d7e24>
    b830:	andcs	fp, r1, #12, 30	; 0x30
    b834:			; <UNDEFINED> instruction: 0xf7fc460a
    b838:	strt	pc, [r2], #2401	; 0x961
    b83c:	stmdble	sl, {r0, r8, r9, sl, fp, sp}
    b840:			; <UNDEFINED> instruction: 0xf0002a00
    b844:	blls	4abcc4 <backup_type@@Base+0x4776b4>
    b848:	bcs	299b8 <quoting_style_vals@@Base+0x95f8>
    b84c:	orrshi	pc, r2, r0
    b850:	ldrbtmi	r4, [r9], #-2423	; 0xfffff689
    b854:	ldmdbmi	r7!, {r0, r1, r2, r4, r8, sp, lr, pc}^
    b858:			; <UNDEFINED> instruction: 0xf85b4e77
    b85c:	ldrbtmi	r4, [lr], #-1
    b860:	bl	1a98ec <backup_type@@Base+0x1752dc>
    b864:	blvs	100ba70 <backup_type@@Base+0xfd7460>
    b868:	rscle	r2, r9, r0, lsl #16
    b86c:	smlabbeq	r1, r1, r0, pc	; <UNPREDICTABLE>
    b870:	orreq	lr, r1, r6, lsl #22
    b874:	stmdbcs	r0, {r0, r3, r6, r8, r9, fp, sp, lr}
    b878:			; <UNDEFINED> instruction: 0xf7fcd0e2
    b87c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    b880:	svcge	0x0019f47f
    b884:	ldmdavc	sl, {r1, r4, r8, r9, fp, ip, pc}
    b888:	blmi	1b457f8 <backup_type@@Base+0x1b111e8>
    b88c:	stmdbls	r9, {r1, r8, sl, sp}
    b890:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b894:	adcsne	pc, ip, r3, asr #17
    b898:			; <UNDEFINED> instruction: 0xf1126859
    b89c:	ldrshvs	r3, [ip, #-47]	; 0xffffffd1
    b8a0:	mvnscc	pc, r1, asr #2
    b8a4:	sbccs	pc, r0, r3, asr #17
    b8a8:	sbcne	pc, r4, r3, asr #17
    b8ac:	bmi	19449d8 <backup_type@@Base+0x19103c8>
    b8b0:	stmdbls	fp, {r0, r1, r3, r5, r8, sl, fp, ip}
    b8b4:	stmvs	r8, {r1, r3, r4, r5, r6, sl, lr}
    b8b8:	ldrdgt	pc, [r0], -r1
    b8bc:	ldrdvs	lr, [sp, -r2]
    b8c0:	ldrdvc	pc, [r0], r2	; <UNPREDICTABLE>
    b8c4:	strne	lr, [sp], -r2, asr #19
    b8c8:			; <UNDEFINED> instruction: 0xf8d2990b
    b8cc:			; <UNDEFINED> instruction: 0xf8c260a4
    b8d0:			; <UNDEFINED> instruction: 0xf8d170a4
    b8d4:			; <UNDEFINED> instruction: 0xf8c2e004
    b8d8:	strmi	r6, [lr], -r0, lsr #1
    b8dc:			; <UNDEFINED> instruction: 0xf8c668c9
    b8e0:			; <UNDEFINED> instruction: 0xf8c6c008
    b8e4:	stmib	r6, {r2, r3, sp, lr, pc}^
    b8e8:	stmdbvc	r9!, {r8}
    b8ec:			; <UNDEFINED> instruction: 0xf0002930
    b8f0:	stmdbcs	r0!, {r3, r4, r6, r7, pc}
    b8f4:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b8f8:			; <UNDEFINED> instruction: 0xf813d009
    b8fc:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    b900:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b904:	stmdbcs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b908:			; <UNDEFINED> instruction: 0xf813d103
    b90c:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    b910:	stmdbcs	fp!, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
    b914:	tsthi	ip, r0	; <UNPREDICTABLE>
    b918:	strcs	r4, [r5, #-2378]	; 0xfffff6b6
    b91c:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    b920:	movwcs	lr, #2513	; 0x9d1
    b924:			; <UNDEFINED> instruction: 0xf8c1614c
    b928:	stmib	r1, {r2, r3, r4, r5, r7}^
    b92c:	str	r2, [r8], #-816	; 0xfffffcd0
    b930:	andeq	r9, r2, r8, asr r4
    b934:			; <UNDEFINED> instruction: 0x00026fbe
    b938:	andeq	r0, r0, r0, asr r2
    b93c:	andeq	r6, r2, lr, lsr #31
    b940:	andeq	r9, r2, lr, lsl #8
    b944:	strdeq	r9, [r2], -r6
    b948:	andeq	r9, r2, r0, ror #7
    b94c:	andeq	r9, r2, sl, asr #7
    b950:	andeq	r9, r2, ip, lsr #7
    b954:	andeq	r0, r0, r8, lsl r2
    b958:	andeq	r0, r0, r4, asr #4
    b95c:	andeq	r0, r0, r4, ror r2
    b960:	andeq	r0, r0, r8, lsr #4
    b964:	andeq	r9, r2, r2, lsr #6
    b968:	andeq	r9, r2, r0, lsr #6
    b96c:	andeq	r9, r2, r0, lsl #6
    b970:	ldrdeq	r0, [r0], -ip
    b974:	strheq	r3, [r1], -lr
    b978:	strheq	r3, [r1], -r2
    b97c:	andeq	r3, r1, r6, lsr #1
    b980:	muleq	r1, r8, r0
    b984:	andeq	r3, r1, r0, asr #1
    b988:	ldrdeq	r9, [r2], -r4
    b98c:	andeq	r3, r1, r4, lsr #1
    b990:	muleq	r1, r8, r0
    b994:	andeq	r1, r1, sl, lsr #18
    b998:	andeq	r2, r1, sl, ror #22
    b99c:	andeq	r2, r1, ip, ror pc
    b9a0:	andeq	r0, r0, ip, ror #5
    b9a4:	andeq	r9, r2, lr, asr #32
    b9a8:	andeq	r9, r2, r8, lsl r0
    b9ac:	andeq	r9, r2, r6
    b9b0:	andeq	r0, r0, r0, ror #5
    b9b4:	andeq	r0, r0, r4, ror #4
    b9b8:	andeq	r6, r2, r2, lsl #22
    b9bc:	andeq	r8, r2, r2, asr #30
    b9c0:	andeq	r8, r2, lr, lsl pc
    b9c4:	andeq	r2, r1, ip, asr #28
    b9c8:	andeq	r2, r1, r4, asr #28
    b9cc:	andeq	r2, r1, ip, lsr lr
    b9d0:	andeq	r2, r1, r2, lsr #28
    b9d4:	andeq	r8, r2, lr, asr lr
    b9d8:	andeq	r0, r0, ip, asr r2
    b9dc:			; <UNDEFINED> instruction: 0x00028dbe
    b9e0:	andeq	r8, r2, r4, lsr sp
    b9e4:	andeq	r2, r1, r0, lsr #24
    b9e8:	andeq	r8, r2, r4, lsl #26
    b9ec:	strdeq	r8, [r2], -r0
    b9f0:	ldrdeq	r2, [r1], -lr
    b9f4:	andeq	r2, r1, sl, asr #23
    b9f8:	muleq	r2, r4, ip
    b9fc:	andeq	r2, r1, lr, lsr #23
    ba00:	andeq	r2, r1, sl, lsr #23
    ba04:	andeq	r8, r2, r2, asr fp
    ba08:	andeq	r2, r1, r8, lsr #19
    ba0c:	andeq	r0, r0, r4, asr #5
    ba10:	andeq	r8, r2, lr, ror sl
    ba14:	andeq	r0, r0, r0, lsl r3
    ba18:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ba1c:	andeq	r8, r2, r6, lsr sl
    ba20:	andeq	r8, r2, r0, lsr #20
    ba24:	andeq	r8, r2, r4, lsl #20
    ba28:	andeq	r8, r2, r0, lsl #20
    ba2c:	andeq	r8, r2, r8, lsr #18
    ba30:	andeq	r2, r1, sl, ror r7
    ba34:	andeq	r0, r0, r4, lsl r2
    ba38:	andeq	r8, r2, lr, ror #17
    ba3c:			; <UNDEFINED> instruction: 0x000288bc
    ba40:	muleq	r2, r8, r8
    ba44:	andeq	r8, r2, lr, lsr #16
    ba48:	strcs	r9, [r3, #-2824]	; 0xfffff4f8
    ba4c:			; <UNDEFINED> instruction: 0xf8c39905
    ba50:			; <UNDEFINED> instruction: 0x461910bc
    ba54:	movwcs	lr, #51677	; 0xc9dd
    ba58:	teqcs	r0, #3162112	; 0x304000
    ba5c:	bllt	1c89a60 <backup_type@@Base+0x1c55450>
    ba60:	bls	e5ef4 <backup_type@@Base+0xb18e4>
    ba64:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    ba68:			; <UNDEFINED> instruction: 0xf47f4293
    ba6c:	blvs	8b6914 <backup_type@@Base+0x882304>
    ba70:	blvs	18dd27c <backup_type@@Base+0x18a8c6c>
    ba74:	tstmi	r3, #4, 16	; 0x40000
    ba78:	svclt	0x000c6800
    ba7c:	andcs	r2, r0, #268435456	; 0x10000000
    ba80:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, sp, lr, pc}
    ba84:	ldmmi	lr!, {r0, r3, r4, r5, r6, sl, lr}
    ba88:			; <UNDEFINED> instruction: 0xf0024478
    ba8c:	bmi	fef8b0a0 <backup_type@@Base+0xfef56a90>
    ba90:			; <UNDEFINED> instruction: 0xf85b2101
    ba94:	andsvc	r2, r1, r2
    ba98:	bllt	fe0c9a9c <backup_type@@Base+0xfe09548c>
    ba9c:	ldrsbtls	pc, [r4], -r6	; <UNPREDICTABLE>
    baa0:	stmdbvc	r9!, {r0, r2, r4, r6, r7, sl, sp, lr, pc}^
    baa4:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    baa8:	svcge	0x0027f67f
    baac:	svclt	0x000c2800
    bab0:	tstcs	r1, r2, lsl #2
    bab4:			; <UNDEFINED> instruction: 0xe7206211
    bab8:			; <UNDEFINED> instruction: 0x1d2b792a
    babc:			; <UNDEFINED> instruction: 0xf0002a30
    bac0:	bcs	2abf2c <backup_type@@Base+0x27791c>
    bac4:			; <UNDEFINED> instruction: 0xf813d003
    bac8:	bcs	2976d4 <backup_type@@Base+0x2630c4>
    bacc:	mcrmi	1, 5, sp, cr14, cr11, {7}
    bad0:			; <UNDEFINED> instruction: 0xf8132200
    bad4:	ldrbtmi	r5, [lr], #-3073	; 0xfffff3ff
    bad8:	svcls	0x00069909
    badc:	ldrdcc	lr, [r0], -r6
    bae0:			; <UNDEFINED> instruction: 0xf1136174
    bae4:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    bae8:			; <UNDEFINED> instruction: 0xf140891e
    baec:	cfstrscs	mvf3, [sl, #-1020]!	; 0xfffffc04
    baf0:	svclt	0x000c68b0
    baf4:	strcs	r2, [r1, #-1284]	; 0xfffffafc
    baf8:			; <UNDEFINED> instruction: 0x132fe9c6
    bafc:	sbcmi	pc, r4, r6, asr #17
    bb00:	svcvs	0x00347377
    bb04:	ldc2	0, cr15, [r4], #12
    bb08:			; <UNDEFINED> instruction: 0x46286833
    bb0c:	tstcs	r0, r2, ror r8
    bb10:	eorsvs	r3, r3, r2, lsl #22
    bb14:	rscscc	pc, pc, #-2147483632	; 0x80000010
    bb18:			; <UNDEFINED> instruction: 0xf7fc6072
    bb1c:	ldrdlt	pc, [r0, r5]
    bb20:	tstcs	r6, #3506176	; 0x358000
    bb24:	tstle	ip, r3, lsl r3
    bb28:	tstcs	r2, #3506176	; 0x358000
    bb2c:	svclt	0x00082b00
    bb30:	tstle	r6, r1, lsl #20
    bb34:	ldmvs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    bb38:	svclt	0x000c2b00
    bb3c:	movwcs	r2, #4866	; 0x1302
    bb40:	blmi	fe4a4514 <backup_type@@Base+0xfe46ff04>
    bb44:			; <UNDEFINED> instruction: 0x671c447b
    bb48:	ldmdbhi	lr, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
    bb4c:	blt	ffe89b50 <backup_type@@Base+0xffe55540>
    bb50:	bcs	c29cc0 <backup_type@@Base+0xbf56b0>
    bb54:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    bb58:	blcc	c29dcc <backup_type@@Base+0xbf57bc>
    bb5c:			; <UNDEFINED> instruction: 0xf67f2b09
    bb60:	blmi	fe2f76d4 <backup_type@@Base+0xfe2c30c4>
    bb64:	svceq	0x0000f1bc
    bb68:	svclt	0x0014447b
    bb6c:	andcs	r2, r2, #268435456	; 0x10000000
    bb70:			; <UNDEFINED> instruction: 0xe6d1625a
    bb74:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
    bb78:	bmi	fe205994 <backup_type@@Base+0xfe1d1384>
    bb7c:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    bb80:	bcs	25bd0 <quoting_style_vals@@Base+0x5810>
    bb84:	bls	5bfd28 <backup_type@@Base+0x58b718>
    bb88:	stmibeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    bb8c:	strtmi	r4, [pc], -r3, lsl #23
    bb90:	ldrbtmi	r4, [fp], #-1573	; 0xfffff9db
    bb94:	movwls	r4, #30228	; 0x7614
    bb98:	movwls	sl, #27426	; 0x6b22
    bb9c:			; <UNDEFINED> instruction: 0xf8544603
    bba0:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    bba4:	bmi	1fbfcf4 <backup_type@@Base+0x1f8b6e4>
    bba8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    bbac:	pkhbtmi	r6, r0, r0, lsl #16
    bbb0:	movwls	fp, #33104	; 0x8150
    bbb4:			; <UNDEFINED> instruction: 0xf7f69105
    bbb8:	stmdbls	r5, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    bbbc:			; <UNDEFINED> instruction: 0xf1b09b08
    bbc0:	svclt	0x00180800
    bbc4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bbc8:	andle	r2, r9, r3, lsl #22
    bbcc:	tstls	r5, r7, lsl #20
    bbd0:	orreq	lr, r3, #2048	; 0x800
    bbd4:			; <UNDEFINED> instruction: 0xf7f66b58
    bbd8:	stmdbls	r5, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    bbdc:	eorsle	r2, r4, r0, lsl #16
    bbe0:	strmi	r9, [r8], -r6, lsl #22
    bbe4:	strbmi	r2, [r1], -r0, lsl #4
    bbe8:	strbmi	r9, [fp], -r0, lsl #6
    bbec:			; <UNDEFINED> instruction: 0xff80f001
    bbf0:			; <UNDEFINED> instruction: 0x1e019a13
    bbf4:	movwcs	fp, #7956	; 0x1f14
    bbf8:			; <UNDEFINED> instruction: 0xf8422300
    bbfc:	eorle	r3, r4, r6, lsr #32
    bc00:			; <UNDEFINED> instruction: 0xf04fab30
    bc04:			; <UNDEFINED> instruction: 0xf8540c68
    bc08:	ldrmi	r0, [sl], -r4, lsl #24
    bc0c:	blx	33082a <backup_type@@Base+0x2fc21a>
    bc10:			; <UNDEFINED> instruction: 0xf8d92c06
    bc14:	strbmi	r2, [r3], -r0
    bc18:	andcs	r9, r0, #0, 4
    bc1c:	andgt	pc, r4, sp, asr #17
    bc20:			; <UNDEFINED> instruction: 0xf9a6f003
    bc24:			; <UNDEFINED> instruction: 0xf0002800
    bc28:	movwcs	r8, #153	; 0x99
    bc2c:	eorcc	pc, r6, sl, asr #16
    bc30:	ldrdeq	pc, [r0], -r9
    bc34:	svc	0x006ef7f6
    bc38:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    bc3c:	svc	0x006af7f6
    bc40:	eorcc	pc, r6, sl, asr r8	; <UNPREDICTABLE>
    bc44:			; <UNDEFINED> instruction: 0xf0002b00
    bc48:	ldrtmi	r8, [r3], -r1, lsl #1
    bc4c:	cfmadd32cs	mvax0, mvfx3, mvfx3, mvfx1
    bc50:	strtmi	sp, [ip], -r5, lsr #3
    bc54:	stccs	6, cr4, [r3], {61}	; 0x3d
    bc58:	blmi	14bfc88 <backup_type@@Base+0x148b678>
    bc5c:	ldrmi	r2, [r1], -r1, lsl #4
    bc60:	bl	dce54 <backup_type@@Base+0xa8844>
    bc64:	blvs	160ca7c <backup_type@@Base+0x15d846c>
    bc68:			; <UNDEFINED> instruction: 0xff48f7fb
    bc6c:	cmnle	r9, r0, lsl #16
    bc70:	blmi	139e5ac <backup_type@@Base+0x1369f9c>
    bc74:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    bc78:	ldmdavc	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    bc7c:	orreq	lr, r2, #3072	; 0xc00
    bc80:	blcs	264f4 <quoting_style_vals@@Base+0x6134>
    bc84:	bge	1f48d88 <backup_type@@Base+0x1f14778>
    bc88:			; <UNDEFINED> instruction: 0xf8ddae2a
    bc8c:			; <UNDEFINED> instruction: 0xf06f8058
    bc90:	ldrtmi	r4, [r2], r0, lsl #18
    bc94:	bleq	149dfc <backup_type@@Base+0x1157ec>
    bc98:	stmdavc	r4, {r3, r4, r7, r8, ip, sp, pc}
    bc9c:	tstcs	r0, r4, ror #2
    bca0:			; <UNDEFINED> instruction: 0xf8ccf7fc
    bca4:	stccc	8, cr15, [r4], {88}	; 0x58
    bca8:			; <UNDEFINED> instruction: 0x4604781a
    bcac:	ldrmi	fp, [r8], -r2, lsr #2
    bcb0:			; <UNDEFINED> instruction: 0xf7fc2101
    bcb4:	bne	949fc8 <backup_type@@Base+0x9159b8>
    bcb8:			; <UNDEFINED> instruction: 0xf8ca45a1
    bcbc:	svclt	0x00a84000
    bcc0:	blls	61d74c <backup_type@@Base+0x5e913c>
    bcc4:	beq	1480f4 <backup_type@@Base+0x113ae4>
    bcc8:	mvnle	r4, r3, asr #10
    bccc:	ldmdbls	r6, {r0, r2, r3, r5, fp, sp, pc}
    bcd0:			; <UNDEFINED> instruction: 0xf8514602
    bcd4:	tstlt	fp, r4, lsl #22
    bcd8:	bl	fe8e5dac <backup_type@@Base+0xfe8b179c>
    bcdc:	andsvs	r0, r3, r9, lsl #6
    bce0:			; <UNDEFINED> instruction: 0x36049b18
    bce4:	addmi	r3, fp, #4, 4	; 0x40000000
    bce8:			; <UNDEFINED> instruction: 0xf7fcd1f3
    bcec:			; <UNDEFINED> instruction: 0x4607f8f1
    bcf0:	blt	1209cf4 <backup_type@@Base+0x11d56e4>
    bcf4:	bcc	c2a2a4 <backup_type@@Base+0xbf5c94>
    bcf8:			; <UNDEFINED> instruction: 0xf67f2a09
    bcfc:	bls	2f7894 <backup_type@@Base+0x2c3284>
    bd00:	bmi	ae5d4c <backup_type@@Base+0xab173c>
    bd04:	ldrbtmi	r2, [sl], #-2304	; 0xfffff700
    bd08:	tstcs	r2, ip, lsl #30
    bd0c:	andsvs	r2, r1, #1073741824	; 0x40000000
    bd10:	stmdbmi	r8!, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    bd14:	stmdals	r4, {r0, r2, r8, sl, sp}
    bd18:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    bd1c:			; <UNDEFINED> instruction: 0xf8c12300
    bd20:	stmib	r1, {r2, r3, r4, r5, r7}^
    bd24:			; <UNDEFINED> instruction: 0xf7ff2330
    bd28:	blvs	fe4fa560 <backup_type@@Base+0xfe4c5f50>
    bd2c:			; <UNDEFINED> instruction: 0xf47f2b00
    bd30:	str	sl, [r4, #-3324]	; 0xfffff304
    bd34:	strcs	r4, [r6, #-2336]	; 0xfffff6e0
    bd38:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    bd3c:	movwcs	lr, #2513	; 0x9d1
    bd40:	adcseq	pc, ip, r1, asr #17
    bd44:	teqcs	r0, #3162112	; 0x304000
    bd48:	ldmiblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd4c:	stccs	6, cr4, [r3], {44}	; 0x2c
    bd50:			; <UNDEFINED> instruction: 0x4637463d
    bd54:	cfldrdge	mvd15, [r7, #-508]	; 0xfffffe04
    bd58:	blt	509d5c <backup_type@@Base+0x4d574c>
    bd5c:			; <UNDEFINED> instruction: 0xf8439b13
    bd60:	strb	r0, [r5, -r6, lsr #32]!
    bd64:			; <UNDEFINED> instruction: 0xf7ff4627
    bd68:			; <UNDEFINED> instruction: 0xf002ba0c
    bd6c:			; <UNDEFINED> instruction: 0xf7f6f9a1
    bd70:	blls	607a00 <backup_type@@Base+0x5d33f0>
    bd74:			; <UNDEFINED> instruction: 0xf7ff930e
    bd78:	svclt	0x0000b924
    bd7c:	andeq	r2, r1, r0, asr #10
    bd80:	andeq	r2, r1, r0, asr #12
    bd84:	andeq	r0, r0, r0, ror r2
    bd88:	andeq	r8, r2, r6, ror r6
    bd8c:	andeq	r8, r2, r8, lsl #12
    bd90:	andeq	r8, r2, r4, ror #11
    bd94:	andeq	r2, r1, lr, asr #8
    bd98:	andeq	r0, r0, r4, lsr #5
    bd9c:			; <UNDEFINED> instruction: 0x000285ba
    bda0:	andeq	r0, r0, r0, asr #4
    bda4:	andeq	r8, r2, ip, ror #9
    bda8:	andeq	r0, r0, r4, lsl r2
    bdac:	ldrdeq	r8, [r2], -r4
    bdb0:	andeq	r8, r2, r6, asr #8
    bdb4:	andeq	r8, r2, r4, lsr r4
    bdb8:	andeq	r8, r2, r2, lsl r4
    bdbc:	blmi	ffa9e968 <backup_type@@Base+0xffa6a358>
    bdc0:	push	{r1, r3, r4, r5, r6, sl, lr}
    bdc4:	strdlt	r4, [fp], r0
    bdc8:			; <UNDEFINED> instruction: 0x460558d3
    bdcc:	cdpmi	12, 14, cr4, cr8, cr7, {7}
    bdd0:	movwls	r6, #38939	; 0x981b
    bdd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bdd8:	ldrbtmi	r4, [ip], #-3046	; 0xfffff41a
    bddc:			; <UNDEFINED> instruction: 0xf854447e
    bde0:	svcvs	0x00328003
    bde4:	ldrdeq	pc, [r0], -r8
    bde8:	ldmib	r6, {r1, r4, r5, r8, ip, sp, pc}^
    bdec:	bfine	r6, sl, #14, #6
    bdf0:			; <UNDEFINED> instruction: 0x41bb42b2
    bdf4:	rscshi	pc, r2, r0, lsl #5
    bdf8:			; <UNDEFINED> instruction: 0xf0002802
    bdfc:	strtmi	r8, [r8], -fp, lsl #2
    be00:			; <UNDEFINED> instruction: 0xff74f7fe
    be04:	stmiapl	r7!, {r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    be08:	stmdacs	r0, {r3, r4, r5, sp, lr}
    be0c:	blmi	ff6fffb0 <backup_type@@Base+0xff6cb9a0>
    be10:	ldmdavc	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    be14:	stccs	3, cr9, [r0, #-4]
    be18:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    be1c:	ldrdcc	pc, [r0], -r8
    be20:			; <UNDEFINED> instruction: 0xf0002b02
    be24:	bmi	ff5ac2c4 <backup_type@@Base+0xff577cb4>
    be28:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
    be2c:			; <UNDEFINED> instruction: 0xf0402a00
    be30:	blcs	6c1ac <backup_type@@Base+0x37b9c>
    be34:	blmi	ff500000 <backup_type@@Base+0xff4cb9f0>
    be38:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    be3c:	stmdbcs	r1, {r0, r6, r8, ip, sp, pc}
    be40:	cmnhi	r0, r0	; <UNPREDICTABLE>
    be44:	ldrbtmi	r4, [sl], #-2768	; 0xfffff530
    be48:	ldrbtmi	r4, [r8], #-2256	; 0xfffff730
    be4c:	blx	fe8c7e5e <backup_type@@Base+0xfe89384e>
    be50:	ldrbtmi	r4, [fp], #-3023	; 0xfffff431
    be54:	blcs	2abc8 <quoting_style_vals@@Base+0xa808>
    be58:	sbcshi	pc, r7, r0, asr #32
    be5c:	blmi	ff39e998 <backup_type@@Base+0xff36a388>
    be60:	ldrbtmi	r5, [fp], #-2214	; 0xfffff75a
    be64:	ldrdcs	pc, [r0], #131	; 0x83
    be68:	ldrdlt	pc, [r4], #131	; 0x83
    be6c:	andls	r6, r0, #3342336	; 0x330000
    be70:			; <UNDEFINED> instruction: 0xf0002b00
    be74:	blmi	ff26c348 <backup_type@@Base+0xff237d38>
    be78:	ldrbtmi	r4, [fp], #-2761	; 0xfffff537
    be7c:	ldrsbtls	pc, [ip], r3	; <UNPREDICTABLE>
    be80:	stmiapl	r2!, {r0, r3, r4, r8, r9, sl, fp, sp, lr}
    be84:	ldmvs	sp, {r0, r3, r7, r8, sl, lr}
    be88:	vmov.i16	d22, #7	; 0x0007
    be8c:			; <UNDEFINED> instruction: 0xf8d88160
    be90:	blcs	97e98 <backup_type@@Base+0x63888>
    be94:	strmi	sp, [r9, #340]	; 0x154
    be98:			; <UNDEFINED> instruction: 0x4628dd55
    be9c:			; <UNDEFINED> instruction: 0xf0032200
    bea0:	stmiami	r0, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    bea4:			; <UNDEFINED> instruction: 0xf0024478
    bea8:			; <UNDEFINED> instruction: 0x4628fb75
    beac:	mrc	7, 3, APSR_nzcv, cr6, cr6, {7}
    beb0:	vmls.f<illegal width 8>	d4, d0, d0[2]
    beb4:	ldrtmi	r8, [r9], -lr, lsl #2
    beb8:			; <UNDEFINED> instruction: 0xf7f7207c
    bebc:	and	lr, r5, r2, ror #16
    bec0:			; <UNDEFINED> instruction: 0xf7f74639
    bec4:			; <UNDEFINED> instruction: 0xf1bae85e
    bec8:	rscle	r0, lr, sl, lsl #30
    becc:			; <UNDEFINED> instruction: 0xf7f74628
    bed0:			; <UNDEFINED> instruction: 0xf1b0e8ae
    bed4:			; <UNDEFINED> instruction: 0x46823fff
    bed8:			; <UNDEFINED> instruction: 0xf002d1f2
    bedc:	blmi	feccaa38 <backup_type@@Base+0xfec96428>
    bee0:	ldrdcs	pc, [r0], -r8
    bee4:	bcs	9d0d8 <backup_type@@Base+0x68ac8>
    bee8:			; <UNDEFINED> instruction: 0xf0006f1b
    beec:	ldmdblt	r3!, {r2, r7, pc}
    bef0:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    bef4:	tstcs	sl, #3457024	; 0x34c000
    bef8:			; <UNDEFINED> instruction: 0xf0404313
    befc:	strcs	r8, [r0, #-292]	; 0xfffffedc
    bf00:	blmi	fe65e9b4 <backup_type@@Base+0xfe62a3a4>
    bf04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bf08:	blls	265f78 <backup_type@@Base+0x231968>
    bf0c:			; <UNDEFINED> instruction: 0xf040405a
    bf10:			; <UNDEFINED> instruction: 0x46288118
    bf14:	pop	{r0, r1, r3, ip, sp, pc}
    bf18:	bmi	fe86fee0 <backup_type@@Base+0xfe83b8d0>
    bf1c:	stmiapl	r2!, {r0, r2, r5, r7, r8, r9, fp, lr}
    bf20:			; <UNDEFINED> instruction: 0xf8d3447b
    bf24:	svcvs	0x001990bc
    bf28:			; <UNDEFINED> instruction: 0xf8d36817
    bf2c:	strbmi	r2, [r9, #-192]	; 0xffffff40
    bf30:	ldrdlt	pc, [r4], #131	; 0x83
    bf34:	andls	r6, r0, #10289152	; 0x9d0000
    bf38:	mrshi	pc, (UNDEF: 57)	; <UNPREDICTABLE>
    bf3c:	stmiapl	r6!, {r0, r2, r4, r7, r8, r9, fp, lr}^
    bf40:	blcs	26014 <quoting_style_vals@@Base+0x5c54>
    bf44:	strbmi	sp, [r9], -r7, lsr #1
    bf48:	andcs	r4, r0, #40, 12	; 0x2800000
    bf4c:	blx	fe447f60 <backup_type@@Base+0xfe413950>
    bf50:			; <UNDEFINED> instruction: 0xf04f4b99
    bf54:	svcmi	0x009939ff
    bf58:	rsbge	pc, r4, #14614528	; 0xdf0000
    bf5c:	bls	1d150 <_IO_stdin_used@@Base+0x11b4>
    bf60:	ldrbtmi	r4, [sl], #1151	; 0x47f
    bf64:	rscscc	pc, pc, #-2147483644	; 0x80000004
    bf68:			; <UNDEFINED> instruction: 0xf14b601a
    bf6c:	ldrshvs	r3, [r9], #-31	; 0xffffffe1
    bf70:	ldmiblt	fp!, {r0, r1, r4, r5, fp, sp, lr}^
    bf74:	blmi	fe51e9c8 <backup_type@@Base+0xfe4ea3b8>
    bf78:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    bf7c:	ldmdavc	fp, {r0, r2, r4, fp, ip, sp, lr}
    bf80:	cmple	lr, sp, lsl r3
    bf84:			; <UNDEFINED> instruction: 0xf0024638
    bf88:	blmi	fe44b6dc <backup_type@@Base+0xfe4170cc>
    bf8c:			; <UNDEFINED> instruction: 0xf8d358e3
    bf90:	movwls	fp, #0
    bf94:			; <UNDEFINED> instruction: 0xf7f64658
    bf98:			; <UNDEFINED> instruction: 0xf10bef28
    bf9c:	bl	2cc7a8 <backup_type@@Base+0x298198>
    bfa0:	addsmi	r0, r3, #0, 6
    bfa4:			; <UNDEFINED> instruction: 0xf813d903
    bfa8:	blcs	29afb4 <backup_type@@Base+0x2669a4>
    bfac:	ldmdavs	r3!, {r2, ip, lr, pc}
    bfb0:	suble	r2, sl, r0, lsl #22
    bfb4:	str	r2, [r3, r1, lsl #10]!
    bfb8:	ldrbmi	r1, [r8], -r1, asr #28
    bfbc:	blx	9c7ffc <backup_type@@Base+0x9939ec>
    bfc0:	eorsvs	r4, r0, r3, lsl #23
    bfc4:			; <UNDEFINED> instruction: 0xf00358e1
    bfc8:	blmi	fe0cab9c <backup_type@@Base+0xfe09658c>
    bfcc:	andsvs	r5, r8, r3, ror #17
    bfd0:	blmi	fe07adb8 <backup_type@@Base+0xfe0467a8>
    bfd4:			; <UNDEFINED> instruction: 0xf8c358e3
    bfd8:	strb	r9, [r8, r0]!
    bfdc:	orrle	r2, lr, r2, lsl #16
    bfe0:	strcs	r4, [r0, #-2174]	; 0xfffff782
    bfe4:			; <UNDEFINED> instruction: 0xf0024478
    bfe8:			; <UNDEFINED> instruction: 0xe789fad5
    bfec:	tstcs	r0, ip, ror sl
    bff0:	cmpvc	r1, #2046820352	; 0x7a000000
    bff4:	blcs	45c70 <backup_type@@Base+0x11660>
    bff8:	ldmdami	sl!, {r0, r2, r5, r6, ip, lr, pc}^
    bffc:			; <UNDEFINED> instruction: 0xf0024478
    c000:	blmi	1e8ab2c <backup_type@@Base+0x1e5651c>
    c004:	svcvs	0x001b447b
    c008:	ldmdami	r8!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    c00c:			; <UNDEFINED> instruction: 0xf0024478
    c010:	str	pc, [r3, -r1, asr #21]!
    c014:	tstls	r0, r6, ror r8
    c018:			; <UNDEFINED> instruction: 0xf0024478
    c01c:	stmdbls	r0, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    c020:	ldmdami	r4!, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    c024:			; <UNDEFINED> instruction: 0xf0024478
    c028:	bls	8ab04 <backup_type@@Base+0x564f4>
    c02c:	andsvc	r2, r3, r1, lsl #6
    c030:	ldmdavs	r0!, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    c034:	ldcl	7, cr15, [sl, #984]!	; 0x3d8
    c038:	stmiapl	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
    c03c:			; <UNDEFINED> instruction: 0xf7f66818
    c040:	ldmdavs	r0!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    c044:	stcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    c048:			; <UNDEFINED> instruction: 0x46506035
    c04c:	ldc2l	0, cr15, [r0, #-8]!
    c050:	ldmdavs	fp, {r8, r9, fp, ip, pc}
    c054:	blcs	1baa0c8 <backup_type@@Base+0x1b75ab8>
    c058:			; <UNDEFINED> instruction: 0xf8d8d08a
    c05c:	blcs	58064 <backup_type@@Base+0x23a54>
    c060:	stmdami	r6!, {r0, r1, ip, lr, pc}^
    c064:			; <UNDEFINED> instruction: 0xf0024478
    c068:	blls	8aac4 <backup_type@@Base+0x564b4>
    c06c:	andsvc	r2, sp, r1, lsl #10
    c070:	blmi	1905d90 <backup_type@@Base+0x18d1780>
    c074:	svcvs	0x001b447b
    c078:	stmdbmi	r2!, {r0, r1, r6, r8, r9, ip, sp, pc}^
    c07c:	stmdacs	r5, {r0, r3, r4, r5, r6, sl, lr}
    c080:	stmdacs	r1, {r0, r2, r3, r6, ip, lr, pc}
    c084:	stmdacs	r4, {r3, r6, ip, lr, pc}
    c088:	stmdacs	r2, {r0, r1, r2, r3, r6, ip, lr, pc}
    c08c:	stmdacs	r6, {r4, r6, ip, lr, pc}
    c090:	bmi	17801e8 <backup_type@@Base+0x174bbd8>
    c094:	ldmdami	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c098:			; <UNDEFINED> instruction: 0xf0024478
    c09c:			; <UNDEFINED> instruction: 0xf8d8fa7b
    c0a0:	strb	r3, [r0], r0
    c0a4:	andcs	r4, r0, #23040	; 0x5a00
    c0a8:			; <UNDEFINED> instruction: 0xf8d4447c
    c0ac:	stmiavs	r0!, {r2, r3, r4, r5, r7, ip}
    c0b0:			; <UNDEFINED> instruction: 0xf9def003
    c0b4:	eorscc	lr, r0, #212, 18	; 0x350000
    c0b8:	mvnscc	pc, #-1073741820	; 0xc0000004
    c0bc:			; <UNDEFINED> instruction: 0xf1426023
    c0c0:	strdvs	r3, [r2], #-47	; 0xffffffd1	; <UNPREDICTABLE>
    c0c4:	ldmdami	r3, {r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    c0c8:			; <UNDEFINED> instruction: 0xe7984478
    c0cc:	ldrbtmi	r4, [r9], #-2386	; 0xfffff6ae
    c0d0:	ldmdami	r2, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    c0d4:			; <UNDEFINED> instruction: 0xf0024478
    c0d8:			; <UNDEFINED> instruction: 0xe739fa5d
    c0dc:	stmdage	r3, {r0, r1, r3, r4, r6, r9, sl, lr}
    c0e0:			; <UNDEFINED> instruction: 0xff6ef001
    c0e4:	stmdami	lr, {r0, r9, sl, lr}^
    c0e8:			; <UNDEFINED> instruction: 0xf0024478
    c0ec:	ldmdavs	fp!, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
    c0f0:	blcs	5ad00 <backup_type@@Base+0x266f0>
    c0f4:	blmi	130251c <backup_type@@Base+0x12cdf0c>
    c0f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c0fc:	andsle	r3, sl, r1, lsl #6
    c100:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    c104:	blx	11c8114 <backup_type@@Base+0x1193b04>
    c108:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    c10c:	ldrdcs	pc, [r0], #131	; 0x83
    c110:	ldrdlt	pc, [r4], #131	; 0x83
    c114:	strt	r9, [lr], r0, lsl #4
    c118:	ldrbtmi	r4, [sl], #-2629	; 0xfffff5bb
    c11c:	bmi	1186010 <backup_type@@Base+0x1151a00>
    c120:			; <UNDEFINED> instruction: 0xe7b8447a
    c124:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
    c128:	bmi	1145b68 <backup_type@@Base+0x1111558>
    c12c:			; <UNDEFINED> instruction: 0xe7b2447a
    c130:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    c134:	stmdami	r3, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    c138:			; <UNDEFINED> instruction: 0xe7e34478
    c13c:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    c140:			; <UNDEFINED> instruction: 0xf7f6e7a9
    c144:	stmdami	r1, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    c148:			; <UNDEFINED> instruction: 0xf0014478
    c14c:	blmi	104bf38 <backup_type@@Base+0x1017928>
    c150:	submi	pc, pc, #64, 4
    c154:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    c158:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c15c:	ldrbtmi	r3, [r8], #-812	; 0xfffffcd4
    c160:	svc	0x0082f7f6
    c164:	andeq	r5, r2, r8, lsl #30
    c168:	andeq	r0, r0, r0, asr r2
    c16c:	andeq	r5, r2, lr, ror #29
    c170:	andeq	r8, r2, r0, ror r3
    c174:	andeq	r0, r0, r0, lsr r2
    c178:	andeq	r0, r0, r4, ror r2
    c17c:	andeq	r0, r0, r0, ror r2
    c180:	andeq	r0, r0, ip, lsl r3
    c184:	andeq	r8, r2, r4, lsl r3
    c188:	andeq	r3, r1, r6, asr r1
    c18c:	andeq	r2, r1, r2, asr r4
    c190:	strdeq	r8, [r2], -sl
    c194:	andeq	r0, r0, r0, ror #5
    c198:	andeq	r8, r2, sl, ror #5
    c19c:	ldrdeq	r8, [r2], -r2
    c1a0:	andeq	r0, r0, r4, ror #5
    c1a4:	muleq	r1, ip, r4
    c1a8:	andeq	r8, r2, r8, ror #4
    c1ac:	andeq	r8, r2, sl, asr r2
    c1b0:	andeq	r5, r2, r4, asr #27
    c1b4:	andeq	r8, r2, ip, lsr #4
    c1b8:	strdeq	r8, [r2], -r0
    c1bc:	andeq	r2, r1, r0, ror #8
    c1c0:	andeq	r2, r1, lr, ror #8
    c1c4:	muleq	r0, r8, r2
    c1c8:	andeq	r0, r0, r8, asr #5
    c1cc:	ldrdeq	r0, [r0], -ip
    c1d0:	andeq	r0, r0, r4, asr #5
    c1d4:	andeq	r0, r0, r4, ror #4
    c1d8:	andeq	r0, r0, r0, lsl r3
    c1dc:	andeq	r2, r1, r0, ror #4
    c1e0:	andeq	r8, r2, ip, asr r1
    c1e4:	andeq	r2, r1, r0, lsr r1
    c1e8:	andeq	r8, r2, r8, asr #2
    c1ec:			; <UNDEFINED> instruction: 0x000122b4
    c1f0:	andeq	r2, r1, r4, lsr r2
    c1f4:	andeq	r2, r1, r8, ror r3
    c1f8:	andeq	r0, r0, r0, lsl #5
    c1fc:	andeq	r0, r1, r0, asr #20
    c200:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    c204:	ldrdeq	r2, [r1], -r8
    c208:	andeq	r2, r1, r4, lsr r1
    c20c:	andeq	r2, r1, r8, ror #3
    c210:	andeq	r8, r2, r4, lsr #1
    c214:	andeq	r2, r1, r0, lsr r0
    c218:	ldrdeq	r3, [r1], -sl
    c21c:	andeq	r2, r1, ip, lsr #5
    c220:	andeq	r2, r1, r8, lsl r2
    c224:	andeq	r0, r0, ip, ror #5
    c228:	andeq	r2, r1, lr, lsl #2
    c22c:	andeq	r8, r2, r2, asr #32
    c230:	muleq	r1, lr, r0
    c234:	andeq	r2, r1, r4, rrx
    c238:	andeq	r2, r1, r2, lsr #28
    c23c:	andeq	r2, r1, ip, lsr r0
    c240:	andeq	r2, r1, r2, rrx
    c244:	andeq	r2, r1, r0, lsr #1
    c248:	andeq	r2, r1, r6, rrx
    c24c:	andeq	r2, r1, ip, lsl #2
    c250:	andeq	r2, r1, r4, lsl r3
    c254:	strdeq	r1, [r1], -r2
    c258:	andeq	r2, r1, lr, asr #3
    c25c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c260:	ldrdeq	lr, [r6, -r3]!
    c264:	svclt	0x00004770
    c268:	andeq	r7, r2, lr, ror #29
    c26c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c270:			; <UNDEFINED> instruction: 0x0090f8d3
    c274:	svclt	0x00004770
    c278:	ldrdeq	r7, [r2], -lr
    c27c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c280:	umlalseq	pc, r0, r3, r8	; <UNPREDICTABLE>
    c284:	svclt	0x00004770
    c288:	andeq	r7, r2, lr, asr #29
    c28c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    c290:	orreq	lr, r0, #3072	; 0xc00
    c294:	ldrdeq	pc, [r0], r3	; <UNPREDICTABLE>
    c298:	svclt	0x00004770
    c29c:			; <UNDEFINED> instruction: 0x00027ebe
    c2a0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    c2a4:	orreq	lr, r0, #3072	; 0xc00
    c2a8:	ldrdeq	pc, [r8], r3	; <UNPREDICTABLE>
    c2ac:	svclt	0x00004770
    c2b0:	andeq	r7, r2, sl, lsr #29
    c2b4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    c2b8:	orreq	lr, r0, #3072	; 0xc00
    c2bc:	ldrsbteq	pc, [r4], r3	; <UNPREDICTABLE>
    c2c0:	svclt	0x00004770
    c2c4:	muleq	r2, r6, lr
    c2c8:	svcmi	0x00f0e92d
    c2cc:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    c2d0:			; <UNDEFINED> instruction: 0x4dbd8b02
    c2d4:	ldrbtmi	r4, [sp], #-3261	; 0xfffff343
    c2d8:	rscshi	pc, r4, #14614528	; 0xdf0000
    c2dc:	stmdbpl	ip!, {r0, r2, r3, r7, ip, sp, pc}
    c2e0:	stmdavs	r4!, {r3, r4, r5, r6, r7, sl, lr}
    c2e4:			; <UNDEFINED> instruction: 0xf04f940b
    c2e8:	cfldrsmi	mvf0, [sl]
    c2ec:			; <UNDEFINED> instruction: 0xf8589009
    c2f0:	andls	r0, r8, #4
    c2f4:	stmib	sp, {r1, r2, fp, ip, sp, lr}^
    c2f8:	adfcss	f0, f0, f4
    c2fc:	rscshi	pc, ip, r0, asr #32
    c300:			; <UNDEFINED> instruction: 0xf8584bb5
    c304:	ldmdavc	sl, {r0, r1, ip, sp}
    c308:			; <UNDEFINED> instruction: 0xf0002a00
    c30c:	blmi	fecec6f0 <backup_type@@Base+0xfecb80e0>
    c310:	sbcls	pc, ip, #14614528	; 0xdf0000
    c314:	movwls	r4, #25723	; 0x647b
    c318:	ldrbtmi	r4, [r9], #2994	; 0xbb2
    c31c:	movwls	r4, #29819	; 0x747b
    c320:	blmi	fec84398 <backup_type@@Base+0xfec4fd88>
    c324:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c328:	ldrdlt	pc, [r0], -r3
    c32c:	ldrbmi	r9, [r8], -r3, lsl #6
    c330:	blx	64a324 <backup_type@@Base+0x615d14>
    c334:	bicslt	r4, r8, r4, lsl #12
    c338:	ldrtmi	fp, [sl], -r6, asr #2
    c33c:			; <UNDEFINED> instruction: 0x46334658
    c340:			; <UNDEFINED> instruction: 0xf7f62101
    c344:	stmdacs	r0, {r5, r7, sl, fp, sp, lr, pc}
    c348:	tsthi	r4, r0	; <UNPREDICTABLE>
    c34c:	svclt	0x00182c64
    c350:	svclt	0x001e2c73
    c354:	movwcs	r9, #6662	; 0x1a06
    c358:	cmnle	r7, r3, lsl r3
    c35c:	ldrdeq	pc, [r8], -r9
    c360:	ldc	7, cr15, [ip], {246}	; 0xf6
    c364:			; <UNDEFINED> instruction: 0xf7fb4605
    c368:	strmi	pc, [r7], -pc, ror #22
    c36c:	bicsle	r2, r8, r0, lsl #16
    c370:	movwcs	lr, #2521	; 0x9d9
    c374:	rsbspl	pc, r0, r9, asr #17
    c378:	tstcs	lr, #3293184	; 0x324000
    c37c:			; <UNDEFINED> instruction: 0xf0002e00
    c380:	ldmmi	sl, {r1, r2, r3, r5, r7, pc}
    c384:	andcs	r4, r4, #53477376	; 0x3300000
    c388:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c38c:	ldcl	7, cr15, [sl], #-984	; 0xfffffc28
    c390:			; <UNDEFINED> instruction: 0xf0002800
    c394:	ldrtmi	r8, [r0], -pc, ror #1
    c398:	bl	fe84a378 <backup_type@@Base+0xfe815d68>
    c39c:			; <UNDEFINED> instruction: 0xf0402800
    c3a0:	andls	r8, r0, r9, ror #1
    c3a4:	cdp	2, 1, cr2, cr8, cr0, {0}
    c3a8:	movwcs	r0, #2576	; 0xa10
    c3ac:	ldcl	7, cr15, [r0], #-984	; 0xfffffc28
    c3b0:	svclt	0x00083101
    c3b4:	svccc	0x00fff1b0
    c3b8:	rschi	pc, pc, r0
    c3bc:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    c3c0:	cmnle	sl, r0, lsl #22
    c3c4:			; <UNDEFINED> instruction: 0xf8584b84
    c3c8:	ldmdavc	sl, {r0, r1, ip, sp}
    c3cc:	cmnle	r4, r0, lsl #20
    c3d0:	tstcs	r1, r8, lsl #24
    c3d4:	stmdavc	r0!, {r1, r2, r7, r8, r9, fp, lr}
    c3d8:			; <UNDEFINED> instruction: 0xf8587021
    c3dc:	stmdacs	r0, {r0, r1, ip, sp}
    c3e0:	sadd16mi	fp, r0, r4
    c3e4:	ldmdavs	fp, {r7, sp}
    c3e8:			; <UNDEFINED> instruction: 0xf0402b02
    c3ec:	blmi	fe06c69c <backup_type@@Base+0xfe03808c>
    c3f0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c3f4:			; <UNDEFINED> instruction: 0xf7f66818
    c3f8:			; <UNDEFINED> instruction: 0xf7f6eb72
    c3fc:	mcrrne	13, 8, lr, r2, cr8
    c400:			; <UNDEFINED> instruction: 0xf0004604
    c404:	stmdacs	r0, {r1, r3, r4, r6, r7, pc}
    c408:	mrc	1, 0, sp, cr8, cr10, {1}
    c40c:			; <UNDEFINED> instruction: 0x46210a10
    c410:	bl	ff74a3f0 <backup_type@@Base+0xff715de0>
    c414:	ldmdavc	fp, {r0, r2, r8, r9, fp, ip, pc}
    c418:	svclt	0x00182b21
    c41c:			; <UNDEFINED> instruction: 0xf0402b2d
    c420:	blmi	1d6c698 <backup_type@@Base+0x1d38088>
    c424:	adcne	pc, r6, #64, 12	; 0x4000000
    c428:	ldmdami	r5!, {r2, r4, r5, r6, r8, fp, lr}^
    c42c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c430:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    c434:	mrc	7, 0, APSR_nzcv, cr8, cr6, {7}
    c438:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    c43c:	bcs	baa4ac <backup_type@@Base+0xb75e9c>
    c440:	ldmdavc	sl, {r2, r8, ip, lr, pc}^
    c444:	tstle	r1, sl, lsl #20
    c448:			; <UNDEFINED> instruction: 0xb1ab789b
    c44c:	blx	fff4a440 <backup_type@@Base+0xfff15e30>
    c450:	orrlt	r4, r8, r4, lsl #12
    c454:	stmdals	r3, {r1, r2, r3, r6, r8, ip, sp, pc}
    c458:			; <UNDEFINED> instruction: 0x46224633
    c45c:	stmdavs	r0, {r0, r8, sp}
    c460:	ldc	7, cr15, [r0], {246}	; 0xf6
    c464:			; <UNDEFINED> instruction: 0xf0002800
    c468:	stccs	0, cr8, [r2], {133}	; 0x85
    c46c:			; <UNDEFINED> instruction: 0xf7fbd0e4
    c470:	strmi	pc, [r4], -fp, ror #21
    c474:	mvnle	r2, r0, lsl #16
    c478:	movwcs	r9, #2567	; 0xa07
    c47c:			; <UNDEFINED> instruction: 0xe76d7313
    c480:	andcs	sl, r0, #163840	; 0x28000
    c484:	stc	7, cr15, [sl], {246}	; 0xf6
    c488:	rsbsle	r3, r5, r1
    c48c:			; <UNDEFINED> instruction: 0xf3c39b0a
    c490:			; <UNDEFINED> instruction: 0xf0032207
    c494:	tstmi	r3, #-67108863	; 0xfc000001
    c498:	ldrtmi	sp, [r0], -lr, ror #2
    c49c:	ldc	7, cr15, [r8, #-984]	; 0xfffffc28
    c4a0:	svceq	0x0000f1ba
    c4a4:	ldmdbmi	r7, {r0, r1, r3, r4, ip, lr, pc}^
    c4a8:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    c4ac:	ldcl	7, cr15, [r4, #-984]!	; 0xfffffc28
    c4b0:	stmdblt	r8!, {r2, r9, sl, lr}
    c4b4:			; <UNDEFINED> instruction: 0x4651e07c
    c4b8:	stcl	7, cr15, [r2, #-984]!	; 0xfffffc28
    c4bc:	subsle	r3, r9, r1
    c4c0:			; <UNDEFINED> instruction: 0xf7f64620
    c4c4:	mcrrne	13, 11, lr, r3, cr4
    c4c8:			; <UNDEFINED> instruction: 0x4620d1f5
    c4cc:	bl	bca4ac <backup_type@@Base+0xb95e9c>
    c4d0:	cmnle	r6, r0, lsl #16
    c4d4:			; <UNDEFINED> instruction: 0xf7f64620
    c4d8:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    c4dc:	bmi	12c0aa8 <backup_type@@Base+0x128c498>
    c4e0:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    c4e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c4e8:	subsmi	r9, sl, fp, lsl #22
    c4ec:	andlt	sp, sp, r3, asr r1
    c4f0:	blhi	c77ec <backup_type@@Base+0x931dc>
    c4f4:	svchi	0x00f0e8bd
    c4f8:	str	r2, [r8, -r0, lsl #12]
    c4fc:	movwcs	r4, #10307	; 0x2843
    c500:			; <UNDEFINED> instruction: 0xf8582165
    c504:	andls	r4, r0, #0
    c508:			; <UNDEFINED> instruction: 0xf0024620
    c50c:			; <UNDEFINED> instruction: 0x4603ffbd
    c510:	cdp	3, 0, cr3, cr8, cr1, {0}
    c514:	eorsle	r0, r6, r0, lsl sl
    c518:	andcs	r4, r1, #62464	; 0xf400
    c51c:			; <UNDEFINED> instruction: 0xf858493d
    c520:	ldrbtmi	r3, [r9], #-3
    c524:			; <UNDEFINED> instruction: 0xf7f6701a
    c528:	strmi	lr, [r6], -r8, lsl #21
    c52c:			; <UNDEFINED> instruction: 0xf47f2800
    c530:	stmdavs	r0!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    c534:			; <UNDEFINED> instruction: 0xf850f00d
    c538:	ldmdami	r7!, {r0, r9, sl, lr}
    c53c:			; <UNDEFINED> instruction: 0xf0014478
    c540:	ldcmi	14, cr15, [r6], #-300	; 0xfffffed4
    c544:	tstls	r1, r3, lsl #12
    c548:			; <UNDEFINED> instruction: 0xf8589809
    c54c:	stmdbls	r5, {r2, lr}
    c550:	strls	r6, [r0], #-2340	; 0xfffff6dc
    c554:			; <UNDEFINED> instruction: 0xf844f002
    c558:	ldmdbmi	r1!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
    c55c:	ldrbtmi	r4, [r9], #-2609	; 0xfffff5cf
    c560:	cmpcc	r4, r5, lsl #22
    c564:	strls	r4, [r0], #-1146	; 0xfffffb86
    c568:			; <UNDEFINED> instruction: 0xf7f64608
    c56c:	andcs	lr, r2, r0, lsl #22
    c570:	b	ffbca550 <backup_type@@Base+0xffb95f40>
    c574:			; <UNDEFINED> instruction: 0xff90f001
    c578:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
    c57c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c580:			; <UNDEFINED> instruction: 0xf0013144
    c584:	stmdavs	r0!, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    c588:			; <UNDEFINED> instruction: 0xf826f00d
    c58c:	stmdami	r8!, {r0, r9, sl, lr}
    c590:			; <UNDEFINED> instruction: 0xf0014478
    c594:			; <UNDEFINED> instruction: 0xf7f6fe21
    c598:	blmi	7471d8 <backup_type@@Base+0x712bc8>
    c59c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c5a0:			; <UNDEFINED> instruction: 0xf00d6818
    c5a4:			; <UNDEFINED> instruction: 0x4601f819
    c5a8:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    c5ac:	cdp2	0, 1, cr15, cr4, cr1, {0}
    c5b0:	stmdbls	r5, {r0, r5, fp, lr}
    c5b4:			; <UNDEFINED> instruction: 0xf0014478
    c5b8:	stmdami	r0!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    c5bc:			; <UNDEFINED> instruction: 0xf0014478
    c5c0:			; <UNDEFINED> instruction: 0xf001fe0b
    c5c4:	svclt	0x0000ff61
    c5c8:	strdeq	r5, [r2], -r2
    c5cc:	andeq	r0, r0, r0, asr r2
    c5d0:	andeq	r5, r2, r8, ror #19
    c5d4:	andeq	r0, r0, ip, ror r2
    c5d8:	andeq	r0, r0, r0, ror r2
    c5dc:	andeq	r7, r2, r8, lsr lr
    c5e0:	andeq	r7, r2, r2, lsr lr
    c5e4:	andeq	r7, r2, r0, lsr lr
    c5e8:	ldrdeq	r0, [r0], -ip
    c5ec:	andeq	r2, r1, lr, asr r0
    c5f0:	andeq	r0, r0, r4, ror #4
    c5f4:	andeq	r0, r0, r4, ror #5
    c5f8:	andeq	r2, r1, r0, asr #32
    c5fc:	andeq	r1, r1, lr, lsl r6
    c600:	strdeq	r1, [r1], -r6
    c604:	andeq	r1, r1, r2, asr #11
    c608:	andeq	r5, r2, r6, ror #15
    c60c:	andeq	r0, r0, ip, asr #4
    c610:	ldrdeq	r0, [r0], -r4
    c614:	strdeq	r1, [r1], -r2
    c618:	andeq	r0, r1, ip, asr #7
    c61c:	andeq	r0, r0, r4, asr #5
    c620:	andeq	r1, r1, lr, lsl #30
    c624:	andeq	pc, r0, ip, lsr pc	; <UNPREDICTABLE>
    c628:	strdeq	r1, [r1], -r0
    c62c:	ldrdeq	r1, [r1], -r2
    c630:	muleq	r0, r8, fp
    c634:	andeq	r1, r1, r6, asr #28
    c638:	andeq	r1, r1, r8, lsr #29
    c63c:	andeq	r1, r1, r0, ror #28
    c640:	push	{r0, r1, r3, r5, r6, r8, r9, fp, lr}
    c644:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    c648:	ldmib	r3, {r0, r1, r7, ip, sp, pc}^
    c64c:			; <UNDEFINED> instruction: 0xf8d36714
    c650:	ldclne	0, cr12, [r4], #-192	; 0xffffff40
    c654:	movweq	lr, #19212	; 0x4b0c
    c658:	streq	pc, [r0, #-327]	; 0xfffffeb9
    c65c:	blcs	f6a6d0 <backup_type@@Base+0xf360c0>
    c660:	blcs	2bc2c8 <backup_type@@Base+0x287cb8>
    c664:	strtmi	sp, [r2], -sl, lsl #2
    c668:			; <UNDEFINED> instruction: 0xf8124462
    c66c:	strcc	r3, [r1], #-3841	; 0xfffff0ff
    c670:	streq	pc, [r0, #-325]	; 0xfffffebb
    c674:	svclt	0x00182b0a
    c678:	rscsle	r2, r6, sp, lsr fp
    c67c:	rsbsle	r2, r4, r5, lsl #16
    c680:			; <UNDEFINED> instruction: 0xf1772e01
    c684:	blle	114d28c <backup_type@@Base+0x1118c7c>
    c688:	andcs	r4, r1, #1474560	; 0x168000
    c68c:	movwcs	r4, #2138	; 0x85a
    c690:	ldrdls	pc, [r8, #-143]!	; 0xffffff71
    c694:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c698:	stmdaeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c69c:	blge	c6de8 <backup_type@@Base+0x927d8>
    c6a0:			; <UNDEFINED> instruction: 0x468644f9
    c6a4:	strmi	lr, [r2, #21]!
    c6a8:	tsteq	r5, fp, ror fp
    c6ac:	bl	3432c8 <backup_type@@Base+0x30ecb8>
    c6b0:	stmdavc	r9, {r2, r8}
    c6b4:			; <UNDEFINED> instruction: 0xf000292b
    c6b8:	andcc	r8, r1, #138	; 0x8a
    c6bc:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c6c0:			; <UNDEFINED> instruction: 0xf1453401
    c6c4:	ldmib	lr, {r8, sl}^
    c6c8:	addsmi	r6, r6, #20, 14	; 0x500000
    c6cc:	tsteq	r3, r7, ror fp
    c6d0:			; <UNDEFINED> instruction: 0xf81cdb20
    c6d4:	stmdacs	sp!, {r1}
    c6d8:	strmi	sp, [r2, #485]!	; 0x1e5
    c6dc:	andeq	lr, r5, fp, ror fp
    c6e0:			; <UNDEFINED> instruction: 0xf81cdb04
    c6e4:	strls	r0, [r1], #-4
    c6e8:	andsle	r2, r6, fp, lsr #16
    c6ec:	tsteq	r2, ip, lsl #22
    c6f0:			; <UNDEFINED> instruction: 0xf811e003
    c6f4:	stmdacs	sp!, {r0, r8, r9, sl, fp}
    c6f8:	andcc	sp, r1, #1073741881	; 0x40000039
    c6fc:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c700:	bl	1ddd160 <backup_type@@Base+0x1da8b50>
    c704:	ble	ffd0c718 <backup_type@@Base+0xffcd8108>
    c708:			; <UNDEFINED> instruction: 0x6714e9de
    c70c:	bl	1ddd16c <backup_type@@Base+0x1da8b5c>
    c710:	ble	ff78cb24 <backup_type@@Base+0xff758514>
    c714:	pop	{r0, r1, ip, sp, pc}
    c718:	mrcne	15, 2, r8, cr1, cr0, {7}
    c71c:	streq	lr, [r2, -ip, lsl #22]
    c720:	streq	lr, [r1], -ip, lsl #22
    c724:			; <UNDEFINED> instruction: 0xf817e003
    c728:	pushcs	{r0, r8, r9, sl, fp, ip}
    c72c:			; <UNDEFINED> instruction: 0xf806d109
    c730:	andcc	r8, r1, #1, 30
    c734:			; <UNDEFINED> instruction: 0x0114e9d9
    c738:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    c73c:			; <UNDEFINED> instruction: 0x41994290
    c740:	stmdbls	r1, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    c744:	andeq	lr, r4, ip, lsl #22
    c748:	strbtmi	r3, [r1], #-2305	; 0xfffff6ff
    c74c:			; <UNDEFINED> instruction: 0xf810e003
    c750:	cdpcs	15, 2, cr6, cr11, cr1, {0}
    c754:	strcc	sp, [r1], #-439	; 0xfffffe49
    c758:	svchi	0x0001f801
    c75c:	streq	pc, [r0, #-325]	; 0xfffffebb
    c760:	bl	1edddf0 <backup_type@@Base+0x1ea97e0>
    c764:	ble	ffc8df80 <backup_type@@Base+0xffc59970>
    c768:	cdpcs	7, 0, cr14, cr1, cr13, {5}
    c76c:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    c770:	svcmi	0x0023db14
    c774:	tstcs	r0, r1
    c778:	ldrbtmi	r4, [pc], #-1638	; c780 <__assert_fail@plt+0x9718>
    c77c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    c780:	svccc	0x0001f816
    c784:	svclt	0x00082b21
    c788:	and	pc, r0, r6, lsl #17
    c78c:	ldmib	r7, {r0, ip, sp}^
    c790:			; <UNDEFINED> instruction: 0xf1412314
    c794:	addmi	r0, r2, #0, 2
    c798:	ble	ffc5cdcc <backup_type@@Base+0xffc287bc>
    c79c:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    c7a0:	movwcs	lr, #10707	; 0x29d3
    c7a4:	bl	1cdd234 <backup_type@@Base+0x1ca8c24>
    c7a8:	svclt	0x00a10105
    c7ac:	ldrbtcc	pc, [pc], #260	; c7b4 <__assert_fail@plt+0x974c>	; <UNPREDICTABLE>
    c7b0:			; <UNDEFINED> instruction: 0x212b4462
    c7b4:	blle	feb5da4c <backup_type@@Base+0xfeb2943c>
    c7b8:	svccc	0x0001f81c
    c7bc:	svclt	0x00082b21
    c7c0:	andne	pc, r0, ip, lsl #17
    c7c4:	mvnsle	r4, r2, ror #10
    c7c8:	pop	{r0, r1, ip, sp, pc}
    c7cc:	bl	330794 <backup_type@@Base+0x2fc184>
    c7d0:	and	r0, r4, r4, lsl #2
    c7d4:	svceq	0x0001f811
    c7d8:			; <UNDEFINED> instruction: 0xf47f282b
    c7dc:	strcc	sl, [r1], #-3956	; 0xfffff08c
    c7e0:	streq	pc, [r0, #-325]	; 0xfffffebb
    c7e4:	bl	1edde74 <backup_type@@Base+0x1ea9864>
    c7e8:	ble	ffccc804 <backup_type@@Base+0xffc981f4>
    c7ec:	svclt	0x0000e76b
    c7f0:	andeq	r7, r2, r6, lsl #22
    c7f4:	muleq	r2, r8, r9
    c7f8:			; <UNDEFINED> instruction: 0x00027ab6
    c7fc:	andeq	r7, r2, ip, lsr #21
    c800:	ldrdeq	r7, [r2], -r2
    c804:	andeq	r5, r2, lr, lsl #17
    c808:	blcs	bea81c <backup_type@@Base+0xbb620c>
    c80c:			; <UNDEFINED> instruction: 0xf810d103
    c810:	blcs	bdc41c <backup_type@@Base+0xba7e0c>
    c814:	andcs	sp, r1, #251	; 0xfb
    c818:	stmdavc	r3, {r0, r1, r5, r7, r8, ip, sp, pc}
    c81c:	orrlt	r4, fp, sl, lsl r6
    c820:	blcs	bd5028 <backup_type@@Base+0xba0a18>
    c824:			; <UNDEFINED> instruction: 0xf810d007
    c828:	blcs	1c434 <_IO_stdin_used@@Base+0x498>
    c82c:	blcs	bfc494 <backup_type@@Base+0xbc7e84>
    c830:	blcs	c0101c <backup_type@@Base+0xbcca0c>
    c834:			; <UNDEFINED> instruction: 0xf810d103
    c838:	blcs	bdc444 <backup_type@@Base+0xba7e34>
    c83c:	andcc	sp, r1, #251	; 0xfb
    c840:	mvnle	r2, r0, lsl #22
    c844:			; <UNDEFINED> instruction: 0x47704610
    c848:	movwcs	lr, #10704	; 0x29d0
    c84c:			; <UNDEFINED> instruction: 0x4604b510
    c850:	subsvs	r6, r3, r0, asr #19
    c854:			; <UNDEFINED> instruction: 0xf7f6601a
    c858:			; <UNDEFINED> instruction: 0x4620e95e
    c85c:			; <UNDEFINED> instruction: 0x4010e8bd
    c860:	ldmdblt	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c864:			; <UNDEFINED> instruction: 0x4605b5f8
    c868:	strmi	r2, [pc], -r4, lsr #32
    c86c:			; <UNDEFINED> instruction: 0xf00d4616
    c870:	strtmi	pc, [fp], -pc, lsr #21
    c874:	svccs	0x0010f853
    c878:	andvs	r4, r0, r4, lsl #12
    c87c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    c880:	rsbvs	r6, r4, r3, ror #1
    c884:	adcvs	r4, r2, r8, lsr r6
    c888:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    c88c:	subsvs	r6, r1, r9, lsr #2
    c890:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    c894:			; <UNDEFINED> instruction: 0xf00d3304
    c898:	stmib	r4, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    c89c:	strtmi	r0, [r0], -r7, lsl #12
    c8a0:	svclt	0x0000bdf8
    c8a4:	strlt	r6, [r8, #-2434]	; 0xfffff67e
    c8a8:	bvs	4a6edc <backup_type@@Base+0x4728cc>
    c8ac:	addsmi	r6, sl, #110592	; 0x1b000
    c8b0:	andcs	fp, r0, r8, lsl pc
    c8b4:	stclt	0, cr13, [r8, #-0]
    c8b8:	stmibvs	r0, {r0, r3, r6, r7, r8, fp, sp, lr}^
    c8bc:	stmia	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c8c0:			; <UNDEFINED> instruction: 0xf080fab0
    c8c4:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    c8c8:			; <UNDEFINED> instruction: 0x4604b538
    c8cc:	strmi	r6, [sp], -r0, asr #19
    c8d0:	blx	ff1c88f0 <backup_type@@Base+0xff1942e0>
    c8d4:	strtmi	r6, [r9], -r3, lsr #19
    c8d8:	bl	ff02714c <backup_type@@Base+0xfeff2b3c>
    c8dc:	ldrmi	r1, [r8], #-64	; 0xffffffc0
    c8e0:			; <UNDEFINED> instruction: 0xf8d0f00f
    c8e4:	ldclt	6, cr4, [r8, #-32]!	; 0xffffffe0
    c8e8:			; <UNDEFINED> instruction: 0xf100b5f8
    c8ec:	stmdbvs	r3, {r4, r9, sl}
    c8f0:	addsmi	r4, lr, #5242880	; 0x500000
    c8f4:	svcmi	0x0010d00f
    c8f8:			; <UNDEFINED> instruction: 0x4619447f
    c8fc:			; <UNDEFINED> instruction: 0xf851685a
    c900:	ldmdavs	r8!, {r3, r8, fp, lr}
    c904:	andsvs	r6, r4, r2, rrx
    c908:	movwcc	lr, #2499	; 0x9c3
    c90c:	ldc2	0, cr15, [r6], #24
    c910:	adcsmi	r6, r3, #704512	; 0xac000
    c914:	blmi	2810e0 <backup_type@@Base+0x24cad0>
    c918:	stmdavs	sl!, {r0, r3, r5, r9, sl, lr}^
    c91c:	ldrbtmi	r6, [fp], #-2092	; 0xfffff7d4
    c920:	rsbvs	r6, r2, r8, lsl r8
    c924:			; <UNDEFINED> instruction: 0xf0066014
    c928:	bvs	a4bbd4 <backup_type@@Base+0xa175c4>
    c92c:	bl	fe14a90c <backup_type@@Base+0xfe1162fc>
    c930:	pop	{r3, r5, r9, sl, lr}
    c934:			; <UNDEFINED> instruction: 0xe78740f8
    c938:	andeq	r7, r2, ip, lsl r9
    c93c:	strdeq	r7, [r2], -r6
    c940:			; <UNDEFINED> instruction: 0x4604b510
    c944:			; <UNDEFINED> instruction: 0x460a4b11
    c948:	addslt	r4, r4, r1, lsl r8
    c94c:	ldrbtmi	r4, [fp], #-2321	; 0xfffff6ef
    c950:	stmdapl	r1, {r3, r4, r5, r6, sl, lr}^
    c954:	stmdavs	r9, {r3, r4, fp, sp, lr}
    c958:			; <UNDEFINED> instruction: 0xf04f9113
    c95c:	mrslt	r0, (UNDEF: 88)
    c960:	blge	76d90 <backup_type@@Base+0x42780>
    c964:	andsls	r9, r1, #150994944	; 0x9000000
    c968:			; <UNDEFINED> instruction: 0xf0069310
    c96c:	strdlt	pc, [r8, -r1]
    c970:			; <UNDEFINED> instruction: 0xffbaf7ff
    c974:	blmi	1df19c <backup_type@@Base+0x1aab8c>
    c978:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c97c:	blls	4e69ec <backup_type@@Base+0x4b23dc>
    c980:	qaddle	r4, sl, r1
    c984:	ldclt	0, cr11, [r0, #-80]	; 0xffffffb0
    c988:	ldmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c98c:	andeq	r7, r2, r6, asr #17
    c990:	andeq	r5, r2, r8, ror r3
    c994:	andeq	r0, r0, r0, asr r2
    c998:	andeq	r5, r2, r0, asr r3
    c99c:	blmi	115f2b4 <backup_type@@Base+0x112aca4>
    c9a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    c9a4:	cfstrdmi	mvd4, [r4], {122}	; 0x7a
    c9a8:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    c9ac:	ldrbtmi	r4, [ip], #-1666	; 0xfffff97e
    c9b0:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    c9b4:			; <UNDEFINED> instruction: 0xf04f9307
    c9b8:	stmdavs	r3!, {r8, r9}
    c9bc:	eorsle	r2, ip, r0, lsl #22
    c9c0:	ldrbtmi	r4, [sp], #-3390	; 0xfffff2c2
    c9c4:			; <UNDEFINED> instruction: 0x6702e9d5
    c9c8:	svclt	0x00081c7b
    c9cc:	svccc	0x00fff1b6
    c9d0:	ldcmi	0, cr13, [fp], #-104	; 0xffffff98
    c9d4:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    c9d8:	ldrbtmi	r4, [r9], #1148	; 0x47c
    c9dc:	stmdavs	r0!, {r2, r3, sp, lr, pc}^
    c9e0:	andsle	r4, r1, r0, lsr #5
    c9e4:	strbmi	r6, [r3, #-2563]	; 0xfffff5fd
    c9e8:	stmdavs	r0, {r1, r8, ip, lr, pc}^
    c9ec:	andle	r4, fp, r0, lsr #5
    c9f0:			; <UNDEFINED> instruction: 0xff7af7ff
    c9f4:			; <UNDEFINED> instruction: 0x6702e9d9
    c9f8:			; <UNDEFINED> instruction: 0xf0066828
    c9fc:	ldrdcs	pc, [r0, -fp]
    ca00:	svclt	0x000842b9
    ca04:	rscle	r4, sl, #176, 4
    ca08:	ldrdcs	pc, [r8], -sl
    ca0c:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
    ca10:	mulle	r7, sl, r2
    ca14:	ldrbmi	r4, [r1], -ip, lsr #22
    ca18:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ca1c:	stc2	0, cr15, [r6], {6}
    ca20:	teqle	fp, r2, lsl #11
    ca24:	blmi	8df2d0 <backup_type@@Base+0x8aacc0>
    ca28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca2c:	blls	1e6a9c <backup_type@@Base+0x1b248c>
    ca30:	teqle	r1, sl, asr r0
    ca34:	pop	{r3, ip, sp, pc}
    ca38:	stmdbge	r2, {r4, r5, r6, r7, r8, r9, sl, pc}
    ca3c:			; <UNDEFINED> instruction: 0xf7f62007
    ca40:	bllt	846d78 <backup_type@@Base+0x812768>
    ca44:			; <UNDEFINED> instruction: 0x5602e9dd
    ca48:	svclt	0x00041c72
    ca4c:	svccc	0x00fff1b5
    ca50:	strpl	lr, [r2], -r4, asr #19
    ca54:	ldmeq	r1!, {r0, r1, r3, ip, lr, pc}
    ca58:	b	108ed08 <backup_type@@Base+0x105a6f8>
    ca5c:	stmdbcs	r0, {r1, r2, r7, ip, sp, lr}
    ca60:	stmdacs	r8, {r3, r8, r9, sl, fp, ip, sp, pc}
    ca64:	andcs	fp, r8, ip, lsr pc
    ca68:	stmib	r4, {r8, sp}^
    ca6c:	blmi	60ce7c <backup_type@@Base+0x5d886c>
    ca70:	bmi	614e78 <backup_type@@Base+0x5e0868>
    ca74:	ldrbtmi	r2, [fp], #-8
    ca78:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
    ca7c:	blx	4c8a9c <backup_type@@Base+0x49448c>
    ca80:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    ca84:	stmdacs	r0, {r3, r4, sp, lr}
    ca88:			; <UNDEFINED> instruction: 0xf001d19a
    ca8c:	andcs	pc, r8, #17408	; 0x4400
    ca90:	stmib	r4, {r8, r9, sp}^
    ca94:	strb	r2, [sl, r2, lsl #6]!
    ca98:	stm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca9c:	adcscs	r4, r3, #15360	; 0x3c00
    caa0:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    caa4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    caa8:			; <UNDEFINED> instruction: 0xf7f64478
    caac:	svclt	0x0000eade
    cab0:	andeq	r5, r2, r4, lsr #6
    cab4:	andeq	r0, r0, r0, asr r2
    cab8:	andeq	r7, r2, r6, ror #16
    cabc:	andeq	r7, r2, r2, asr r8
    cac0:	muleq	r2, ip, r6
    cac4:	andeq	r7, r2, sl, lsr r8
    cac8:	strdeq	r7, [r2], -ip
    cacc:	andeq	r5, r2, r0, lsr #5
    cad0:			; <UNDEFINED> instruction: 0xfffffe2b
    cad4:			; <UNDEFINED> instruction: 0xfffffe4b
    cad8:	muleq	r2, r2, r7
    cadc:	andeq	r1, r1, r0, lsr #21
    cae0:	andeq	r1, r1, lr, lsl #20
    cae4:	andeq	r1, r1, r4, lsl sl
    cae8:	svcmi	0x00f0e92d
    caec:	svcge	0x0002b0a5
    caf0:	bmi	fedde540 <backup_type@@Base+0xfeda9f30>
    caf4:	teqvs	fp, lr, lsl #12
    caf8:	stmdavs	r9, {r0, r2, r9, sl, lr}
    cafc:	blmi	fed5dcec <backup_type@@Base+0xfed296dc>
    cb00:	sbcsls	pc, r4, #14614528	; 0xdf0000
    cb04:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    cb08:	stmdavc	sl, {r0, r3, r4, r5, r6, r7, sl, lr}
    cb0c:			; <UNDEFINED> instruction: 0xf8c7681b
    cb10:			; <UNDEFINED> instruction: 0xf04f3084
    cb14:	bcs	bcd71c <backup_type@@Base+0xb9910c>
    cb18:	bcs	3c780 <backup_type@@Base+0x8170>
    cb1c:			; <UNDEFINED> instruction: 0xf814d005
    cb20:	blcs	1c72c <_IO_stdin_used@@Base+0x790>
    cb24:	blcs	bfc78c <backup_type@@Base+0xbc817c>
    cb28:	bcs	bc1314 <backup_type@@Base+0xb8cd04>
    cb2c:	adchi	pc, r1, r0
    cb30:	cmnvs	sl, r2, ror #20
    cb34:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
    cb38:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    cb3c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    cb40:	bleq	408f7c <backup_type@@Base+0x3d496c>
    cb44:	stmdaeq	r7, {r0, r1, r3, r5, ip, sp, lr, pc}
    cb48:	bleq	ff70748c <backup_type@@Base+0xff6d2e7c>
    cb4c:			; <UNDEFINED> instruction: 0xf7f64640
    cb50:	blmi	fe8c6b78 <backup_type@@Base+0xfe892568>
    cb54:	tstcs	r0, sl, ror r9
    cb58:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    cb5c:	eorsne	pc, fp, r2, lsl #16
    cb60:			; <UNDEFINED> instruction: 0xf107b300
    cb64:	stmib	r7, {r3, r4, r8}^
    cb68:			; <UNDEFINED> instruction: 0xf006580c
    cb6c:			; <UNDEFINED> instruction: 0x4683f8f1
    cb70:	ldmib	r0, {r6, r7, r8, ip, sp, pc}^
    cb74:	subsvs	r2, r3, r0, lsl #6
    cb78:	stmib	r0, {r1, r3, r4, sp, lr}^
    cb7c:	stmdavc	r3!, {}	; <UNPREDICTABLE>
    cb80:	eorle	r2, sp, pc, lsr #22
    cb84:	blmi	fe4df5e4 <backup_type@@Base+0xfe4aafd4>
    cb88:	eorsvs	r4, r4, sl, ror r4
    cb8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cb90:	ldrdcc	pc, [r4], r7
    cb94:			; <UNDEFINED> instruction: 0xf040405a
    cb98:			; <UNDEFINED> instruction: 0x46588118
    cb9c:	ldrtmi	r3, [sp], ip, lsl #15
    cba0:	svchi	0x00f0e8bd
    cba4:			; <UNDEFINED> instruction: 0xf44f4b8f
    cba8:	bvs	a1d4b0 <backup_type@@Base+0x9e8ea0>
    cbac:			; <UNDEFINED> instruction: 0xf8594641
    cbb0:			; <UNDEFINED> instruction: 0xf8dcc003
    cbb4:	movwcc	r3, #4096	; 0x1000
    cbb8:	andcc	pc, r0, ip, asr #17
    cbbc:	stmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cbc0:	blle	4943d0 <backup_type@@Base+0x45fdc0>
    cbc4:	strtmi	r4, [r8], -r1, asr #12
    cbc8:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    cbcc:	pkhtbmi	r4, r3, r1, asr #12
    cbd0:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    cbd4:	svceq	0x0000f1bb
    cbd8:	stmdavc	r3!, {r0, r1, r2, ip, lr, pc}
    cbdc:	bicsle	r2, r1, pc, lsr #22
    cbe0:	svccc	0x0001f814
    cbe4:	rscsle	r2, fp, pc, lsr #22
    cbe8:			; <UNDEFINED> instruction: 0xf7f6e7cc
    cbec:	stmdavs	r3, {r2, r5, r8, fp, sp, lr, pc}
    cbf0:			; <UNDEFINED> instruction: 0xf1a360b8
    cbf4:	blcs	7ccc9c <backup_type@@Base+0x79868c>
    cbf8:			; <UNDEFINED> instruction: 0xf080fab0
    cbfc:	subsne	lr, r0, pc, asr #20
    cc00:	stmdacs	r0, {r2, r4, r6, r8, fp, ip, lr, pc}
    cc04:	sbchi	pc, r2, r0
    cc08:	ldrdge	pc, [r0], -r5	; <UNPREDICTABLE>
    cc0c:	bleq	649030 <backup_type@@Base+0x614a20>
    cc10:	orrvc	pc, r0, pc, asr #8
    cc14:	tstls	r0, r2, asr #12
    cc18:			; <UNDEFINED> instruction: 0x4651465b
    cc1c:			; <UNDEFINED> instruction: 0xf7f62003
    cc20:	rscsvs	lr, r8, r0, lsl #16
    cc24:	cmple	r2, r0, lsl #16
    cc28:	vst1.32	{d6-d7}, [r3 :256], fp
    cc2c:			; <UNDEFINED> instruction: 0xf5b34370
    cc30:	cmple	ip, r0, lsr #30
    cc34:			; <UNDEFINED> instruction: 0x30096cb8
    cc38:			; <UNDEFINED> instruction: 0xf8caf00d
    cc3c:			; <UNDEFINED> instruction: 0x46416cbb
    cc40:	andeq	pc, r8, #0, 2
    cc44:			; <UNDEFINED> instruction: 0x46506178
    cc48:			; <UNDEFINED> instruction: 0xf7f6607a
    cc4c:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
    cc50:	ldmdavs	sl!, {r1, r3, r4, r5, r8, sl, fp, ip, lr, pc}^
    cc54:	bl	a7040 <backup_type@@Base+0x72a30>
    cc58:	ldrpl	r0, [r1], #-2048	; 0xfffff800
    cc5c:	bvc	2e7248 <backup_type@@Base+0x2b2c38>
    cc60:	blcs	be4d90 <backup_type@@Base+0xbb0780>
    cc64:	ldmdbvs	fp!, {r1, r2, r3, r4, r5, ip, lr, pc}
    cc68:	ldrmi	r4, [sl], -fp, lsr #13
    cc6c:	andsvs	r6, r3, fp, ror r9
    cc70:	mcrrne	7, 11, lr, fp, cr3
    cc74:	mlasle	r3, ip, r2, r4
    cc78:	blcs	baadac <backup_type@@Base+0xb7679c>
    cc7c:	svcge	0x0058f47f
    cc80:	addsmi	r1, ip, #35584	; 0x8b00
    cc84:	svcge	0x0054f47f
    cc88:			; <UNDEFINED> instruction: 0xb018f8d5
    cc8c:	svceq	0x0000f1bb
    cc90:	addhi	pc, fp, r0
    cc94:	addsmi	r6, sp, #2818048	; 0x2b0000
    cc98:	addhi	pc, ip, r0, asr #32
    cc9c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    cca0:	stmib	r5, {r1, r3, r4, fp, sp, lr}^
    cca4:	subsvs	r2, r5, r0, lsl #6
    cca8:			; <UNDEFINED> instruction: 0xe796601d
    ccac:	vsubl.s8	q9, d8, d1
    ccb0:	blx	88d4f8 <backup_type@@Base+0x858ee8>
    ccb4:			; <UNDEFINED> instruction: 0xf003f303
    ccb8:	tstmi	r8, #67108864	; 0x4000000
    ccbc:	ldmvs	fp!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    ccc0:			; <UNDEFINED> instruction: 0xf8ca681b
    ccc4:			; <UNDEFINED> instruction: 0xb1a33000
    ccc8:			; <UNDEFINED> instruction: 0xf7f56978
    cccc:	ldmdbvs	sl!, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    ccd0:			; <UNDEFINED> instruction: 0xf04f2300
    ccd4:	andsvs	r0, r3, r0, lsl #22
    ccd8:	ldmvs	sl!, {r3, r5, r8, r9, sp}
    ccdc:	smmla	r1, r3, r0, r6
    cce0:	ldrb	r4, [sl, -fp, lsr #13]!
    cce4:	ldrdge	pc, [r4, -pc]
    cce8:			; <UNDEFINED> instruction: 0xf8da44fa
    ccec:	movwcc	r3, #4096	; 0x1000
    ccf0:			; <UNDEFINED> instruction: 0xf898d04e
    ccf4:			; <UNDEFINED> instruction: 0xf04fa000
    ccf8:			; <UNDEFINED> instruction: 0xf8880300
    ccfc:	ldrbmi	r3, [sl], -r0
    cd00:	andcs	r6, r3, fp, ror r9
    cd04:			; <UNDEFINED> instruction: 0xf7f66859
    cd08:			; <UNDEFINED> instruction: 0xf888e96c
    cd0c:	ldmdblt	r0, {sp, pc}^
    cd10:			; <UNDEFINED> instruction: 0xf8594b37
    cd14:	ldmib	r7, {r0, r1, lr, pc}^
    cd18:	ldmib	ip, {r1, r2, r8, r9, sp}^
    cd1c:	addmi	r0, fp, #0, 2
    cd20:	addmi	fp, r2, #8, 30
    cd24:	ldmdbvs	fp!, {r0, r1, r2, r3, r4, ip, lr, pc}^
    cd28:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    cd2c:	strmi	r6, [r0, #2136]	; 0x858
    cd30:	andcc	sp, r1, sl, asr #1
    cd34:	sbcsle	r4, ip, r0, asr #10
    cd38:	and	r4, r2, r3, asr #12
    cd3c:			; <UNDEFINED> instruction: 0x46984298
    cd40:			; <UNDEFINED> instruction: 0x4698d0d7
    cd44:			; <UNDEFINED> instruction: 0xf8134619
    cd48:	bcs	bd7154 <backup_type@@Base+0xba2b44>
    cd4c:	strbmi	sp, [r0, #-502]	; 0xfffffe0a
    cd50:	strmi	sp, [r8], pc, asr #1
    cd54:			; <UNDEFINED> instruction: 0xf8183901
    cd58:	blcs	bdbd64 <backup_type@@Base+0xba7754>
    cd5c:	addmi	sp, r8, #1073741874	; 0x40000032
    cd60:			; <UNDEFINED> instruction: 0x4680d1f7
    cd64:	ldmib	ip, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    cd68:	ldmib	r7, {r3, r4, r8}^
    cd6c:	addmi	r2, fp, #2013265920	; 0x78000000
    cd70:	addmi	fp, r2, #8, 30
    cd74:			; <UNDEFINED> instruction: 0xf1bad1d7
    cd78:	tstle	r3, pc, lsr #30
    cd7c:	svccc	0x0001f818
    cd80:	rscsle	r2, fp, pc, lsr #22
    cd84:			; <UNDEFINED> instruction: 0xf8c3697b
    cd88:	strb	r8, [ip, -r4]!
    cd8c:	ldrbt	r4, [r9], r3, lsl #13
    cd90:	andcs	r4, r3, r7, lsl fp
    cd94:			; <UNDEFINED> instruction: 0xf8594917
    cd98:	ldrbtmi	r2, [r9], #-3
    cd9c:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cda0:	orrle	r2, ip, r0, lsl #16
    cda4:	andeq	pc, r0, sl, asr #17
    cda8:			; <UNDEFINED> instruction: 0xf7f6e7a3
    cdac:	tstcs	r2, #68, 16	; 0x440000
    cdb0:	strbt	r6, [r7], r3
    cdb4:	vpadd.i8	d20, d0, d0
    cdb8:	ldmdbmi	r0, {r0, r2, r7, r9, ip}
    cdbc:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    cdc0:	tstcc	r4, #2030043136	; 0x79000000
    cdc4:			; <UNDEFINED> instruction: 0xf7f64478
    cdc8:			; <UNDEFINED> instruction: 0xf7f5e950
    cdcc:	svclt	0x0000eef4
    cdd0:	andeq	r5, r2, ip, asr #3
    cdd4:	andeq	r0, r0, r0, asr r2
    cdd8:	andeq	r5, r2, r0, asr #3
    cddc:			; <UNDEFINED> instruction: 0x000276bc
    cde0:	andeq	r5, r2, r0, asr #2
    cde4:	muleq	r0, ip, r2
    cde8:	ldrdeq	r5, [r2], -r6
    cdec:	andeq	r5, r2, r4, ror #6
    cdf0:	andeq	r0, r0, r8, lsr r2
    cdf4:	strdeq	r0, [r1], -sl
    cdf8:	andeq	r1, r1, r6, lsl #15
    cdfc:	strdeq	r1, [r1], -r4
    ce00:	andeq	r1, r1, r4, lsr #14
    ce04:	svcmi	0x00f0e92d
    ce08:	blhi	c82c4 <backup_type@@Base+0x93cb4>
    ce0c:	blmi	ff61f970 <backup_type@@Base+0xff5eb360>
    ce10:	addlt	r4, sp, sl, ror r4
    ce14:	stmdavs	r6, {r8, r9, sl, fp, sp, pc}
    ce18:	ldmmi	r6, {r3, r4, r5, r6, r7, sp, lr}^
    ce1c:	ldmibmi	r6, {r0, r3, r4, r5, r6, r7, r8, sp, lr}^
    ce20:	cmnvs	sl, r8, ror r4
    ce24:			; <UNDEFINED> instruction: 0xa01cf8d7
    ce28:	ldrtmi	r5, [r0], -r1, asr #16
    ce2c:	rscsvs	r6, r9, #589824	; 0x90000
    ce30:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ce34:	rsbsvs	r5, lr, #13697024	; 0xd10000
    ce38:			; <UNDEFINED> instruction: 0xf7ff6079
    ce3c:	blmi	ff40c1d8 <backup_type@@Base+0xff3d7bc8>
    ce40:	stmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ce44:	svcvs	0x0080f5b0
    ce48:	ldrshtvs	r6, [sl], r8
    ce4c:	andseq	pc, r4, #-1073741824	; 0xc0000000
    ce50:	andcs	lr, r5, #3194880	; 0x30c000
    ce54:	orrhi	pc, r0, r0, lsl #4
    ce58:	blcs	beaf2c <backup_type@@Base+0xbb691c>
    ce5c:	blcs	3cac4 <backup_type@@Base+0x84b4>
    ce60:	addshi	pc, r0, r0
    ce64:			; <UNDEFINED> instruction: 0xf7f54630
    ce68:	ldrtmi	lr, [r0], #-4032	; 0xfffff040
    ce6c:			; <UNDEFINED> instruction: 0xf8101e43
    ce70:	bcs	bd7e7c <backup_type@@Base+0xba386c>
    ce74:	addhi	pc, r4, r0
    ce78:			; <UNDEFINED> instruction: 0xf000429e
    ce7c:	ldrmi	r8, [r8], r3, lsl #1
    ce80:			; <UNDEFINED> instruction: 0xf8183b01
    ce84:	bcs	bd7e90 <backup_type@@Base+0xba3880>
    ce88:	strbmi	sp, [r6, #-502]	; 0xfffffe0a
    ce8c:	blmi	fef4107c <backup_type@@Base+0xfef0ca6c>
    ce90:	ldmpl	r3, {r1, r3, r4, r5, r6, r8, fp, sp, lr}^
    ce94:	ldmdavs	fp, {r0, r1, r3, r4, r5, r8, sp, lr}
    ce98:			; <UNDEFINED> instruction: 0xf1000699
    ce9c:	blmi	fee6d214 <backup_type@@Base+0xfee38c04>
    cea0:	cfldrsmi	mvf2, [r9]
    cea4:	ldrbtmi	r4, [fp], #-1697	; 0xfffff95f
    cea8:			; <UNDEFINED> instruction: 0xf10761bb
    ceac:	ldrbtmi	r0, [sp], #-808	; 0xfffffcd8
    ceb0:	cfsh32	mvfx3, mvfx8, #4
    ceb4:			; <UNDEFINED> instruction: 0xf1073a10
    ceb8:	cdp	3, 0, cr0, cr8, cr4, {1}
    cebc:	movwcs	r3, #2704	; 0xa90
    cec0:	adcsvs	r4, fp, #85983232	; 0x5200000
    cec4:	bcc	44872c <backup_type@@Base+0x41411c>
    cec8:	stcne	3, cr11, [r1, #-240]!	; 0xffffff10
    cecc:			; <UNDEFINED> instruction: 0xf7ff4628
    ced0:	strmi	pc, [r3], fp, lsl #28
    ced4:			; <UNDEFINED> instruction: 0xf0002800
    ced8:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, r7, pc}^
    cedc:	bcs	2af2c <quoting_style_vals@@Base+0xab6c>
    cee0:	addhi	pc, r6, r0
    cee4:	vstrcs	s12, [r0, #-756]	; 0xfffffd0c
    cee8:	stmdavs	r8!, {r1, r5, r6, ip, lr, pc}^
    ceec:	bcs	2aefc <quoting_style_vals@@Base+0xab3c>
    cef0:	eorvs	sp, ip, r9, asr r0
    cef4:	stc2	7, cr15, [r8], {255}	; 0xff
    cef8:	strmi	r6, [r3], #-2555	; 0xfffff605
    cefc:			; <UNDEFINED> instruction: 0xf5b361fb
    cf00:	vmax.f32	d6, d16, d0
    cf04:			; <UNDEFINED> instruction: 0x462c811f
    cf08:	bvs	1f95b10 <backup_type@@Base+0x1f61500>
    cf0c:	adcsvs	r4, fp, #97517568	; 0x5d00000
    cf10:	mrc	6, 0, r4, cr8, cr2, {2}
    cf14:			; <UNDEFINED> instruction: 0x2c003a10
    cf18:	mrc	1, 0, sp, cr8, cr7, {6}
    cf1c:			; <UNDEFINED> instruction: 0x46281a90
    cf20:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    cf24:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    cf28:	sbcshi	pc, r4, r0
    cf2c:	bcs	27a1c <quoting_style_vals@@Base+0x765c>
    cf30:			; <UNDEFINED> instruction: 0xf1b9d168
    cf34:	rsble	r0, r0, r0, lsl #30
    cf38:	ldrdeq	pc, [r0], -fp	; <UNPREDICTABLE>
    cf3c:	svceq	0x0064f110
    cf40:			; <UNDEFINED> instruction: 0xf8c9bf08
    cf44:	suble	r0, r1, r0, lsr #32
    cf48:	mrc	7, 2, APSR_nzcv, cr2, cr5, {7}
    cf4c:	eoreq	pc, r0, r9, asr #17
    cf50:	teqle	fp, r1
    cf54:	ldrbmi	r4, [sp], -r8, asr #12
    cf58:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    cf5c:	ldrmi	r2, [r4], -r0, lsl #4
    cf60:	strbmi	r6, [r6, #-2686]	; 0xfffff582
    cf64:			; <UNDEFINED> instruction: 0xf042bf18
    cf68:	bcs	d774 <__assert_fail@plt+0xa70c>
    cf6c:	addhi	pc, r2, r0
    cf70:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cf74:			; <UNDEFINED> instruction: 0xf813e7a3
    cf78:	bcs	bd8384 <backup_type@@Base+0xba3d74>
    cf7c:	svcge	0x007cf47f
    cf80:			; <UNDEFINED> instruction: 0xd1f8429e
    cf84:	rsbeq	pc, r3, pc, rrx
    cf88:	blmi	1edf990 <backup_type@@Base+0x1eab380>
    cf8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cf90:	bvs	ffee7000 <backup_type@@Base+0xffeb29f0>
    cf94:			; <UNDEFINED> instruction: 0xf040405a
    cf98:	ldrcc	r8, [r4, -r7, ror #1]!
    cf9c:	ldc	6, cr4, [sp], #756	; 0x2f4
    cfa0:	pop	{r1, r8, r9, fp, pc}
    cfa4:	stmdavs	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cfa8:	adcsvs	r4, sl, #40, 12	; 0x2800000
    cfac:	ldc	7, cr15, [r2, #980]!	; 0x3d4
    cfb0:	svceq	0x0000f1b9
    cfb4:	strtmi	sp, [r5], -r1, lsr #32
    cfb8:			; <UNDEFINED> instruction: 0xd1a42c00
    cfbc:	ldrdeq	pc, [r0], -fp	; <UNPREDICTABLE>
    cfc0:	svceq	0x0064f110
    cfc4:			; <UNDEFINED> instruction: 0xf8c9bf08
    cfc8:			; <UNDEFINED> instruction: 0xd1bd0020
    cfcc:			; <UNDEFINED> instruction: 0x46484651
    cfd0:	stc2l	7, cr15, [r4], #1020	; 0x3fc
    cfd4:	andcs	r6, r0, #3063808	; 0x2ec000
    cfd8:			; <UNDEFINED> instruction: 0x4614465d
    cfdc:			; <UNDEFINED> instruction: 0xf8c96819
    cfe0:			; <UNDEFINED> instruction: 0xf8c93004
    cfe4:			; <UNDEFINED> instruction: 0xf8c11000
    cfe8:			; <UNDEFINED> instruction: 0xf8c39004
    cfec:	ldr	r9, [r7, r0]!
    cff0:	stmdavs	r4!, {r5, r9, sl, lr}
    cff4:	stc	7, cr15, [lr, #980]	; 0x3d4
    cff8:	mcrne	7, 1, lr, cr2, cr4, {3}
    cffc:	svclt	0x0018465d
    d000:	str	r2, [sp, r1, lsl #4]!
    d004:	bcs	beb0d4 <backup_type@@Base+0xbb6ac4>
    d008:	bcs	3cc70 <backup_type@@Base+0x8660>
    d00c:	addshi	pc, r7, r0
    d010:			; <UNDEFINED> instruction: 0xf8114631
    d014:	blcs	1cc20 <_IO_stdin_used@@Base+0xc84>
    d018:	blcs	bfcc80 <backup_type@@Base+0xbc8670>
    d01c:	bl	fe881808 <backup_type@@Base+0xfe84d1f8>
    d020:			; <UNDEFINED> instruction: 0xf1090906
    d024:	andcc	r0, r7, r1
    d028:			; <UNDEFINED> instruction: 0xf0204631
    d02c:	strbmi	r0, [sl], -r7
    d030:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    d034:	stmiaeq	lr!, {r0, r2, r3, r5, r6, r9, sl, lr}^
    d038:			; <UNDEFINED> instruction: 0xf7f54628
    d03c:			; <UNDEFINED> instruction: 0xf04fed92
    d040:	strtmi	r0, [r9], -r0, lsl #6
    d044:	eorscc	pc, r6, r9, lsl #16
    d048:	rscscc	pc, pc, #79	; 0x4f
    d04c:			; <UNDEFINED> instruction: 0xf7ff4658
    d050:	strmi	pc, [r1], r9, lsl #24
    d054:	stmdbmi	lr, {r1, r2, r6, r8, r9, sl, sp, lr, pc}^
    d058:	andeq	lr, r6, #168, 22	; 0x2a000
    d05c:	andcs	r4, r1, r3, lsr r6
    d060:			; <UNDEFINED> instruction: 0xf7f54479
    d064:	bvs	1fc8cac <backup_type@@Base+0x1f9469c>
    d068:			; <UNDEFINED> instruction: 0xf47f4546
    d06c:	stclmi	15, cr10, [r9, #-96]	; 0xffffffa0
    d070:	strcc	r4, [r4, #-1149]	; 0xfffffb83
    d074:	ldmvs	sl!, {r0, r1, r3, r4, r5, r8, fp, sp, lr}^
    d078:			; <UNDEFINED> instruction: 0xf8c2681b
    d07c:	ldreq	r8, [fp], r0
    d080:	ldmdavs	fp!, {r0, r1, r4, r8, sl, ip, lr, pc}^
    d084:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}
    d088:	ldrsble	r1, [r3], #-162	; 0xffffff5e
    d08c:	rsble	r2, r0, r1, lsl #20
    d090:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
    d094:	andcs	r4, r1, r1, asr #18
    d098:			; <UNDEFINED> instruction: 0xf7f54479
    d09c:	blmi	1048c74 <backup_type@@Base+0x1014664>
    d0a0:	ldmpl	r3, {r1, r3, r4, r5, r6, r8, fp, sp, lr}^
    d0a4:			; <UNDEFINED> instruction: 0xf7f56818
    d0a8:	stmibvs	sl!, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    d0ac:	bcs	27954 <quoting_style_vals@@Base+0x7594>
    d0b0:	svcge	0x006af43f
    d0b4:	ldrbtmi	r4, [lr], #-3643	; 0xfffff1c5
    d0b8:	and	r6, r0, r3, lsr r8
    d0bc:	ldmibvs	r4, {r1, r5, r9, sl, lr}
    d0c0:	rsbvs	r4, lr, r9, lsl r6
    d0c4:	eorvs	r4, r9, fp, lsr #12
    d0c8:	eorsvs	r6, r5, sp, asr #32
    d0cc:	stccs	6, cr4, [r0], {21}
    d0d0:	smmlsr	r9, r4, r1, sp
    d0d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r8, fp, sp, lr}
    d0d8:	strtle	r0, [r0], #-1690	; 0xfffff966
    d0dc:	svceq	0x0000f1b9
    d0e0:	strbmi	sp, [r8], -r2
    d0e4:	blx	fec4b0ea <backup_type@@Base+0xfec16ada>
    d0e8:	cmnlt	r2, sl, lsr #19
    d0ec:	ldrbtmi	r4, [lr], #-3630	; 0xfffff1d2
    d0f0:	and	r6, r0, r3, lsr r8
    d0f4:	ldmibvs	r0, {r1, r9, sl, lr}
    d0f8:	rsbvs	r4, lr, r9, lsl r6
    d0fc:	eorvs	r4, r9, fp, lsr #12
    d100:	eorsvs	r6, r5, sp, asr #32
    d104:	stmdacs	r0, {r0, r2, r4, r9, sl, lr}
    d108:	strdlt	sp, [ip, -r4]!
    d10c:	stmdavs	r4!, {r5, r9, sl, lr}
    d110:	stc	7, cr15, [r0, #-980]	; 0xfffffc2c
    d114:	mvnsle	r2, r0, lsl #24
    d118:	rscscc	pc, pc, pc, asr #32
    d11c:	stmdami	r3!, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    d120:			; <UNDEFINED> instruction: 0xf7f54478
    d124:	ldmdbvs	sl!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    d128:	ldmpl	r3, {r0, r2, r3, r4, r8, r9, fp, lr}^
    d12c:			; <UNDEFINED> instruction: 0xf7f56818
    d130:			; <UNDEFINED> instruction: 0xe7d3ecd6
    d134:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    d138:	stcl	7, cr15, [r8, #980]!	; 0x3d4
    d13c:	strtmi	lr, [r1], pc, lsr #15
    d140:	ldrb	r2, [r0, -r1]!
    d144:	mrc	7, 3, APSR_nzcv, cr6, cr5, {7}
    d148:			; <UNDEFINED> instruction: 0x2328462c
    d14c:	andvs	r4, r3, sp, asr r6
    d150:	blmi	647068 <backup_type@@Base+0x612a58>
    d154:			; <UNDEFINED> instruction: 0xe79d447b
    d158:	mcr	7, 3, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d15c:	strmi	r2, [r3], -r8, lsr #4
    d160:	rscscc	pc, pc, pc, asr #32
    d164:	smlad	pc, sl, r0, r6	; <UNPREDICTABLE>
    d168:	stc	7, cr15, [r4, #-980]!	; 0xfffffc2c
    d16c:			; <UNDEFINED> instruction: 0x00024eb8
    d170:	muleq	r0, ip, r2
    d174:	andeq	r4, r2, r8, lsr #29
    d178:	andeq	r0, r0, r0, asr r2
    d17c:	andeq	r5, r2, ip, lsl #4
    d180:	andeq	r0, r0, ip, ror #4
    d184:	andeq	r5, r2, lr, asr #3
    d188:	muleq	r2, lr, r1
    d18c:	andeq	r4, r2, ip, lsr sp
    d190:	andeq	r1, r1, r4, lsr #9
    d194:	ldrdeq	r4, [r2], -ip
    d198:	andeq	r0, r1, sl, asr #13
    d19c:	muleq	r1, ip, r4
    d1a0:	andeq	r0, r0, r4, ror #5
    d1a4:			; <UNDEFINED> instruction: 0x00024fbe
    d1a8:	andeq	r4, r2, r6, lsl #31
    d1ac:	strdeq	r1, [r1], -ip
    d1b0:	strdeq	r1, [r1], -r2
    d1b4:	strdeq	r1, [r1], -r4
    d1b8:	strdlt	fp, [r5], r0
    d1bc:			; <UNDEFINED> instruction: 0x460e4c14
    d1c0:			; <UNDEFINED> instruction: 0x46174d14
    d1c4:	andls	r4, r3, ip, ror r4
    d1c8:	ldmdavc	fp, {r0, r1, r5, r6, r8, fp, ip, lr}
    d1cc:	stmdage	r3, {r0, r1, r4, r5, r7, r8, fp, ip, sp, pc}
    d1d0:	mvnscc	pc, pc, asr #32
    d1d4:	mrc2	7, 0, pc, cr6, cr15, {7}
    d1d8:	msreq	SPSR_s, #16, 2
    d1dc:	movwcs	fp, #7960	; 0x1f18
    d1e0:	bicsvc	lr, r0, #77824	; 0x13000
    d1e4:	andlt	sp, r5, r1
    d1e8:			; <UNDEFINED> instruction: 0x4601bdf0
    d1ec:	ldrtmi	r9, [r3], -r3, lsl #20
    d1f0:	andcs	r9, r3, r0, lsl #14
    d1f4:	ldc	7, cr15, [r4, #-980]	; 0xfffffc2c
    d1f8:	ldcllt	0, cr11, [r0, #20]!
    d1fc:	strmi	r4, [fp], -r2, lsl #12
    d200:			; <UNDEFINED> instruction: 0xf06f9700
    d204:	andcs	r0, r3, r3, ror #2
    d208:	stc	7, cr15, [sl, #-980]	; 0xfffffc2c
    d20c:	ldcllt	0, cr11, [r0, #20]!
    d210:	andeq	r4, r2, r4, lsl #22
    d214:	andeq	r0, r0, r0, ror #4
    d218:	strb	r2, [sp, r0, lsl #4]
    d21c:	addvc	pc, r0, #1325400064	; 0x4f000000
    d220:	svclt	0x0000e7ca
    d224:	strdlt	fp, [r3], r0
    d228:	ldcmi	12, cr4, [r3, #-72]	; 0xffffffb8
    d22c:	andls	r4, r1, ip, ror r4
    d230:	stmdavc	r4!, {r2, r5, r6, r8, fp, ip, lr}
    d234:			; <UNDEFINED> instruction: 0xf7f5b12c
    d238:			; <UNDEFINED> instruction: 0x4604ed5e
    d23c:	andlt	r4, r3, r0, lsr #12
    d240:	stmdage	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    d244:			; <UNDEFINED> instruction: 0xf04f460e
    d248:			; <UNDEFINED> instruction: 0x461731ff
    d24c:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    d250:	msreq	SPSR_s, #16, 2
    d254:	svclt	0x00184604
    d258:	b	4d5e64 <backup_type@@Base+0x4a1854>
    d25c:	ldrdle	r7, [sp, #48]!	; 0x30
    d260:	ldrtmi	r9, [fp], -r1, lsl #18
    d264:			; <UNDEFINED> instruction: 0xf7f54632
    d268:			; <UNDEFINED> instruction: 0x4604edd4
    d26c:	andlt	r4, r3, r0, lsr #12
    d270:	svclt	0x0000bdf0
    d274:	muleq	r2, ip, sl
    d278:	andeq	r0, r0, r0, ror #4
    d27c:	blmi	89fb08 <backup_type@@Base+0x86b4f8>
    d280:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    d284:	stmib	sp, {r1, r7, ip, sp, pc}^
    d288:	ldmpl	r3, {ip}^
    d28c:	bllt	12eb300 <backup_type@@Base+0x12b6cf0>
    d290:			; <UNDEFINED> instruction: 0xf04fa801
    d294:			; <UNDEFINED> instruction: 0xf7ff31ff
    d298:			; <UNDEFINED> instruction: 0xf110fdb5
    d29c:	strmi	r0, [r4], -r4, ror #6
    d2a0:	movwcs	fp, #7960	; 0x1f18
    d2a4:	bicsvc	lr, r0, #77824	; 0x13000
    d2a8:	strtmi	sp, [r0], -r2
    d2ac:	ldcllt	0, cr11, [r0, #-8]!
    d2b0:	strbtmi	r4, [r8], -r1, lsl #12
    d2b4:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
    d2b8:	msreq	SPSR_s, #16, 2
    d2bc:	svclt	0x00184605
    d2c0:	b	4d5ecc <backup_type@@Base+0x4a18bc>
    d2c4:	svclt	0x001873d0
    d2c8:	mvnle	r4, r4, lsl #12
    d2cc:	blls	1eadc <_IO_stdin_used@@Base+0x2b40>
    d2d0:	strtmi	r9, [r0], -r1, lsl #18
    d2d4:	mcr	7, 3, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    d2d8:	cmplt	r8, r6, lsl #12
    d2dc:	strtmi	r4, [r0], -r4, lsl #12
    d2e0:	ldcllt	0, cr11, [r0, #-8]!
    d2e4:	ldcl	7, cr15, [ip, #-980]	; 0xfffffc2c
    d2e8:	strtmi	r4, [r0], -r4, lsl #12
    d2ec:	ldcllt	0, cr11, [r0, #-8]!
    d2f0:	strtmi	r9, [r0], -r1, lsl #18
    d2f4:	blx	94b2fa <backup_type@@Base+0x916cea>
    d2f8:	strtmi	r9, [r8], -r0, lsl #18
    d2fc:			; <UNDEFINED> instruction: 0xf7ff4634
    d300:	bfc	pc, (invalid: 22:18)	; <UNPREDICTABLE>
    d304:	andeq	r4, r2, r6, asr #20
    d308:	andeq	r0, r0, r0, ror #4
    d30c:	ldrlt	r4, [r0, #-2835]!	; 0xfffff4ed
    d310:	cfldrsmi	mvf4, [r3], {123}	; 0x7b
    d314:	andls	fp, r1, r3, lsl #1
    d318:	ldmdavc	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    d31c:	stmdage	r1, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    d320:			; <UNDEFINED> instruction: 0xf04f460d
    d324:			; <UNDEFINED> instruction: 0xf7ff31ff
    d328:			; <UNDEFINED> instruction: 0xf110fd6d
    d32c:	strmi	r0, [r3], -r4, ror #4
    d330:	andcs	fp, r1, #24, 30	; 0x60
    d334:	sbcsvc	lr, r0, #73728	; 0x12000
    d338:	ldrmi	sp, [r8], -r2
    d33c:	ldclt	0, cr11, [r0, #-12]!
    d340:	strtmi	r9, [sl], -r1, lsl #18
    d344:	ldc	7, cr15, [r4, #-980]	; 0xfffffc2c
    d348:	ldrmi	r4, [r8], -r3, lsl #12
    d34c:	ldclt	0, cr11, [r0, #-12]!
    d350:	stc	7, cr15, [r4, #980]	; 0x3d4
    d354:	ldrmi	r4, [r8], -r3, lsl #12
    d358:	ldclt	0, cr11, [r0, #-12]!
    d35c:			; <UNDEFINED> instruction: 0x000249b8
    d360:	andeq	r0, r0, r0, ror #4
    d364:	blmi	65fbcc <backup_type@@Base+0x62b5bc>
    d368:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    d36c:	andls	fp, r1, r2, lsl #1
    d370:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d374:	stmdage	r1, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
    d378:	mvnscc	pc, pc, asr #32
    d37c:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    d380:	msreq	SPSR_s, #16, 2
    d384:	svclt	0x00184604
    d388:	b	4d5f94 <backup_type@@Base+0x4a1984>
    d38c:	ldrdle	r7, [r2], -r0
    d390:	andlt	r4, r2, r0, lsr #12
    d394:	stmdbls	r1, {r4, r8, sl, fp, ip, sp, pc}
    d398:	andvc	pc, r0, #1325400064	; 0x4f000000
    d39c:	bl	fe94b378 <backup_type@@Base+0xfe916d68>
    d3a0:	cmplt	r8, r3, lsl #12
    d3a4:	strtmi	r4, [r0], -r4, lsl #12
    d3a8:	ldclt	0, cr11, [r0, #-8]
    d3ac:	bl	ffc4b388 <backup_type@@Base+0xffc16d78>
    d3b0:	strtmi	r4, [r0], -r4, lsl #12
    d3b4:	ldclt	0, cr11, [r0, #-8]
    d3b8:	stmdbls	r1, {r5, r9, sl, lr}
    d3bc:			; <UNDEFINED> instruction: 0xf7ff461c
    d3c0:			; <UNDEFINED> instruction: 0x4620fabf
    d3c4:	ldclt	0, cr11, [r0, #-8]
    d3c8:	andeq	r4, r2, lr, asr r9
    d3cc:	andeq	r0, r0, r0, ror #4
    d3d0:	blmi	55fc28 <backup_type@@Base+0x52b618>
    d3d4:	ldrbtmi	fp, [sl], #-1280	; 0xfffffb00
    d3d8:	andls	fp, r1, r3, lsl #1
    d3dc:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d3e0:	stmdage	r1, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    d3e4:	mvnscc	pc, pc, asr #32
    d3e8:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    d3ec:	rsbeq	pc, r4, #16, 2
    d3f0:	svclt	0x00184603
    d3f4:	b	495c00 <backup_type@@Base+0x4615f0>
    d3f8:	ldrdle	r7, [r3], -r0
    d3fc:	andlt	r4, r3, r8, lsl r6
    d400:	blx	14b57e <backup_type@@Base+0x116f6e>
    d404:			; <UNDEFINED> instruction: 0xf7f59901
    d408:			; <UNDEFINED> instruction: 0x4603eb70
    d40c:	andlt	r4, r3, r8, lsl r6
    d410:	blx	14b58e <backup_type@@Base+0x116f7e>
    d414:	bl	ff54b3f0 <backup_type@@Base+0xff516de0>
    d418:	ldrmi	r4, [r8], -r3, lsl #12
    d41c:			; <UNDEFINED> instruction: 0xf85db003
    d420:	svclt	0x0000fb04
    d424:	strdeq	r4, [r2], -r2
    d428:	andeq	r0, r0, r0, ror #4
    d42c:	bmi	4a0078 <backup_type@@Base+0x46ba68>
    d430:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d434:	smlabbls	r1, r2, r0, fp
    d438:	ldmdavc	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    d43c:			; <UNDEFINED> instruction: 0x4604b9b3
    d440:	mvnscc	pc, pc, asr #32
    d444:			; <UNDEFINED> instruction: 0xf7ffa801
    d448:			; <UNDEFINED> instruction: 0xf110fcdd
    d44c:	svclt	0x00180364
    d450:	b	4d605c <backup_type@@Base+0x4a1a4c>
    d454:	ldrdle	r7, [r1], -r0
    d458:	ldclt	0, cr11, [r0, #-8]
    d45c:	bls	5ec68 <backup_type@@Base+0x2a658>
    d460:			; <UNDEFINED> instruction: 0xf7f54620
    d464:	andls	lr, r0, ip, lsr #27
    d468:	ldclt	0, cr11, [r0, #-8]
    d46c:	stcl	7, cr15, [lr, #-980]!	; 0xfffffc2c
    d470:	ldclt	0, cr11, [r0, #-8]
    d474:	muleq	r2, r6, r8
    d478:	andeq	r0, r0, r0, ror #4
    d47c:	ldrlt	r4, [r0, #-2835]!	; 0xfffff4ed
    d480:	cfldrsmi	mvf4, [r3], {123}	; 0x7b
    d484:	andls	fp, r1, r3, lsl #1
    d488:	ldmdavc	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    d48c:	stmdage	r1, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    d490:			; <UNDEFINED> instruction: 0xf04f460d
    d494:			; <UNDEFINED> instruction: 0xf7ff31ff
    d498:			; <UNDEFINED> instruction: 0xf110fcb5
    d49c:	strmi	r0, [r4], -r4, ror #6
    d4a0:	movwcs	fp, #7960	; 0x1f18
    d4a4:	bicsvc	lr, r0, #77824	; 0x13000
    d4a8:	strtmi	sp, [r0], -r2
    d4ac:	ldclt	0, cr11, [r0, #-12]!
    d4b0:	strtmi	r9, [sl], -r1, lsl #18
    d4b4:	ldc	7, cr15, [r8], #980	; 0x3d4
    d4b8:	strtmi	r4, [r0], -r4, lsl #12
    d4bc:	ldclt	0, cr11, [r0, #-12]!
    d4c0:	stc	7, cr15, [r2, #980]	; 0x3d4
    d4c4:	strtmi	r4, [r0], -r4, lsl #12
    d4c8:	ldclt	0, cr11, [r0, #-12]!
    d4cc:	andeq	r4, r2, r8, asr #16
    d4d0:	andeq	r0, r0, r0, ror #4
    d4d4:	strdlt	fp, [r5], r0
    d4d8:	ldcmi	12, cr4, [r7, #-88]	; 0xffffffa8
    d4dc:	andls	r4, r3, ip, ror r4
    d4e0:	ldmdavc	fp, {r0, r1, r5, r6, r8, fp, ip, lr}
    d4e4:	stmdage	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    d4e8:			; <UNDEFINED> instruction: 0xf04f460e
    d4ec:			; <UNDEFINED> instruction: 0x461731ff
    d4f0:	stc2	7, cr15, [r8], {255}	; 0xff
    d4f4:	msreq	SPSR_s, #16, 2
    d4f8:	andls	r4, r2, r4, lsl #12
    d4fc:	movwcs	fp, #7960	; 0x1f18
    d500:	bicsvc	lr, r0, #77824	; 0x13000
    d504:	strtmi	sp, [r0], -r2
    d508:	ldcllt	0, cr11, [r0, #20]!
    d50c:	ldrtmi	r9, [fp], -r3, lsl #18
    d510:	vst1.8	{d20-d22}, [pc :256], r2
    d514:	strls	r7, [r0], #-1152	; 0xfffffb80
    d518:	stcl	7, cr15, [r4, #-980]	; 0xfffffc2c
    d51c:	andls	r4, r2, r4, lsl #12
    d520:	andlt	r4, r5, r0, lsr #12
    d524:			; <UNDEFINED> instruction: 0xf7f5bdf0
    d528:	strmi	lr, [r4], -r4, lsl #26
    d52c:	andlt	r4, r5, r0, lsr #12
    d530:	svclt	0x0000bdf0
    d534:	andeq	r4, r2, ip, ror #15
    d538:	andeq	r0, r0, r0, ror #4
    d53c:	ldrlt	r4, [r0, #-2839]!	; 0xfffff4e9
    d540:	cfldrsmi	mvf4, [r7], {123}	; 0x7b
    d544:	strmi	fp, [sp], -r3, lsl #1
    d548:	ldmdbpl	fp, {r0, ip, pc}
    d54c:	stmiblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
    d550:			; <UNDEFINED> instruction: 0xf04fa801
    d554:			; <UNDEFINED> instruction: 0xf7ff31ff
    d558:			; <UNDEFINED> instruction: 0xf110fc55
    d55c:	strmi	r0, [r3], -r4, ror #4
    d560:	andcs	fp, r1, #24, 30	; 0x60
    d564:	sbcsvc	lr, r0, #73728	; 0x12000
    d568:	ldrmi	sp, [r8], -r2
    d56c:	ldclt	0, cr11, [r0, #-12]!
    d570:	strtmi	r9, [sl], -r1, lsl #18
    d574:	orrvc	pc, r0, #1325400064	; 0x4f000000
    d578:	b	1e4b554 <backup_type@@Base+0x1e16f44>
    d57c:	ldrmi	r4, [r8], -r3, lsl #12
    d580:	ldclt	0, cr11, [r0, #-12]!
    d584:	strtmi	r4, [sl], -r1, lsl #12
    d588:	orrvc	pc, r0, #1325400064	; 0x4f000000
    d58c:	rsbeq	pc, r3, pc, rrx
    d590:	b	1b4b56c <backup_type@@Base+0x1b16f5c>
    d594:	ldrmi	r4, [r8], -r3, lsl #12
    d598:	ldclt	0, cr11, [r0, #-12]!
    d59c:	andeq	r4, r2, r8, lsl #15
    d5a0:	andeq	r0, r0, r0, ror #4
    d5a4:	strdlt	fp, [r3], r0
    d5a8:	ldcmi	12, cr4, [r3, #-72]	; 0xffffffb8
    d5ac:	andls	r4, r1, ip, ror r4
    d5b0:	stmdavc	r4!, {r2, r5, r6, r8, fp, ip, lr}
    d5b4:			; <UNDEFINED> instruction: 0xf7f5b12c
    d5b8:			; <UNDEFINED> instruction: 0x4604eb52
    d5bc:	andlt	r4, r3, r0, lsr #12
    d5c0:	stmdage	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    d5c4:			; <UNDEFINED> instruction: 0xf04f460e
    d5c8:			; <UNDEFINED> instruction: 0x461731ff
    d5cc:	ldc2	7, cr15, [sl], {255}	; 0xff
    d5d0:	msreq	SPSR_s, #16, 2
    d5d4:	svclt	0x00184604
    d5d8:	b	4d61e4 <backup_type@@Base+0x4a1bd4>
    d5dc:	ldrdle	r7, [sp, #48]!	; 0x30
    d5e0:	ldrtmi	r9, [fp], -r1, lsl #18
    d5e4:			; <UNDEFINED> instruction: 0xf7f54632
    d5e8:	strmi	lr, [r4], -sl, lsr #23
    d5ec:	andlt	r4, r3, r0, lsr #12
    d5f0:	svclt	0x0000bdf0
    d5f4:	andeq	r4, r2, ip, lsl r7
    d5f8:	andeq	r0, r0, r0, ror #4
    d5fc:	ldrlt	r4, [r0, #-2835]!	; 0xfffff4ed
    d600:	cfldrsmi	mvf4, [r3], {123}	; 0x7b
    d604:	andls	fp, r1, r3, lsl #1
    d608:	ldmdavc	fp, {r0, r1, r3, r4, r8, fp, ip, lr}
    d60c:	stmdage	r1, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    d610:			; <UNDEFINED> instruction: 0xf04f460d
    d614:			; <UNDEFINED> instruction: 0xf7ff31ff
    d618:			; <UNDEFINED> instruction: 0xf110fbf5
    d61c:	strmi	r0, [r4], -r4, ror #6
    d620:	movwcs	fp, #7960	; 0x1f18
    d624:	bicsvc	lr, r0, #77824	; 0x13000
    d628:	strtmi	sp, [r0], -r2
    d62c:	ldclt	0, cr11, [r0, #-12]!
    d630:	strtmi	r9, [sl], -r1, lsl #18
    d634:	b	1d4b610 <backup_type@@Base+0x1d17000>
    d638:	strtmi	r4, [r0], -r4, lsl #12
    d63c:	ldclt	0, cr11, [r0, #-12]!
    d640:	mcrr	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
    d644:	strtmi	r4, [r0], -r4, lsl #12
    d648:	ldclt	0, cr11, [r0, #-12]!
    d64c:	andeq	r4, r2, r8, asr #13
    d650:	andeq	r0, r0, r0, ror #4
    d654:	stmdavs	r0, {r1, r7, fp, sp, lr}
    d658:	ldrmi	fp, [r0], #-1288	; 0xfffffaf8
    d65c:	blx	4c969c <backup_type@@Base+0x49508c>
    d660:	stclt	6, cr4, [r8, #-32]	; 0xffffffe0
    d664:	movwcs	lr, #10705	; 0x29d1
    d668:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
    d66c:	addsmi	r4, sp, #8388608	; 0x800000
    d670:	addsmi	fp, r4, #12, 30	; 0x30
    d674:	mrsle	r2, (UNDEF: 8)
    d678:	strmi	lr, [r0, #-2512]	; 0xfffff630
    d67c:	movwcs	lr, #2513	; 0x9d1
    d680:	svclt	0x0006429d
    d684:	mulcs	r1, r4, r2
    d688:	ldclt	0, cr2, [r0], #-0
    d68c:	svclt	0x00004770
    d690:	strdlt	fp, [r9], r0
    d694:	bmi	4606dc <backup_type@@Base+0x42c0cc>
    d698:	ldrbtmi	r4, [ip], #-1641	; 0xfffff997
    d69c:	ldmib	r0, {r4, r8, r9, fp, lr}^
    d6a0:	stmiapl	r2!, {r8, r9, sl, sp, lr}
    d6a4:	ldmib	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d6a8:	ldmdavs	r8, {r3, r4, r8, sl, lr}
    d6ac:	andls	r6, r7, #1179648	; 0x120000
    d6b0:	andeq	pc, r0, #79	; 0x4f
    d6b4:	strvs	lr, [r0, -sp, asr #19]
    d6b8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    d6bc:	blx	12496da <backup_type@@Base+0x12150ca>
    d6c0:	blmi	19fee8 <backup_type@@Base+0x16b8d8>
    d6c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d6c8:	blls	1e7738 <backup_type@@Base+0x1b3128>
    d6cc:	qaddle	r4, sl, r1
    d6d0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    d6d4:	b	1bcb6b0 <backup_type@@Base+0x1b970a0>
    d6d8:	andeq	r4, r2, lr, lsr #12
    d6dc:	andeq	r0, r0, r0, asr r2
    d6e0:	andeq	r6, r2, r0, lsl #23
    d6e4:	andeq	r4, r2, r4, lsl #12
    d6e8:			; <UNDEFINED> instruction: 0xf00cb5f8
    d6ec:	stmdavc	r2, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    d6f0:	strmi	r4, [r3], -r6, lsl #12
    d6f4:	tstle	r3, pc, lsr #20
    d6f8:	svccs	0x0001f813
    d6fc:	rscsle	r2, fp, pc, lsr #20
    d700:	ldrmi	r2, [r8], -r0, lsl #10
    d704:	bicslt	r4, r2, pc, lsr #12
    d708:	ldmdavc	r9, {r0, r1, r2, r3, r5, r9, fp, sp}^
    d70c:			; <UNDEFINED> instruction: 0x460ad01c
    d710:	bcs	1a31c <renameat2@@Base+0x9f4>
    d714:			; <UNDEFINED> instruction: 0xb195d1f8
    d718:	ldmdale	r0, {r1, r2, r3, r5, r7, r9, lr}
    d71c:			; <UNDEFINED> instruction: 0x272f1e74
    d720:	adcmi	lr, ip, #1
    d724:			; <UNDEFINED> instruction: 0xf814d00b
    d728:	blcs	1d334 <_IO_stdin_used@@Base+0x1398>
    d72c:	vand	<illegal reg q14.5>, q8, <illegal reg q12.5>
    d730:			; <UNDEFINED> instruction: 0x463011ff
    d734:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    d738:	eorvc	r4, r7, ip, lsr #5
    d73c:			; <UNDEFINED> instruction: 0x4630d1f3
    d740:	ldrhtmi	lr, [r8], #141	; 0x8d
    d744:	stmiblt	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d748:	tstle	sl, pc, lsr #18
    d74c:			; <UNDEFINED> instruction: 0x46141c5a
    d750:	svcne	0x0001f812
    d754:	rscsle	r2, sl, pc, lsr #18
    d758:	sbcsle	r2, ip, r0, lsl #18
    d75c:	bcs	93fcc <backup_type@@Base+0x5f9bc>
    d760:	stmdavc	r2, {r1, sl, fp, ip, lr, pc}
    d764:	andle	r2, r7, lr, lsr #20
    d768:	andsvc	r4, pc, sp, lsl r6	; <UNPREDICTABLE>
    d76c:	stclne	8, cr7, [r0], #-392	; 0xfffffe78
    d770:	bcs	1ef84 <_IO_stdin_used@@Base+0x2fe8>
    d774:	strb	sp, [lr, r8, asr #3]
    d778:	stccs	8, cr15, [r1], {19}
    d77c:	mvnsle	r2, lr, lsr #20
    d780:			; <UNDEFINED> instruction: 0x461ce7f4
    d784:	svclt	0x0000e7e8
    d788:			; <UNDEFINED> instruction: 0x4606b5f8
    d78c:	strcs	r4, [r2, -sp, lsl #12]
    d790:			; <UNDEFINED> instruction: 0xf7f5e009
    d794:	stmdavs	r3, {r4, r6, r8, r9, fp, sp, lr, pc}
    d798:	adcsmi	r4, fp, #48, 12	; 0x3000000
    d79c:	streq	pc, [r0, -pc, asr #32]
    d7a0:			; <UNDEFINED> instruction: 0xf7ffd10a
    d7a4:	stmdavs	r9!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d7a8:	stmdavs	sl!, {r4, r5, r9, sl, lr}^
    d7ac:	biceq	pc, r0, r1, asr #32
    d7b0:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    d7b4:	blle	ffb14fcc <backup_type@@Base+0xffae09bc>
    d7b8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    d7bc:			; <UNDEFINED> instruction: 0x4605b530
    d7c0:	andcs	fp, r1, r3, lsl #1
    d7c4:			; <UNDEFINED> instruction: 0xff78f00b
    d7c8:			; <UNDEFINED> instruction: 0xf7f59001
    d7cc:	stmdbls	r1, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    d7d0:	strtmi	r4, [r8], -r4, lsl #12
    d7d4:			; <UNDEFINED> instruction: 0xf7f51c62
    d7d8:	strtmi	lr, [r0], -r4, asr #19
    d7dc:	ldclt	0, cr11, [r0, #-12]!
    d7e0:			; <UNDEFINED> instruction: 0x4602b538
    d7e4:	strmi	r4, [fp], -r7, lsl #24
    d7e8:	tstcs	r1, r7, lsl #26
    d7ec:			; <UNDEFINED> instruction: 0x4620447c
    d7f0:	stmdavs	r0!, {r2, r5, r6, r8, fp, ip, lr}
    d7f4:	b	fedcb7d0 <backup_type@@Base+0xfed971c0>
    d7f8:	pop	{r5, fp, sp, lr}
    d7fc:			; <UNDEFINED> instruction: 0xf7f54038
    d800:	svclt	0x0000b96b
    d804:	ldrdeq	r4, [r2], -ip
    d808:	andeq	r0, r0, r4, ror #5
    d80c:	stmdavc	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    d810:			; <UNDEFINED> instruction: 0xf0402b22
    d814:	stfnep	f0, [r4], {27}
    d818:	strtmi	r4, [r0], -pc, lsl #12
    d81c:			; <UNDEFINED> instruction: 0xf7f54625
    d820:			; <UNDEFINED> instruction: 0xf00ceae4
    d824:			; <UNDEFINED> instruction: 0xf815fad5
    d828:	blcs	89c434 <backup_type@@Base+0x867e24>
    d82c:	strmi	r4, [r2], -r6, lsl #12
    d830:	blcs	1741860 <backup_type@@Base+0x170d250>
    d834:			; <UNDEFINED> instruction: 0xb1abd01f
    d838:	andcc	r7, r1, #19
    d83c:	strtmi	r4, [r5], -ip, lsr #12
    d840:	blcc	8b89c <backup_type@@Base+0x5728c>
    d844:	mvnsle	r2, r2, lsr #22
    d848:	ldrtmi	r2, [r0], -r0, lsl #6
    d84c:	blcc	8b85c <backup_type@@Base+0x5724c>
    d850:			; <UNDEFINED> instruction: 0xf7f51b91
    d854:	stmdacs	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    d858:	ldrtmi	fp, [r0], -r8, lsl #30
    d85c:	eorsvs	fp, sp, r7, lsl #2
    d860:	stclne	13, cr11, [r5], #992	; 0x3e0
    d864:			; <UNDEFINED> instruction: 0xf7f54630
    d868:			; <UNDEFINED> instruction: 0x4638e956
    d86c:	rscsle	r2, r7, r0, lsl #30
    d870:	eorsvs	r2, sp, r0
    d874:	stmdavc	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    d878:			; <UNDEFINED> instruction: 0xf1a31ca5
    d87c:	ldmdbcs	r4, {r1, r5, r8}^
    d880:	strdge	sp, [r2], -r0
    d884:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    d888:	strmi	r4, [r0, -r8, lsl #8]
    d88c:	andeq	r0, r0, r3, lsl #3
    d890:			; <UNDEFINED> instruction: 0xffffffd9
    d894:			; <UNDEFINED> instruction: 0xffffffd9
    d898:			; <UNDEFINED> instruction: 0xffffffd9
    d89c:			; <UNDEFINED> instruction: 0xffffffd9
    d8a0:			; <UNDEFINED> instruction: 0xffffffd9
    d8a4:			; <UNDEFINED> instruction: 0xffffffd9
    d8a8:			; <UNDEFINED> instruction: 0xffffffd9
    d8ac:			; <UNDEFINED> instruction: 0xffffffd9
    d8b0:			; <UNDEFINED> instruction: 0xffffffd9
    d8b4:			; <UNDEFINED> instruction: 0xffffffd9
    d8b8:			; <UNDEFINED> instruction: 0xffffffd9
    d8bc:			; <UNDEFINED> instruction: 0xffffffd9
    d8c0:			; <UNDEFINED> instruction: 0xffffffd9
    d8c4:	andeq	r0, r0, r5, asr r1
    d8c8:	andeq	r0, r0, r5, asr r1
    d8cc:	andeq	r0, r0, r5, asr r1
    d8d0:	andeq	r0, r0, r5, asr r1
    d8d4:			; <UNDEFINED> instruction: 0xffffffd9
    d8d8:			; <UNDEFINED> instruction: 0xffffffd9
    d8dc:			; <UNDEFINED> instruction: 0xffffffd9
    d8e0:			; <UNDEFINED> instruction: 0xffffffd9
    d8e4:			; <UNDEFINED> instruction: 0xffffffd9
    d8e8:			; <UNDEFINED> instruction: 0xffffffd9
    d8ec:			; <UNDEFINED> instruction: 0xffffffd9
    d8f0:			; <UNDEFINED> instruction: 0xffffffd9
    d8f4:			; <UNDEFINED> instruction: 0xffffffd9
    d8f8:			; <UNDEFINED> instruction: 0xffffffd9
    d8fc:			; <UNDEFINED> instruction: 0xffffffd9
    d900:			; <UNDEFINED> instruction: 0xffffffd9
    d904:			; <UNDEFINED> instruction: 0xffffffd9
    d908:			; <UNDEFINED> instruction: 0xffffffd9
    d90c:			; <UNDEFINED> instruction: 0xffffffd9
    d910:			; <UNDEFINED> instruction: 0xffffffd9
    d914:			; <UNDEFINED> instruction: 0xffffffd9
    d918:			; <UNDEFINED> instruction: 0xffffffd9
    d91c:			; <UNDEFINED> instruction: 0xffffffd9
    d920:			; <UNDEFINED> instruction: 0xffffffd9
    d924:			; <UNDEFINED> instruction: 0xffffffd9
    d928:			; <UNDEFINED> instruction: 0xffffffd9
    d92c:			; <UNDEFINED> instruction: 0xffffffd9
    d930:			; <UNDEFINED> instruction: 0xffffffd9
    d934:			; <UNDEFINED> instruction: 0xffffffd9
    d938:			; <UNDEFINED> instruction: 0xffffffd9
    d93c:			; <UNDEFINED> instruction: 0xffffffd9
    d940:			; <UNDEFINED> instruction: 0xffffffd9
    d944:			; <UNDEFINED> instruction: 0xffffffd9
    d948:			; <UNDEFINED> instruction: 0xffffffd9
    d94c:			; <UNDEFINED> instruction: 0xffffffd9
    d950:			; <UNDEFINED> instruction: 0xffffffd9
    d954:			; <UNDEFINED> instruction: 0xffffffd9
    d958:			; <UNDEFINED> instruction: 0xffffffd9
    d95c:			; <UNDEFINED> instruction: 0xffffffd9
    d960:			; <UNDEFINED> instruction: 0xffffffd9
    d964:			; <UNDEFINED> instruction: 0xffffffd9
    d968:			; <UNDEFINED> instruction: 0xffffffd9
    d96c:			; <UNDEFINED> instruction: 0xffffffd9
    d970:			; <UNDEFINED> instruction: 0xffffffd9
    d974:	andeq	r0, r0, r3, lsl #3
    d978:			; <UNDEFINED> instruction: 0xffffffd9
    d97c:			; <UNDEFINED> instruction: 0xffffffd9
    d980:			; <UNDEFINED> instruction: 0xffffffd9
    d984:			; <UNDEFINED> instruction: 0xffffffd9
    d988:			; <UNDEFINED> instruction: 0x000001b9
    d98c:	andeq	r0, r0, r1, lsr #3
    d990:			; <UNDEFINED> instruction: 0xffffffd9
    d994:			; <UNDEFINED> instruction: 0xffffffd9
    d998:			; <UNDEFINED> instruction: 0xffffffd9
    d99c:	andeq	r0, r0, r9, lsr #3
    d9a0:			; <UNDEFINED> instruction: 0xffffffd9
    d9a4:			; <UNDEFINED> instruction: 0xffffffd9
    d9a8:			; <UNDEFINED> instruction: 0xffffffd9
    d9ac:			; <UNDEFINED> instruction: 0xffffffd9
    d9b0:			; <UNDEFINED> instruction: 0xffffffd9
    d9b4:			; <UNDEFINED> instruction: 0xffffffd9
    d9b8:			; <UNDEFINED> instruction: 0xffffffd9
    d9bc:			; <UNDEFINED> instruction: 0x000001b1
    d9c0:			; <UNDEFINED> instruction: 0xffffffd9
    d9c4:			; <UNDEFINED> instruction: 0xffffffd9
    d9c8:			; <UNDEFINED> instruction: 0xffffffd9
    d9cc:	muleq	r0, r1, r1
    d9d0:			; <UNDEFINED> instruction: 0xffffffd9
    d9d4:	muleq	r0, r9, r1
    d9d8:			; <UNDEFINED> instruction: 0xffffffd9
    d9dc:	andeq	r0, r0, r9, lsl #3
    d9e0:	blcc	c2bc68 <backup_type@@Base+0xbf7658>
    d9e4:	orrseq	r3, fp, r0, lsr r8
    d9e8:	stmdbcs	r7, {r0, r6, r7, r9, ip, sp, pc}
    d9ec:	svcge	0x0039f63f
    d9f0:	b	10ebd7c <backup_type@@Base+0x10b776c>
    d9f4:	stcne	3, cr0, [r5, #-768]!	; 0xfffffd00
    d9f8:	sbclt	r3, r8, #48, 18	; 0xc0000
    d9fc:			; <UNDEFINED> instruction: 0xf63f2807
    da00:	movwmi	sl, #48945	; 0xbf31
    da04:	sbcslt	r4, fp, #44, 12	; 0x2c00000
    da08:	andcc	r7, r1, #19
    da0c:			; <UNDEFINED> instruction: 0x462ce717
    da10:			; <UNDEFINED> instruction: 0xe7fa7013
    da14:	strtmi	r2, [ip], -fp, lsl #6
    da18:			; <UNDEFINED> instruction: 0xe7f67013
    da1c:	strtmi	r2, [ip], -sp, lsl #6
    da20:			; <UNDEFINED> instruction: 0xe7f27013
    da24:	strtmi	r2, [ip], -r9, lsl #6
    da28:			; <UNDEFINED> instruction: 0xe7ee7013
    da2c:	strtmi	r2, [ip], -r8, lsl #6
    da30:			; <UNDEFINED> instruction: 0xe7ea7013
    da34:	strtmi	r2, [ip], -ip, lsl #6
    da38:			; <UNDEFINED> instruction: 0xe7e67013
    da3c:	strtmi	r2, [ip], -sl, lsl #6
    da40:			; <UNDEFINED> instruction: 0xe7e27013
    da44:	strtmi	r2, [ip], -r7, lsl #6
    da48:	bfi	r7, r3, #0, #31
    da4c:	vqdmulh.s<illegal width 8>	d20, d0, d4
    da50:	stmdbmi	r4, {r0, r1, r2, r3, r6, r9, ip, lr}
    da54:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    da58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    da5c:	bl	14ba38 <backup_type@@Base+0x117428>
    da60:			; <UNDEFINED> instruction: 0x00010fbe
    da64:	andeq	r0, r1, r0, lsl fp
    da68:	andeq	r0, r1, r6, lsl fp
    da6c:	stmdavc	r2, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    da70:	strmi	fp, [r6], -r2, lsr #3
    da74:	strmi	r4, [r3], -r7, lsl #12
    da78:			; <UNDEFINED> instruction: 0xf813460d
    da7c:	bcs	be1688 <backup_type@@Base+0xbad078>
    da80:	qadd16mi	fp, r2, r8
    da84:	bcs	41ac0 <backup_type@@Base+0xd4b0>
    da88:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    da8c:	strcs	fp, [r0, #-4044]	; 0xfffff034
    da90:	b	1556e9c <backup_type@@Base+0x152288c>
    da94:	ldrdle	r7, [r2], -r1
    da98:	stmiblt	r3, {r0, r1, r3, r4, r5, fp, ip, sp, lr}
    da9c:			; <UNDEFINED> instruction: 0x46284615
    daa0:	stccs	13, cr11, [pc], #-992	; d6c8 <__assert_fail@plt+0xa660>
    daa4:			; <UNDEFINED> instruction: 0xf813d115
    daa8:	bcs	bd96b4 <backup_type@@Base+0xba50a4>
    daac:	stmdbcs	r0, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
    dab0:	vstrcc	d13, [r1, #-4]
    dab4:	ldrmi	sp, [pc], -r7, ror #9
    dab8:	bicsle	r2, lr, r0, lsl #20
    dabc:	ldrtmi	lr, [r8], -r5, ror #15
    dac0:	ldmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dac4:	mcrrne	6, 3, r4, r2, cr9
    dac8:			; <UNDEFINED> instruction: 0xf7f54630
    dacc:			; <UNDEFINED> instruction: 0x4628e81c
    dad0:			; <UNDEFINED> instruction: 0x4622bdf8
    dad4:	svclt	0x0000e7eb
    dad8:			; <UNDEFINED> instruction: 0xf7ffb508
    dadc:	ldrdlt	pc, [r0, -r9]
    dae0:	vstrlt.16	s12, [r8, #-0]	; <UNPREDICTABLE>
    dae4:			; <UNDEFINED> instruction: 0xf7ffb508
    dae8:	ldrdlt	pc, [r0, -r3]
    daec:	stclt	13, cr7, [r8, #-0]
    daf0:	svcmi	0x00f0e92d
    daf4:	ldrmi	fp, [r2], r5, lsr #1
    daf8:	strtcs	pc, [r0], #-2271	; 0xfffff721
    dafc:	strmi	r9, [r1], r2, lsl #6
    db00:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    db04:	tstls	r5, sl, ror r4
    db08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    db0c:			; <UNDEFINED> instruction: 0xf04f9323
    db10:	blls	b8e718 <backup_type@@Base+0xb5a108>
    db14:			; <UNDEFINED> instruction: 0xf0049303
    db18:			; <UNDEFINED> instruction: 0x4606fe11
    db1c:			; <UNDEFINED> instruction: 0xf0044648
    db20:			; <UNDEFINED> instruction: 0xf899fe15
    db24:	blcs	b59b2c <backup_type@@Base+0xb2551c>
    db28:			; <UNDEFINED> instruction: 0xf0004605
    db2c:	blmi	fff6e070 <backup_type@@Base+0xfff39a60>
    db30:	movwls	r4, #17531	; 0x447b
    db34:			; <UNDEFINED> instruction: 0xf10d4630
    db38:			; <UNDEFINED> instruction: 0xf7f50820
    db3c:			; <UNDEFINED> instruction: 0x4607e956
    db40:			; <UNDEFINED> instruction: 0xf7f54628
    db44:			; <UNDEFINED> instruction: 0x4631e952
    db48:			; <UNDEFINED> instruction: 0xf1003701
    db4c:	andcs	r0, r1, r8, lsl #8
    db50:	ldc2	0, cr15, [r2, #44]!	; 0x2c
    db54:			; <UNDEFINED> instruction: 0xf7f5443c
    db58:	strtmi	lr, [r9], -r8, asr #18
    db5c:	andcs	r4, r1, r3, lsl #13
    db60:	stc2	0, cr15, [sl, #44]!	; 0x2c
    db64:	stmdb	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db68:	movweq	lr, #47872	; 0xbb00
    db6c:			; <UNDEFINED> instruction: 0xf1034620
    db70:	andls	r0, r6, #-536870911	; 0xe0000001
    db74:			; <UNDEFINED> instruction: 0xf8df005b
    db78:			; <UNDEFINED> instruction: 0x3323b3b0
    db7c:			; <UNDEFINED> instruction: 0xf00c9307
    db80:	blmi	ffacc024 <backup_type@@Base+0xffa97a14>
    db84:	rscscc	pc, pc, #79	; 0x4f
    db88:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    db8c:	ldrbtmi	r9, [fp], #1536	; 0x600
    db90:	bleq	d49fc4 <backup_type@@Base+0xd159b4>
    db94:			; <UNDEFINED> instruction: 0xf7f54604
    db98:	strtmi	lr, [r7], #-2388	; 0xfffff6ac
    db9c:	smlattcs	r1, r4, fp, r4
    dba0:	rscscc	pc, pc, #79	; 0x4f
    dba4:			; <UNDEFINED> instruction: 0x4638447b
    dba8:			; <UNDEFINED> instruction: 0xf8cd9500
    dbac:			; <UNDEFINED> instruction: 0xf7f5b004
    dbb0:	strtmi	lr, [r0], -r8, asr #18
    dbb4:			; <UNDEFINED> instruction: 0xf7ff4641
    dbb8:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    dbbc:			; <UNDEFINED> instruction: 0xf1bad171
    dbc0:	andle	r0, r8, r0, lsl #30
    dbc4:	ldrdeq	lr, [r0, -sl]
    dbc8:	movwcs	lr, #35293	; 0x89dd
    dbcc:	svclt	0x00084299
    dbd0:			; <UNDEFINED> instruction: 0xf0004290
    dbd4:	blls	adf94 <backup_type@@Base+0x79984>
    dbd8:	stmdals	r6, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
    dbdc:			; <UNDEFINED> instruction: 0xf8f8f00c
    dbe0:	andsvs	r9, r8, r2, lsl #22
    dbe4:	blls	15f408 <backup_type@@Base+0x12adf8>
    dbe8:			; <UNDEFINED> instruction: 0xf0402b00
    dbec:	blmi	ff46dfc0 <backup_type@@Base+0xff4399b0>
    dbf0:	tstcc	r8, #2063597568	; 0x7b000000
    dbf4:	tstcs	r1, r4, lsl #20
    dbf8:	andls	r4, r0, #56, 12	; 0x3800000
    dbfc:	rscscc	pc, pc, #79	; 0x4f
    dc00:	ldmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc04:			; <UNDEFINED> instruction: 0xf7f54638
    dc08:			; <UNDEFINED> instruction: 0x4649e8f0
    dc0c:	ldrtmi	r4, [r8], -r7, lsl #8
    dc10:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
    dc14:	ldrtpl	r2, [fp], #-768	; 0xfffffd00
    dc18:	blcs	3482c <backup_type@@Base+0x21c>
    dc1c:	stmdals	r7, {r1, r2, r3, r4, r5, ip, lr, pc}
    dc20:			; <UNDEFINED> instruction: 0xf8d6f00c
    dc24:	stmdbls	r3, {r2, r9, fp, ip, pc}
    dc28:	andls	r4, r0, #199680	; 0x30c00
    dc2c:	rscscc	pc, pc, #79	; 0x4f
    dc30:	svcmi	0x00c2447b
    dc34:	ldrbtmi	r3, [pc], #-824	; dc3c <__assert_fail@plt+0xabd4>
    dc38:	andvs	r4, r8, r2, lsl #13
    dc3c:			; <UNDEFINED> instruction: 0xf7f52101
    dc40:	ldrbmi	lr, [r0], -r0, lsl #18
    dc44:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc48:	strmi	r4, [r2], #1609	; 0x649
    dc4c:			; <UNDEFINED> instruction: 0xf7ff4650
    dc50:	blmi	fef0d32c <backup_type@@Base+0xfeed8d1c>
    dc54:	ldrbtmi	r2, [fp], #-318	; 0xfffffec2
    dc58:	andeq	lr, r0, #10240	; 0x2800
    dc5c:	andne	pc, r0, sl, lsl #16
    dc60:	ldmdahi	fp, {r0, r1, r8, r9, fp, lr, pc}
    dc64:	andeq	pc, r1, r2, asr #17
    dc68:	andne	pc, r5, r2, asr #17
    dc6c:	andcc	pc, r9, r2, lsr #17
    dc70:			; <UNDEFINED> instruction: 0xf7f44620
    dc74:	qsaxmi	lr, r8, r0
    dc78:	svc	0x004cf7f4
    dc7c:			; <UNDEFINED> instruction: 0xf7f44630
    dc80:	bmi	fec499b0 <backup_type@@Base+0xfec153a0>
    dc84:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
    dc88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dc8c:	subsmi	r9, sl, r3, lsr #22
    dc90:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    dc94:	eorlt	r4, r5, r8, lsr r6
    dc98:	svchi	0x00f0e8bd
    dc9c:	ldrbtmi	r4, [pc], #-4010	; dca4 <__assert_fail@plt+0xac3c>
    dca0:	blmi	feac7c40 <backup_type@@Base+0xfea93630>
    dca4:			; <UNDEFINED> instruction: 0xf04f2101
    dca8:			; <UNDEFINED> instruction: 0x463832ff
    dcac:	strls	r4, [r0, #-1147]	; 0xfffffb85
    dcb0:	stmia	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dcb4:	strtmi	r4, [r0], -r1, asr #12
    dcb8:	blx	febcbcbc <backup_type@@Base+0xfeb976ac>
    dcbc:			; <UNDEFINED> instruction: 0xf43f2800
    dcc0:	blmi	fe8f9ac0 <backup_type@@Base+0xfe8c54b0>
    dcc4:			; <UNDEFINED> instruction: 0xf04f2101
    dcc8:			; <UNDEFINED> instruction: 0x463832ff
    dccc:			; <UNDEFINED> instruction: 0xf8cd447b
    dcd0:	strls	fp, [r0, #-4]
    dcd4:	ldm	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dcd8:	strtmi	r4, [r0], -r1, asr #12
    dcdc:	blx	fe74bce0 <backup_type@@Base+0xfe7176d0>
    dce0:			; <UNDEFINED> instruction: 0xf43f2800
    dce4:			; <UNDEFINED> instruction: 0xf8dfaf6c
    dce8:	tstcs	r1, ip, ror #4
    dcec:			; <UNDEFINED> instruction: 0xf04f4b9a
    dcf0:	ldrbtmi	r3, [fp], #767	; 0x2ff
    dcf4:			; <UNDEFINED> instruction: 0xf10b4638
    dcf8:	ldrbtmi	r0, [fp], #-2884	; 0xfffff4bc
    dcfc:			; <UNDEFINED> instruction: 0xf8cd9501
    dd00:			; <UNDEFINED> instruction: 0xf7f5b000
    dd04:			; <UNDEFINED> instruction: 0x4641e89e
    dd08:			; <UNDEFINED> instruction: 0xf7ff4620
    dd0c:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
    dd10:	blls	c22c4 <backup_type@@Base+0x8dcb4>
    dd14:	stmdals	r6, {r0, r1, r3, r4, r6, r7, r8, ip, sp, pc}
    dd18:			; <UNDEFINED> instruction: 0xf85af00c
    dd1c:	andsvs	r9, r8, r2, lsl #22
    dd20:	blls	15f544 <backup_type@@Base+0x12af34>
    dd24:	cmple	ip, r0, lsl #22
    dd28:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    dd2c:			; <UNDEFINED> instruction: 0xf04f332c
    dd30:	strdcs	r3, [r1, -pc]
    dd34:			; <UNDEFINED> instruction: 0xf7f54638
    dd38:	ldrtmi	lr, [r8], -r4, lsl #17
    dd3c:	ldmda	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd40:	strmi	r4, [r7], #-1569	; 0xfffff9df
    dd44:			; <UNDEFINED> instruction: 0xf7ff4638
    dd48:	movwcs	pc, #3385	; 0xd39	; <UNPREDICTABLE>
    dd4c:	blls	e2e40 <backup_type@@Base+0xae830>
    dd50:	suble	r2, r3, r0, lsl #22
    dd54:			; <UNDEFINED> instruction: 0xf00c9807
    dd58:	bmi	fe08be4c <backup_type@@Base+0xfe05783c>
    dd5c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    dd60:	ldrbtmi	r4, [pc], #-3968	; dd68 <__assert_fail@plt+0xad00>
    dd64:			; <UNDEFINED> instruction: 0xf1004603
    dd68:	andvs	r0, r8, r7, lsl #16
    dd6c:	andsvs	ip, r8, r3, lsl #20
    dd70:	subsvs	r4, r9, r0, asr #12
    dd74:			; <UNDEFINED> instruction: 0xf7ff4621
    dd78:	bls	14d204 <backup_type@@Base+0x118bf4>
    dd7c:	tstcs	r1, sl, ror fp
    dd80:	andls	r4, r0, #2063597568	; 0x7b000000
    dd84:			; <UNDEFINED> instruction: 0xf04f3348
    dd88:	strmi	r3, [r0], #767	; 0x2ff
    dd8c:			; <UNDEFINED> instruction: 0xf7f54640
    dd90:			; <UNDEFINED> instruction: 0x4640e858
    dd94:	stmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd98:	strmi	r4, [r0], #1609	; 0x649
    dd9c:			; <UNDEFINED> instruction: 0xf7ff4640
    dda0:	blmi	1ccd1dc <backup_type@@Base+0x1c98bcc>
    dda4:	ldrbtmi	r2, [fp], #-318	; 0xfffffec2
    dda8:	andeq	lr, r0, #8, 22	; 0x2000
    ddac:	andne	pc, r0, r8, lsl #16
    ddb0:	ldmib	sl, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    ddb4:	ldmib	sp, {r3, r4, r8}^
    ddb8:	addsmi	r2, r9, #32, 6	; 0x80000000
    ddbc:	addsmi	fp, r0, #8, 30
    ddc0:	blls	c200c <backup_type@@Base+0x8d9fc>
    ddc4:			; <UNDEFINED> instruction: 0xf47f2b00
    ddc8:	str	sl, [r5, -r8, lsl #30]!
    ddcc:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
    ddd0:	strt	r9, [pc], r4, lsl #6
    ddd4:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    ddd8:	smlad	fp, r0, r3, r3
    dddc:	ldrbtmi	r4, [pc], #-3942	; dde4 <__assert_fail@plt+0xad7c>
    dde0:	blmi	19c7b00 <backup_type@@Base+0x19934f0>
    dde4:			; <UNDEFINED> instruction: 0x3324447b
    dde8:	blmi	1987c74 <backup_type@@Base+0x1953664>
    ddec:			; <UNDEFINED> instruction: 0xf04f2101
    ddf0:			; <UNDEFINED> instruction: 0x463832ff
    ddf4:	strls	r4, [r1, #-1147]	; 0xfffffb85
    ddf8:	andlt	pc, r0, sp, asr #17
    ddfc:	stmda	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de00:	strtmi	r4, [r0], -r1, asr #12
    de04:	blx	24be08 <backup_type@@Base+0x2177f8>
    de08:	addle	r2, r2, r0, lsl #16
    de0c:			; <UNDEFINED> instruction: 0xf0839b05
    de10:			; <UNDEFINED> instruction: 0xf1ba0201
    de14:	svclt	0x000c0f00
    de18:			; <UNDEFINED> instruction: 0xf0022200
    de1c:	stmdblt	sl, {r0, r9}
    de20:	str	r2, [r5, -r0, lsl #14]!
    de24:			; <UNDEFINED> instruction: 0x46384b57
    de28:	rscscc	pc, pc, #79	; 0x4f
    de2c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    de30:			; <UNDEFINED> instruction: 0xf7f59500
    de34:	strbmi	lr, [r1], -r6, lsl #16
    de38:			; <UNDEFINED> instruction: 0xf7ff4620
    de3c:	strmi	pc, [r7], -sp, ror #19
    de40:	blls	33c2e8 <backup_type@@Base+0x307cd8>
    de44:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    de48:	svcmi	0x0080f5b3
    de4c:	stmdami	lr, {r1, r4, r5, ip, lr, pc}^
    de50:			; <UNDEFINED> instruction: 0xf7f44478
    de54:	movwlt	lr, #3926	; 0xf56
    de58:			; <UNDEFINED> instruction: 0xb1a39b02
    de5c:			; <UNDEFINED> instruction: 0xf00b9806
    de60:	bmi	12cdd44 <backup_type@@Base+0x1299734>
    de64:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
    de68:	strmi	r4, [r7], -r3, lsl #12
    de6c:	bgt	e5e94 <backup_type@@Base+0xb1884>
    de70:	andsvs	r7, r8, r2, lsl r8
    de74:			; <UNDEFINED> instruction: 0x46496059
    de78:	svccs	0x0008f807
    de7c:			; <UNDEFINED> instruction: 0xf7ff4638
    de80:	movwcs	pc, #3229	; 0xc9d	; <UNPREDICTABLE>
    de84:	bls	e2f78 <backup_type@@Base+0xae968>
    de88:	svcmi	0x0041b122
    de8c:	andsvs	r2, r3, r0, lsl #6
    de90:	uxtab	r4, sp, pc, ror #8	; <UNPREDICTABLE>
    de94:	ldrbtmi	r4, [pc], #-3903	; de9c <__assert_fail@plt+0xae34>
    de98:	ldmdami	pc!, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    de9c:			; <UNDEFINED> instruction: 0xf7f44478
    dea0:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    dea4:	ldmdami	sp!, {r3, r4, r6, r7, r8, ip, lr, pc}
    dea8:			; <UNDEFINED> instruction: 0xf7f44478
    deac:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    deb0:	sbfx	sp, r2, #3, #22
    deb4:			; <UNDEFINED> instruction: 0xb32b9b02
    deb8:			; <UNDEFINED> instruction: 0xf00b9806
    debc:			; <UNDEFINED> instruction: 0xf8dfff89
    dec0:	blls	c6248 <backup_type@@Base+0x91c38>
    dec4:			; <UNDEFINED> instruction: 0x468444fe
    dec8:	andsvs	r4, r8, r0, lsl #13
    decc:			; <UNDEFINED> instruction: 0x000fe8be
    ded0:			; <UNDEFINED> instruction: 0xa004f8be
    ded4:	andeq	pc, r0, ip, asr #17
    ded8:	ldrdeq	pc, [r0], -lr
    dedc:	mul	r6, lr, r8
    dee0:	andne	pc, r4, ip, asr #17
    dee4:			; <UNDEFINED> instruction: 0xf8cc4649
    dee8:			; <UNDEFINED> instruction: 0xf8cc0010
    deec:			; <UNDEFINED> instruction: 0xf8cc2008
    def0:			; <UNDEFINED> instruction: 0xf8ac300c
    def4:			; <UNDEFINED> instruction: 0xf808a014
    def8:			; <UNDEFINED> instruction: 0x4640ef16
    defc:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    df00:	andvc	pc, r0, r8, lsl #16
    df04:	teqlt	r2, r3, lsl #20
    df08:	movwcs	r4, #3878	; 0xf26
    df0c:	ldrbtmi	r6, [pc], #-19	; df14 <__assert_fail@plt+0xaeac>
    df10:			; <UNDEFINED> instruction: 0xf7f4e6ae
    df14:	svcmi	0x0024ee50
    df18:	sxtab	r4, r9, pc, ror #8	; <UNPREDICTABLE>
    df1c:	andeq	r4, r2, r4, asr #3
    df20:	andeq	r0, r0, r0, asr r2
    df24:	andeq	r1, r1, r8, lsl r4
    df28:	andeq	r0, r1, r6, lsl #29
    df2c:	andeq	r0, r1, sl, lsl sl
    df30:	andeq	r0, r1, r4, lsl #20
    df34:	andeq	r0, r1, r4, lsr #28
    df38:	andeq	r0, r1, r4, ror #27
    df3c:	andeq	r0, r1, sl, asr #18
    df40:	andeq	lr, r0, sl, asr #8
    df44:	andeq	r4, r2, r2, asr #32
    df48:	andeq	r0, r1, r2, ror #17
    df4c:	andeq	r0, r1, r8, lsl #18
    df50:	andeq	r0, r1, r0, ror #17
    df54:	andeq	r0, r1, r2, lsr #26
    df58:	andeq	r0, r1, r2, asr #17
    df5c:	andeq	r0, r1, sl, ror #25
    df60:	andeq	r0, r1, lr, lsl #17
    df64:	andeq	r0, r1, r2, lsr #16
    df68:	muleq	r1, r4, ip
    df6c:	strdeq	lr, [r0], -sl
    df70:	andeq	r0, r1, lr, lsr #15
    df74:	andeq	r0, r1, lr, lsr ip
    df78:	andeq	r0, r1, r6, lsr #15
    df7c:	andeq	r0, r1, r0, lsr ip
    df80:			; <UNDEFINED> instruction: 0x000107b8
    df84:	muleq	r1, sl, r7
    df88:	muleq	r1, r4, r7
    df8c:	andeq	r0, r1, lr, lsl #15
    df90:	andeq	r0, r1, r8, lsl #14
    df94:	andeq	r0, r1, r2, lsl #14
    df98:	andeq	r0, r1, r4, lsr r7
    df9c:	andeq	r0, r1, r0, lsr r7
    dfa0:	andeq	r0, r1, ip, lsr r7
    dfa4:	andeq	r0, r1, lr, ror r6
    dfa8:	andeq	r0, r1, r4, ror r6
    dfac:	stmdacc	r1, {r0, sl, lr}
    dfb0:	blcc	8bffc <backup_type@@Base+0x579ec>
    dfb4:	svccc	0x0001f800
    dfb8:	mvnsle	r2, r0, lsl #22
    dfbc:	svclt	0x00004770
    dfc0:			; <UNDEFINED> instruction: 0x4614b5f8
    dfc4:	ldrmi	r2, [sp], -r0, lsl #24
    dfc8:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    dfcc:	andeq	pc, r0, #79	; 0x4f
    dfd0:	ldreq	pc, [r6], -r0, lsl #2
    dfd4:	blle	5ab5e4 <backup_type@@Base+0x576fd4>
    dfd8:	strtmi	r4, [r9], -r0, lsr #12
    dfdc:	movwcs	r2, #522	; 0x20a
    dfe0:	cdp2	0, 11, cr15, cr6, cr13, {0}
    dfe4:	strtmi	r4, [r9], -r0, lsr #12
    dfe8:			; <UNDEFINED> instruction: 0xf1022300
    dfec:	andcs	r0, sl, #48, 8	; 0x30000000
    dff0:	stcmi	8, cr15, [r1, #-24]	; 0xffffffe8
    dff4:	cdp2	0, 10, cr15, cr12, cr13, {0}
    dff8:	strmi	r4, [sp], -r4, lsl #12
    dffc:	movweq	lr, #23124	; 0x5a54
    e000:	ldrtmi	sp, [r0], -sl, ror #3
    e004:			; <UNDEFINED> instruction: 0x4620bdf8
    e008:	andcs	r4, sl, #42991616	; 0x2900000
    e00c:			; <UNDEFINED> instruction: 0xf00d2300
    e010:			; <UNDEFINED> instruction: 0x4637fe9f
    e014:	strtmi	r4, [r9], -r0, lsr #12
    e018:			; <UNDEFINED> instruction: 0xf1c22300
    e01c:	andcs	r0, sl, #48, 8	; 0x30000000
    e020:	stcmi	8, cr15, [r1, #-24]	; 0xffffffe8
    e024:	cdp2	0, 9, cr15, cr4, cr13, {0}
    e028:	strmi	r4, [sp], -r4, lsl #12
    e02c:	movweq	lr, #23124	; 0x5a54
    e030:			; <UNDEFINED> instruction: 0x232dd1e9
    e034:	stccc	8, cr15, [r1], {6}
    e038:			; <UNDEFINED> instruction: 0x46301ebe
    e03c:	svclt	0x0000bdf8
    e040:	ldmdbmi	r5, {r0, r1, r2, r3, sl, ip, sp, pc}
    e044:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    e048:	strlt	r4, [r0, #-2837]	; 0xfffff4eb
    e04c:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    e050:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    e054:	ldmdavs	r2, {r2, r8, sl, fp, sp, pc}
    e058:			; <UNDEFINED> instruction: 0xf04f9201
    e05c:	bmi	48e864 <backup_type@@Base+0x45a254>
    e060:	blvs	14c1bc <backup_type@@Base+0x117bac>
    e064:	ldmdapl	r8, {r0, r8, sp}
    e068:	bmi	4242e0 <backup_type@@Base+0x3efcd0>
    e06c:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    e070:			; <UNDEFINED> instruction: 0xf7f46820
    e074:	shadd16mi	lr, r2, ip
    e078:	tstcs	r1, fp, lsr #12
    e07c:	strls	r6, [r0, #-2080]	; 0xfffff7e0
    e080:	mrc	7, 3, APSR_nzcv, cr0, cr4, {7}
    e084:	andcs	r6, sl, r1, lsr #16
    e088:	svc	0x007af7f4
    e08c:			; <UNDEFINED> instruction: 0xf7f46820
    e090:	andcs	lr, r0, r6, lsr #26
    e094:	blx	b4c082 <backup_type@@Base+0xb17a72>
    e098:	andeq	r3, r2, r2, lsl #25
    e09c:	andeq	r0, r0, r0, asr r2
    e0a0:	andeq	r3, r2, r8, ror ip
    e0a4:	andeq	r0, r0, r0, lsl #6
    e0a8:	andeq	r0, r0, r0, lsl #5
    e0ac:	andeq	r0, r1, sl, lsr #11
    e0b0:	strlt	r4, [r8, #-2050]	; 0xfffff7fe
    e0b4:			; <UNDEFINED> instruction: 0xf7ff4478
    e0b8:	svclt	0x0000ffc3
    e0bc:	andeq	r0, r1, r0, ror r5
    e0c0:	addlt	fp, r3, r0, lsr r5
    e0c4:	tstcs	r0, sl, lsl #24
    e0c8:	strmi	r4, [r8], -sl, lsl #26
    e0cc:	blmi	29f2c4 <backup_type@@Base+0x26acb4>
    e0d0:	stmdbpl	r4!, {r1, r3, r9, fp, lr}^
    e0d4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    e0d8:			; <UNDEFINED> instruction: 0xf0049400
    e0dc:	blmi	24dc70 <backup_type@@Base+0x219660>
    e0e0:	andsvs	r4, r8, fp, ror r4
    e0e4:	andlt	fp, r3, r8, lsl #2
    e0e8:			; <UNDEFINED> instruction: 0xf7ffbd30
    e0ec:	svclt	0x0000ffe1
    e0f0:	strdeq	r3, [r2], -ip
    e0f4:	andeq	r0, r0, r8, asr #4
    e0f8:			; <UNDEFINED> instruction: 0xfffff58d
    e0fc:			; <UNDEFINED> instruction: 0xfffff57b
    e100:	andeq	r6, r2, r4, asr #2
    e104:			; <UNDEFINED> instruction: 0x460eb5f8
    e108:			; <UNDEFINED> instruction: 0x46054f11
    e10c:	ldrbtmi	r4, [pc], #-1556	; e114 <__assert_fail@plt+0xb0ac>
    e110:			; <UNDEFINED> instruction: 0xb1a96879
    e114:	movwcs	lr, #2517	; 0x9d5
    e118:	stcmi	7, cr2, [lr, #-0]
    e11c:	movwcs	lr, #2497	; 0x9c1
    e120:	ldmib	r6, {r0, r2, r3, r4, r5, r6, sl, lr}^
    e124:	stmdavs	r8!, {r8, r9, sp}
    e128:	stmib	r1, {r0, r1, r2, r3, r8, sl, ip, sp, lr}^
    e12c:			; <UNDEFINED> instruction: 0xf0052302
    e130:	cmplt	r8, sp, ror r8	; <UNPREDICTABLE>
    e134:	tstvs	r4, fp, ror #16
    e138:	svclt	0x00084298
    e13c:	ldcllt	0, cr6, [r8, #444]!	; 0x1bc
    e140:			; <UNDEFINED> instruction: 0xf00b2018
    e144:	strmi	pc, [r1], -r5, asr #28
    e148:			; <UNDEFINED> instruction: 0xe7e36078
    e14c:			; <UNDEFINED> instruction: 0xffb0f7ff
    e150:	andeq	r6, r2, r6, lsl r1
    e154:	andeq	r6, r2, r4, lsl #2
    e158:			; <UNDEFINED> instruction: 0xf100460a
    e15c:	ldrb	r0, [r1, r0, ror #2]
    e160:			; <UNDEFINED> instruction: 0x460cb538
    e164:			; <UNDEFINED> instruction: 0xf7ff4605
    e168:			; <UNDEFINED> instruction: 0xb108fa93
    e16c:	cfldr32lt	mvfx7, [r8, #-16]!
    e170:			; <UNDEFINED> instruction: 0xf1054602
    e174:	strtmi	r0, [r8], -r0, ror #2
    e178:			; <UNDEFINED> instruction: 0xffc4f7ff
    e17c:	cfldr32lt	mvfx7, [r8, #-16]!
    e180:	svcmi	0x000db5f8
    e184:	smclt	5199	; 0x144f
    e188:	strmi	r4, [r8], -r6, lsl #12
    e18c:			; <UNDEFINED> instruction: 0xf7f4460c
    e190:	strmi	lr, [r5], -r4, asr #27
    e194:	strtmi	fp, [r2], -r0, asr #2
    e198:			; <UNDEFINED> instruction: 0xf7f44631
    e19c:	strtmi	lr, [r8], -r2, ror #25
    e1a0:	strcs	fp, [r0, #-3576]	; 0xfffff208
    e1a4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    e1a8:	ldmpl	fp!, {r2, r8, r9, fp, lr}^
    e1ac:	blcs	2c220 <quoting_style_vals@@Base+0xbe60>
    e1b0:			; <UNDEFINED> instruction: 0xf7ffd1f7
    e1b4:	svclt	0x0000ff7d
    e1b8:	andeq	r3, r2, r4, asr #22
    e1bc:	muleq	r0, r0, r2
    e1c0:			; <UNDEFINED> instruction: 0x4604b510
    e1c4:	mrc	7, 0, APSR_nzcv, cr0, cr4, {7}
    e1c8:	strtmi	r4, [r0], -r1, lsl #12
    e1cc:	pop	{r0, r8, ip, sp}
    e1d0:			; <UNDEFINED> instruction: 0xf7ff4010
    e1d4:	svclt	0x0000bfd5
    e1d8:	bmi	73b21c <backup_type@@Base+0x706c0c>
    e1dc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    e1e0:	strlt	r4, [r0, #3100]	; 0xc1c
    e1e4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    e1e8:	mcrge	4, 0, r4, cr4, cr12, {3}
    e1ec:	movwls	r6, #6171	; 0x181b
    e1f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e1f4:	mrc	7, 0, APSR_nzcv, cr14, cr4, {7}
    e1f8:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e1fc:	bmi	5dfa90 <backup_type@@Base+0x5ab480>
    e200:			; <UNDEFINED> instruction: 0xf8562101
    e204:	strmi	r7, [r5], -r4, lsl #22
    e208:	andeq	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    e20c:	bmi	5244a4 <backup_type@@Base+0x4efe94>
    e210:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
    e214:			; <UNDEFINED> instruction: 0xf8d56820
    e218:			; <UNDEFINED> instruction: 0xf7f48000
    e21c:	ldrtmi	lr, [sl], -r8, asr #28
    e220:	tstcs	r1, r3, lsr r6
    e224:	strls	r6, [r0], -r0, lsr #16
    e228:	ldc	7, cr15, [ip, #976]	; 0x3d0
    e22c:			; <UNDEFINED> instruction: 0xf7f46820
    e230:	stmdami	ip, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    e234:	andhi	pc, r0, r5, asr #17
    e238:			; <UNDEFINED> instruction: 0xf7f44478
    e23c:	stmdavs	r0!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    e240:	mcrr	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
    e244:			; <UNDEFINED> instruction: 0xf7f92000
    e248:	svclt	0x0000fa53
    e24c:	andeq	r3, r2, sl, ror #21
    e250:	andeq	r0, r0, r0, asr r2
    e254:	andeq	r3, r2, r0, ror #21
    e258:	andeq	r0, r0, r0, lsl #6
    e25c:	andeq	r0, r0, r0, lsl #5
    e260:	andeq	r0, r1, r6, lsl #8
    e264:	andeq	r0, r1, r8, ror #7
    e268:	push	{r5, r6, r9, fp, lr}
    e26c:			; <UNDEFINED> instruction: 0x461d41f0
    e270:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
    e274:	strmi	fp, [r6], -r6, lsl #1
    e278:	strmi	r0, [ip], -r8, asr #15
    e27c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e280:			; <UNDEFINED> instruction: 0xf04f9305
    e284:	blls	34ee8c <backup_type@@Base+0x31a87c>
    e288:	blcs	436cc <backup_type@@Base+0xf0bc>
    e28c:	ldm	r3, {r4, r5, r6, ip, lr, pc}
    e290:	bge	4e2a4 <backup_type@@Base+0x19c94>
    e294:	stm	r2, {r0, r1, r8, r9, fp, sp, pc}
    e298:	stm	r3, {r0, r1}
    e29c:	ldrmi	r0, [r1], -r3
    e2a0:			; <UNDEFINED> instruction: 0xf7ff4630
    e2a4:	stmdacs	r0, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    e2a8:			; <UNDEFINED> instruction: 0x07a1d176
    e2ac:			; <UNDEFINED> instruction: 0xf8dfd548
    e2b0:	ldrbtmi	r8, [r8], #324	; 0x144
    e2b4:	ldrdvc	pc, [r0], -r8
    e2b8:	rsble	r1, r3, sl, ror ip
    e2bc:	ldrdeq	pc, [r4], -r8
    e2c0:	strhi	lr, [r6, #-2517]	; 0xfffff62b
    e2c4:	ldrhtle	r4, [r5], -r8
    e2c8:	svclt	0x00124285
    e2cc:	movweq	lr, #23048	; 0x5a08
    e2d0:			; <UNDEFINED> instruction: 0xf04f4643
    e2d4:	movwcc	r3, #5631	; 0x15ff
    e2d8:			; <UNDEFINED> instruction: 0x462ad032
    e2dc:	ldrtmi	r4, [r0], -r1, asr #12
    e2e0:			; <UNDEFINED> instruction: 0xf8f8f7ff
    e2e4:			; <UNDEFINED> instruction: 0xf7f4b360
    e2e8:	stmdavs	r3, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    e2ec:	blcs	5fb10 <backup_type@@Base+0x2b500>
    e2f0:			; <UNDEFINED> instruction: 0xf1b8d172
    e2f4:	strdle	r3, [r3], -pc	; <UNPREDICTABLE>
    e2f8:			; <UNDEFINED> instruction: 0xf04f462a
    e2fc:			; <UNDEFINED> instruction: 0x463031ff
    e300:			; <UNDEFINED> instruction: 0xf8e8f7ff
    e304:	ldmdavs	fp!, {r5, r6, r7, r8, ip, sp, pc}
    e308:	andsle	r2, r9, r1, lsl #22
    e30c:	ldrbtmi	r4, [ip], #-3130	; 0xfffff3c6
    e310:			; <UNDEFINED> instruction: 0xf4039b0c
    e314:			; <UNDEFINED> instruction: 0xf5b34370
    e318:	rsble	r4, r3, r0, lsr #30
    e31c:	ldrbtmi	r4, [sp], #-3383	; 0xfffff2c9
    e320:			; <UNDEFINED> instruction: 0xf00b4630
    e324:			; <UNDEFINED> instruction: 0x462af959
    e328:	strmi	r4, [r3], -r1, lsr #12
    e32c:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    e330:			; <UNDEFINED> instruction: 0xff52f7ff
    e334:	svclt	0x001c4285
    e338:			; <UNDEFINED> instruction: 0xf04f462b
    e33c:	strdle	r3, [sl, #143]	; 0x8f
    e340:	strle	r0, [sl, #-1891]	; 0xfffff89d
    e344:			; <UNDEFINED> instruction: 0xf4039b0c
    e348:			; <UNDEFINED> instruction: 0xf5b34370
    e34c:	andle	r4, r4, r0, lsr #30
    e350:	ldrtmi	r9, [r0], -ip, lsl #18
    e354:			; <UNDEFINED> instruction: 0xf892f7ff
    e358:	bmi	abd140 <backup_type@@Base+0xa88b30>
    e35c:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    e360:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e364:	subsmi	r9, sl, r5, lsl #22
    e368:	andlt	sp, r6, r1, lsr r1
    e36c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e370:	bge	69724 <backup_type@@Base+0x35114>
    e374:	stclvs	12, cr6, [r9, #-672]!	; 0xfffffd60
    e378:	stcvs	3, cr9, [fp, #-8]!
    e37c:	stmib	sp, {r0, ip, pc}^
    e380:	str	r3, [ip, r3, lsl #2]
    e384:	mcrr	7, 15, pc, r6, cr4	; <UNPREDICTABLE>
    e388:			; <UNDEFINED> instruction: 0xf8c84607
    e38c:			; <UNDEFINED> instruction: 0xf7f40000
    e390:			; <UNDEFINED> instruction: 0xf8c8ec6c
    e394:	ldr	r0, [r3, r4]
    e398:			; <UNDEFINED> instruction: 0xf4039b0c
    e39c:			; <UNDEFINED> instruction: 0xf5b34370
    e3a0:	andsle	r4, r6, r0, lsr #30
    e3a4:	ldrbtmi	r4, [ip], #-3096	; 0xfffff3e8
    e3a8:			; <UNDEFINED> instruction: 0xf00b4630
    e3ac:			; <UNDEFINED> instruction: 0x4621f915
    e3b0:	ldmdami	r6, {r1, r9, sl, lr}
    e3b4:			; <UNDEFINED> instruction: 0xf7ff4478
    e3b8:	ldrtmi	pc, [r0], -pc, lsl #30	; <UNPREDICTABLE>
    e3bc:			; <UNDEFINED> instruction: 0xf90cf00b
    e3c0:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    e3c4:	ldmdami	r3, {r1, r9, sl, lr}
    e3c8:			; <UNDEFINED> instruction: 0xf7ff4478
    e3cc:			; <UNDEFINED> instruction: 0xf7f4ff05
    e3d0:			; <UNDEFINED> instruction: 0x4c11ebf2
    e3d4:			; <UNDEFINED> instruction: 0xe7e7447c
    e3d8:	svccc	0x00fff1b8
    e3dc:	stcmi	0, cr13, [pc], {150}	; 0x96
    e3e0:			; <UNDEFINED> instruction: 0xe795447c
    e3e4:	ldrbtmi	r4, [sp], #-3342	; 0xfffff2f2
    e3e8:	svclt	0x0000e79a
    e3ec:	andeq	r3, r2, r6, asr sl
    e3f0:	andeq	r0, r0, r0, asr r2
    e3f4:	andeq	r3, r2, sl, asr #27
    e3f8:	andeq	r0, r1, r6, lsr #6
    e3fc:	andeq	sp, r0, r2, asr lr
    e400:	andeq	r0, r1, r6, asr #6
    e404:	andeq	r3, r2, sl, ror #18
    e408:	andeq	sp, r0, sl, asr #27
    e40c:	muleq	r1, r8, r2
    e410:	andeq	sp, r0, lr, lsr #27
    e414:	andeq	r0, r1, ip, asr #5
    e418:	andeq	sp, r0, ip, ror #25
    e41c:	andeq	r0, r1, ip, asr r2
    e420:	ldrdeq	sp, [r0], -sl
    e424:			; <UNDEFINED> instruction: 0xf0222b00
    e428:	push	{r0, r3, r6, r9}
    e42c:	vst4.<illegal width 64>	{d20,d22,d24,d26}, [r2 :256], r0
    e430:	vst1.64	{d23-d25}, [r1], r0
    e434:	svclt	0x00147710
    e438:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e43c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e440:	ldrtmi	r4, [r2], -r5, lsl #12
    e444:			; <UNDEFINED> instruction: 0x46284639
    e448:	mcr2	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    e44c:	blle	58454 <backup_type@@Base+0x23e44>
    e450:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e454:	stcl	7, cr15, [lr], #976	; 0x3d0
    e458:	strtmi	r6, [r8], -r3, lsl #16
    e45c:			; <UNDEFINED> instruction: 0xd10a4598
    e460:	stc2	0, cr15, [r2, #44]	; 0x2c
    e464:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e468:			; <UNDEFINED> instruction: 0xf7ff4604
    e46c:			; <UNDEFINED> instruction: 0x4620f93d
    e470:	bl	144c448 <backup_type@@Base+0x1417e38>
    e474:			; <UNDEFINED> instruction: 0xf00be7e5
    e478:	strmi	pc, [r1], -pc, lsr #17
    e47c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e480:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e484:	andeq	lr, r0, r6, lsl #5
    e488:	strlt	r4, [r8, #-2050]	; 0xfffff7fe
    e48c:			; <UNDEFINED> instruction: 0xf7ff4478
    e490:	svclt	0x0000fea3
    e494:	andeq	r0, r1, r0, lsr r2
    e498:	strlt	r4, [r8, #-2050]	; 0xfffff7fe
    e49c:			; <UNDEFINED> instruction: 0xf7ff4478
    e4a0:	svclt	0x0000fe9b
    e4a4:	andeq	r0, r1, ip, lsr #4
    e4a8:	mvnsmi	lr, sp, lsr #18
    e4ac:	lfmmi	f2, 4, [sp], {-0}
    e4b0:	blmi	75fcf4 <backup_type@@Base+0x72b6e4>
    e4b4:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    e4b8:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    e4bc:	svclt	0x000c4293
    e4c0:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    e4c4:			; <UNDEFINED> instruction: 0xf7fe4611
    e4c8:	cdpne	14, 0, cr15, cr6, cr13, {5}
    e4cc:	bmi	605158 <backup_type@@Base+0x5d0b48>
    e4d0:			; <UNDEFINED> instruction: 0xf8544b17
    e4d4:	stmiapl	r5!, {r1, pc}^
    e4d8:	stclne	0, cr14, [r3], #-32	; 0xffffffe0
    e4dc:	stmdavs	r9!, {r0, r2, r4, ip, lr, pc}
    e4e0:	ldrtmi	r4, [r8], -r2, lsr #12
    e4e4:			; <UNDEFINED> instruction: 0xf9a6f004
    e4e8:	tstle	r0, r4, lsl #5
    e4ec:	ldrdcs	pc, [r0], -r8
    e4f0:	stmdavs	r9!, {r4, r5, r9, sl, lr}
    e4f4:	b	ff94c4cc <backup_type@@Base+0xff917ebc>
    e4f8:	stmdacs	r0, {r2, r9, sl, lr}
    e4fc:	ldrtmi	sp, [r0], -sp, ror #3
    e500:	ldc	7, cr15, [sl, #976]	; 0x3d0
    e504:	pop	{r3, r8, fp, ip, sp, pc}
    e508:			; <UNDEFINED> instruction: 0xf7ff81f0
    e50c:			; <UNDEFINED> instruction: 0xf7ffffbd
    e510:	strtmi	pc, [r8], -r3, asr #31
    e514:			; <UNDEFINED> instruction: 0xf860f00b
    e518:	stmdami	r6, {r0, r9, sl, lr}
    e51c:			; <UNDEFINED> instruction: 0xf7ff4478
    e520:	svclt	0x0000fe5b
    e524:	andeq	r3, r2, r2, lsl r8
    e528:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e52c:	andeq	r0, r0, ip, lsr #6
    e530:	ldrdeq	r0, [r0], -ip
    e534:			; <UNDEFINED> instruction: 0x000101b8
    e538:	bmi	52118c <backup_type@@Base+0x4ecb7c>
    e53c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    e540:	ldmpl	fp, {r0, r2, r3, r9, sl, lr}
    e544:	strmi	pc, [r1], #-584	; 0xfffffdb8
    e548:	vhsub.s8	d18, d0, d0
    e54c:	strmi	r4, [r6], -r1, lsl #2
    e550:	ldmdavc	fp, {r3, r5, r9, sl, lr}
    e554:	svclt	0x00084293
    e558:			; <UNDEFINED> instruction: 0xf7fe4621
    e55c:	cdpne	14, 0, cr15, cr4, cr3, {3}
    e560:	ldrtmi	sp, [r0], -r8, lsl #22
    e564:			; <UNDEFINED> instruction: 0xf7ff4621
    e568:	qadd8mi	pc, r0, pc	; <UNPREDICTABLE>
    e56c:	stcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    e570:			; <UNDEFINED> instruction: 0xbd70b940
    e574:			; <UNDEFINED> instruction: 0xf00b4628
    e578:	strmi	pc, [r1], -pc, lsr #16
    e57c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    e580:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e584:			; <UNDEFINED> instruction: 0xff88f7ff
    e588:	andeq	r3, r2, ip, lsl #15
    e58c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e590:	andeq	r0, r1, r6, asr r1
    e594:	bmi	3fb5d8 <backup_type@@Base+0x3c6fc8>
    e598:	addlt	fp, r3, r0, lsl #10
    e59c:	blmi	3b89b4 <backup_type@@Base+0x3843a4>
    e5a0:			; <UNDEFINED> instruction: 0xf851447a
    e5a4:	ldmpl	r3, {r2, r8, r9, fp}^
    e5a8:	movwls	r6, #6171	; 0x181b
    e5ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e5b0:			; <UNDEFINED> instruction: 0xf7ff9100
    e5b4:	bmi	28ca10 <backup_type@@Base+0x258400>
    e5b8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e5bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5c0:	subsmi	r9, sl, r1, lsl #22
    e5c4:	andlt	sp, r3, r4, lsl #2
    e5c8:	bl	14c744 <backup_type@@Base+0x118134>
    e5cc:	ldrbmi	fp, [r0, -r4]!
    e5d0:	b	ffc4c5a8 <backup_type@@Base+0xffc17f98>
    e5d4:	andeq	r3, r2, r8, lsr #14
    e5d8:	andeq	r0, r0, r0, asr r2
    e5dc:	andeq	r3, r2, lr, lsl #14
    e5e0:	svcmi	0x00f0e92d
    e5e4:	svcmi	0x00534606
    e5e8:			; <UNDEFINED> instruction: 0xf8df469b
    e5ec:	strmi	ip, [sp], -ip, asr #2
    e5f0:	cfstrs	mvf4, [sp, #-508]!	; 0xfffffe04
    e5f4:	ldrmi	r8, [r4], -r2, lsl #22
    e5f8:	andeq	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    e5fc:	stmdavs	r3, {r0, r1, r7, ip, sp, pc}
    e600:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
    e604:			; <UNDEFINED> instruction: 0xf89d075b
    e608:	vst4.8	{d10-d13}, [r9 :256], ip
    e60c:	ldrle	r4, [r7, #-2160]	; 0xfffff790
    e610:	svcmi	0x0020f5b8
    e614:	blmi	128279c <backup_type@@Base+0x124e18c>
    e618:	mcr	4, 0, r4, cr8, cr11, {3}
    e61c:			; <UNDEFINED> instruction: 0x46313a10
    e620:			; <UNDEFINED> instruction: 0xf00a2000
    e624:	strtmi	pc, [r9], -r7, asr #31
    e628:	andcs	r9, r1, r1
    e62c:			; <UNDEFINED> instruction: 0xffc2f00a
    e630:	bne	449e98 <backup_type@@Base+0x415888>
    e634:	strmi	r9, [r3], -r1, lsl #20
    e638:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    e63c:			; <UNDEFINED> instruction: 0xffaaf7ff
    e640:	svcmi	0x0020f5b8
    e644:			; <UNDEFINED> instruction: 0xf5b8d026
    e648:	cmple	r3, r0, lsl #30
    e64c:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    e650:	mvnlt	r7, fp, lsl r8
    e654:	tsteq	r1, fp, asr #32	; <UNPREDICTABLE>
    e658:			; <UNDEFINED> instruction: 0x464a4653
    e65c:			; <UNDEFINED> instruction: 0xf7ff4628
    e660:	strmi	pc, [r7], -r1, ror #29
    e664:			; <UNDEFINED> instruction: 0x46394630
    e668:			; <UNDEFINED> instruction: 0xff1ef7ff
    e66c:			; <UNDEFINED> instruction: 0x4622b134
    e670:	andcs	r4, r3, r9, lsr r6
    e674:	b	ffb4c64c <backup_type@@Base+0xffb1803c>
    e678:	cmple	r6, r0, lsl #16
    e67c:			; <UNDEFINED> instruction: 0xf7f44638
    e680:	bllt	fea499f8 <backup_type@@Base+0xfea153e8>
    e684:	ldc	0, cr11, [sp], #12
    e688:	pop	{r1, r8, r9, fp, pc}
    e68c:			; <UNDEFINED> instruction: 0xf44b8ff0
    e690:	ldrb	r4, [pc, r0, lsl #22]
    e694:	andeq	pc, r1, r1, asr #4
    e698:	blx	fe6ca6ce <backup_type@@Base+0xfe6960be>
    e69c:	addpl	pc, r0, #1325400064	; 0x4f000000
    e6a0:	strmi	r4, [r7], -r1, lsl #12
    e6a4:			; <UNDEFINED> instruction: 0xf7fe4630
    e6a8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    e6ac:	movwcs	sp, #2868	; 0xb34
    e6b0:	ldrtpl	r4, [fp], #-1577	; 0xfffff9d7
    e6b4:			; <UNDEFINED> instruction: 0xf7fe4638
    e6b8:	bllt	fe84e1a4 <backup_type@@Base+0xfe819b94>
    e6bc:	strtmi	fp, [r1], -r4, lsr #2
    e6c0:			; <UNDEFINED> instruction: 0xf7fe4628
    e6c4:	stmdblt	r0!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    e6c8:	andlt	r4, r3, r8, lsr r6
    e6cc:	blhi	c99c8 <backup_type@@Base+0x953b8>
    e6d0:	svcmi	0x00f0e8bd
    e6d4:	blt	74c6ac <backup_type@@Base+0x71809c>
    e6d8:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    e6dc:	bcc	449f04 <backup_type@@Base+0x4158f4>
    e6e0:	ldmdbmi	sl, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    e6e4:	ldmdami	sl, {r1, r3, r5, r9, sl, lr}
    e6e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e6ec:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    e6f0:	mrc2	7, 6, pc, cr2, cr15, {7}
    e6f4:	vpadd.i8	d20, d0, d7
    e6f8:	ldmdbmi	r7, {r0, r1, r3, r4, r5, r6, r9, sp}
    e6fc:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
    e700:	cmpcc	r4, #2030043136	; 0x79000000
    e704:			; <UNDEFINED> instruction: 0xf7f44478
    e708:	ldmdbmi	r5, {r4, r5, r7, sl, fp, sp, lr, pc}
    e70c:	ldmdami	r5, {r1, r3, r5, r9, sl, lr}
    e710:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e714:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    e718:			; <UNDEFINED> instruction: 0x46324913
    e71c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    e720:			; <UNDEFINED> instruction: 0xf7ff4478
    e724:	ldmdbmi	r2, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    e728:	ldmdami	r2, {r1, r3, r5, r9, sl, lr}
    e72c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e730:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    e734:	ldrdeq	r3, [r2], -r8
    e738:	andeq	r0, r0, ip, ror #4
    e73c:	andeq	sp, r0, r8, asr fp
    e740:	strheq	r0, [r1], -r2
    e744:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e748:	andeq	sp, r0, r6, ror #19
    e74c:	ldrdeq	sp, [r0], -r8
    e750:			; <UNDEFINED> instruction: 0x0000dcbe
    e754:	andeq	r0, r1, r6, lsl r3
    e758:	andeq	pc, r0, r8, ror #28
    e75c:	andeq	r0, r1, r8, lsr #32
    e760:	andeq	sp, r0, r0, ror #20
    e764:	muleq	r0, r6, ip
    e768:	andeq	sp, r0, r2, lsr #19
    e76c:	andeq	pc, r0, r4, ror #31
    e770:	muleq	r0, r4, r9
    e774:	andeq	pc, r0, sl, ror #31
    e778:	addlt	fp, r2, r0, ror r5
    e77c:			; <UNDEFINED> instruction: 0x461e6915
    e780:	ldrmi	r2, [r4], -r0, lsl #6
    e784:	ldrmi	r9, [sl], -r1, lsl #12
    e788:	strmi	r9, [r6], -r0, lsl #10
    e78c:			; <UNDEFINED> instruction: 0xf7ff460d
    e790:	stmdbvs	r1!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    e794:	ldrtmi	r4, [r2], -r3, lsr #12
    e798:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    e79c:	tstls	r0, r1, lsl #8
    e7a0:			; <UNDEFINED> instruction: 0xf7ff2107
    e7a4:	andlt	pc, r2, r1, ror #26
    e7a8:	svclt	0x0000bd70
    e7ac:	svcmi	0x00f0e92d
    e7b0:			; <UNDEFINED> instruction: 0xf8dfb08b
    e7b4:			; <UNDEFINED> instruction: 0x46069334
    e7b8:	strmi	r9, [fp], r4, lsl #4
    e7bc:	ldrshlt	r4, [r1, #-73]!	; 0xffffffb7
    e7c0:	vst2.8	{d6,d8}, [r3], fp
    e7c4:			; <UNDEFINED> instruction: 0xf5b34350
    e7c8:			; <UNDEFINED> instruction: 0xf0404f00
    e7cc:			; <UNDEFINED> instruction: 0x46088177
    e7d0:			; <UNDEFINED> instruction: 0xff5ef7fe
    e7d4:	stmdbvs	r3, {r3, r4, r8, ip, sp, pc}
    e7d8:			; <UNDEFINED> instruction: 0xf0002b01
    e7dc:	stmibmi	r3, {r0, r4, r8, pc}^
    e7e0:	blmi	ff1212f4 <backup_type@@Base+0xff0ecce4>
    e7e4:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    e7e8:			; <UNDEFINED> instruction: 0xf8599105
    e7ec:	stmdavs	sp, {r1, sp}
    e7f0:			; <UNDEFINED> instruction: 0xf8599209
    e7f4:			; <UNDEFINED> instruction: 0xf8d23003
    e7f8:	ldmdavs	fp, {sp, pc}
    e7fc:	stccs	3, cr9, [r0, #-0]
    e800:	sbcshi	pc, r6, r0
    e804:			; <UNDEFINED> instruction: 0xf7f44628
    e808:	strdls	lr, [r1], -r0
    e80c:	svceq	0x0000f1ba
    e810:	rscshi	pc, r0, r0
    e814:			; <UNDEFINED> instruction: 0xf7f44650
    e818:	andls	lr, r3, r8, ror #21
    e81c:	blcs	35424 <backup_type@@Base+0xe14>
    e820:	sbcshi	pc, r4, r0
    e824:			; <UNDEFINED> instruction: 0xf7f49800
    e828:	mcrrne	10, 14, lr, r3, cr0
    e82c:	ldrtmi	r9, [r0], -r2, lsl #6
    e830:	b	ff6cc808 <backup_type@@Base+0xff6981f8>
    e834:	stmdaeq	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    e838:	strbmi	r4, [r6, #-1543]	; 0xfffff9f9
    e83c:	strbmi	fp, [r4], -r4, lsr #30
    e840:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e844:	strbmi	sp, [r3], -sp, lsl #4
    e848:	addsmi	lr, lr, #1
    e84c:			; <UNDEFINED> instruction: 0x461cd073
    e850:			; <UNDEFINED> instruction: 0xf8143b01
    e854:	bcs	bd9860 <backup_type@@Base+0xba5250>
    e858:	bl	fea4303c <backup_type@@Base+0xfea0ea2c>
    e85c:	bl	fe9d0874 <backup_type@@Base+0xfe99c264>
    e860:	blls	50488 <backup_type@@Base+0x1be78>
    e864:	ldrtmi	r9, [fp], #-2563	; 0xfffff5fd
    e868:	ldmne	r9, {r3, r8, r9, ip, pc}
    e86c:	bl	72c8c <backup_type@@Base+0x3e67c>
    e870:	stmdbls	r2, {r3, r8, r9}
    e874:	ldmdane	r8, {r0, r1, r2, r8, r9, ip, pc}^
    e878:	blx	feaca8ac <backup_type@@Base+0xfea9629c>
    e87c:	bls	60128 <backup_type@@Base+0x2bb18>
    e880:			; <UNDEFINED> instruction: 0xf7f44605
    e884:	ldrtmi	lr, [sl], -lr, ror #18
    e888:	ldrtmi	r9, [r1], -r1, lsl #30
    e88c:			; <UNDEFINED> instruction: 0xf7f419e8
    e890:	blls	248e38 <backup_type@@Base+0x214828>
    e894:	ldrbmi	r9, [r1], -r3, lsl #20
    e898:			; <UNDEFINED> instruction: 0xf7f418e8
    e89c:	stmdals	r6, {r1, r5, r6, r8, fp, sp, lr, pc}
    e8a0:	strtmi	r4, [r1], -r2, asr #12
    e8a4:			; <UNDEFINED> instruction: 0xf7f41828
    e8a8:	blls	208e20 <backup_type@@Base+0x1d4810>
    e8ac:	stmiane	r8!, {r1, r9, fp, ip, pc}^
    e8b0:			; <UNDEFINED> instruction: 0xf7f49900
    e8b4:	blls	188e14 <backup_type@@Base+0x154804>
    e8b8:	cmnlt	r2, #1703936	; 0x1a0000
    e8bc:	stmdblt	r3!, {r0, r1, r4, fp, ip, sp, lr}
    e8c0:			; <UNDEFINED> instruction: 0xf812e03f
    e8c4:	blcs	1e4d0 <_IO_stdin_used@@Base+0x2534>
    e8c8:	blcs	c029bc <backup_type@@Base+0xbce3ac>
    e8cc:	strcs	sp, [r2], #-505	; 0xfffffe07
    e8d0:	svceq	0x0000f1bb
    e8d4:	blls	1429e4 <backup_type@@Base+0x10e3d4>
    e8d8:	cmnle	sp, r0, lsl #22
    e8dc:			; <UNDEFINED> instruction: 0xf8594b86
    e8e0:	ldmdavs	fp, {r0, r1, ip, sp}
    e8e4:	strle	r0, [sl, #-1883]	; 0xfffff8a5
    e8e8:			; <UNDEFINED> instruction: 0xf7f4e0b8
    e8ec:	stmdavs	r3, {r2, r5, r7, r9, fp, sp, lr, pc}
    e8f0:			; <UNDEFINED> instruction: 0xf04042a3
    e8f4:	strtmi	r8, [r8], -r0, lsr #1
    e8f8:			; <UNDEFINED> instruction: 0xf7fe2400
    e8fc:			; <UNDEFINED> instruction: 0x4629fef5
    e900:			; <UNDEFINED> instruction: 0xf7fe4630
    e904:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    e908:	strtmi	sp, [r8], -pc, ror #3
    e90c:	pop	{r0, r1, r3, ip, sp, pc}
    e910:			; <UNDEFINED> instruction: 0xf7f44ff0
    e914:	blls	27cd10 <backup_type@@Base+0x248700>
    e918:			; <UNDEFINED> instruction: 0x461c681b
    e91c:	sbcsle	r2, r7, r0, lsl #22
    e920:	stmdblt	r4!, {r2, r3, r4, fp, ip, sp, lr}
    e924:			; <UNDEFINED> instruction: 0xf813e7d4
    e928:	stccs	15, cr4, [r0], {1}
    e92c:	stccs	0, cr13, [pc], #-832	; e5f4 <__assert_fail@plt+0xb58c>
    e930:	strcs	sp, [r2], #-505	; 0xfffffe07
    e934:	bl	fea4886c <backup_type@@Base+0xfea1425c>
    e938:	ldrtmi	r0, [r4], -r6, lsl #16
    e93c:	streq	lr, [r8, -r7, lsr #23]
    e940:	ldmdavc	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    e944:	rscle	r2, r6, r0, lsl #22
    e948:	and	r4, r3, r2, lsr r6
    e94c:	svccc	0x0001f812
    e950:	rscle	r2, r0, r0, lsl #22
    e954:	mvnsle	r2, pc, lsr #22
    e958:	ldr	r2, [r9, r2, lsl #8]!
    e95c:			; <UNDEFINED> instruction: 0xf8594b66
    e960:	ldmdavs	fp, {r0, r1, ip, sp}
    e964:	ldrble	r0, [r4], #-1882	; 0xfffff8a6
    e968:	strcs	r4, [r2], #-1576	; 0xfffff9d8
    e96c:	ldc2	7, cr15, [r0, #-1016]!	; 0xfffffc08
    e970:			; <UNDEFINED> instruction: 0xf7f4e009
    e974:	stmdavs	r3, {r5, r6, r9, fp, sp, lr, pc}
    e978:	adcmi	r4, r3, #40, 12	; 0x2800000
    e97c:	addshi	pc, r7, r0, asr #32
    e980:			; <UNDEFINED> instruction: 0xf7fe2400
    e984:			; <UNDEFINED> instruction: 0xf44ffeb1
    e988:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    e98c:	strtmi	r2, [r8], -r1, asr #3
    e990:	mcrr2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    e994:	blle	ffb1899c <backup_type@@Base+0xffae438c>
    e998:	bl	13cc970 <backup_type@@Base+0x1398360>
    e99c:	adcsle	r2, r4, r0, lsl #16
    e9a0:			; <UNDEFINED> instruction: 0xf00a4628
    e9a4:			; <UNDEFINED> instruction: 0x4601fe19
    e9a8:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    e9ac:	ldc2	7, cr15, [r4], {255}	; 0xff
    e9b0:	svceq	0x0000f1ba
    e9b4:			; <UNDEFINED> instruction: 0x4650d036
    e9b8:			; <UNDEFINED> instruction: 0xf7f49501
    e9bc:	blls	4921c <backup_type@@Base+0x14c0c>
    e9c0:	ldrbtmi	r4, [sp], #-3407	; 0xfffff2b1
    e9c4:	blcs	329d8 <quote_quoting_options@@Base+0x940>
    e9c8:	svcge	0x002cf47f
    e9cc:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    e9d0:	movwcs	r9, #4864	; 0x1300
    e9d4:	str	r9, [sl, -r2, lsl #6]!
    e9d8:			; <UNDEFINED> instruction: 0xf384fab4
    e9dc:			; <UNDEFINED> instruction: 0x465a4630
    e9e0:	ldmdbeq	fp, {r0, r3, r5, r9, sl, lr}^
    e9e4:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    e9e8:	andlt	r4, fp, r8, lsr #12
    e9ec:	svcmi	0x00f0e8bd
    e9f0:	stmlt	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e9f4:	andge	pc, ip, sp, asr #17
    e9f8:	ldrdge	pc, [ip, -pc]
    e9fc:			; <UNDEFINED> instruction: 0xe70d44fa
    ea00:			; <UNDEFINED> instruction: 0xf8594b3d
    ea04:	ldmdavs	fp, {r0, r1, ip, sp}
    ea08:	ldrtle	r0, [r7], #-1881	; 0xfffff8a7
    ea0c:	pop	{r0, r1, r3, ip, sp, pc}
    ea10:	qsub8mi	r8, r8, r0
    ea14:	stc2l	0, cr15, [r0, #40]!	; 0x28
    ea18:	ldmdami	ip!, {r0, r9, sl, lr}
    ea1c:			; <UNDEFINED> instruction: 0xf7ff4478
    ea20:			; <UNDEFINED> instruction: 0xe7a1fdb9
    ea24:	ldcmi	3, cr11, [sl, #-684]!	; 0xfffffd54
    ea28:	andge	pc, r4, sp, asr #17
    ea2c:			; <UNDEFINED> instruction: 0xf8cd447d
    ea30:	strtmi	sl, [sl], ip
    ea34:	blcs	4c8614 <backup_type@@Base+0x494004>
    ea38:	blx	fed42f5c <backup_type@@Base+0xfed0e94c>
    ea3c:	ldrbmi	pc, [sl], -r4, lsl #7	; <UNPREDICTABLE>
    ea40:	ldrtmi	r4, [r0], -r9, lsr #12
    ea44:			; <UNDEFINED> instruction: 0xf7ff095b
    ea48:			; <UNDEFINED> instruction: 0x4630fe97
    ea4c:	stc2l	7, cr15, [r0], {254}	; 0xfe
    ea50:	andlt	r4, fp, r8, lsr #12
    ea54:	svcmi	0x00f0e8bd
    ea58:	ldmdalt	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea5c:	stmdals	r4, {r0, r4, r5, r9, sl, lr}
    ea60:	stc2	0, cr15, [r8, #40]!	; 0x28
    ea64:	strmi	r4, [r7], -r9, lsr #12
    ea68:			; <UNDEFINED> instruction: 0xf00a2001
    ea6c:	ldrtmi	pc, [r9], -r3, lsr #27	; <UNPREDICTABLE>
    ea70:	stmdami	r8!, {r1, r9, sl, lr}
    ea74:			; <UNDEFINED> instruction: 0xf7ff4478
    ea78:	strb	pc, [r0, -sp, lsl #27]	; <UNPREDICTABLE>
    ea7c:			; <UNDEFINED> instruction: 0xf00a4630
    ea80:	strmi	pc, [r1], -fp, lsr #27
    ea84:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    ea88:	pop	{r0, r1, r3, ip, sp, pc}
    ea8c:			; <UNDEFINED> instruction: 0xf7ff4ff0
    ea90:	blmi	8be09c <backup_type@@Base+0x889a8c>
    ea94:			; <UNDEFINED> instruction: 0xf8594630
    ea98:	ldmdavs	r9, {r0, r1, ip, sp}
    ea9c:	ldc2l	0, cr15, [r8, #12]!
    eaa0:	strmi	r9, [r5], -r0, lsl #24
    eaa4:			; <UNDEFINED> instruction: 0xf47f2800
    eaa8:			; <UNDEFINED> instruction: 0xf7ffaf13
    eaac:			; <UNDEFINED> instruction: 0xf00afb01
    eab0:			; <UNDEFINED> instruction: 0x4601fd93
    eab4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    eab8:	blx	fe3ccabe <backup_type@@Base+0xfe3984ae>
    eabc:			; <UNDEFINED> instruction: 0x46014a19
    eac0:	ldrbtmi	r4, [sl], #-2073	; 0xfffff7e7
    eac4:			; <UNDEFINED> instruction: 0xf7ff4478
    eac8:			; <UNDEFINED> instruction: 0x4631fabb
    eacc:			; <UNDEFINED> instruction: 0xf00a2000
    ead0:			; <UNDEFINED> instruction: 0x4629fd71
    ead4:	andcs	r4, r1, r4, lsl #12
    ead8:	stc2l	0, cr15, [ip, #-40]!	; 0xffffffd8
    eadc:	strmi	r4, [r2], -r1, lsr #12
    eae0:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    eae4:	blx	1e4caea <backup_type@@Base+0x1e184da>
    eae8:	andeq	r3, r2, ip, lsl #10
    eaec:	andeq	r0, r0, ip, lsl #5
    eaf0:	ldrdeq	r0, [r0], -r8
    eaf4:	andeq	r0, r0, r4, asr r2
    eaf8:	andeq	r0, r0, ip, ror #4
    eafc:	strdeq	pc, [r0], -r6
    eb00:	andeq	r0, r1, r6, lsl #11
    eb04:	andeq	r0, r1, sl, ror r5
    eb08:	andeq	r0, r1, ip, asr #10
    eb0c:	andeq	pc, r0, ip, ror #26
    eb10:	andeq	r0, r1, ip, lsl r5
    eb14:	andeq	pc, r0, r0, asr #26
    eb18:	andeq	pc, r0, sl, ror #25
    eb1c:			; <UNDEFINED> instruction: 0x000002bc
    eb20:	andeq	sp, r0, lr, asr #24
    eb24:	andeq	sp, r0, r6, lsr #13
    eb28:	andeq	pc, r0, r8, ror ip	; <UNPREDICTABLE>
    eb2c:	andeq	pc, r0, sl, ror #25
    eb30:	stmdami	fp, {r0, r1, r2, r3, sl, ip, sp, pc}^
    eb34:	mvnsmi	lr, sp, lsr #18
    eb38:	blge	23ad48 <backup_type@@Base+0x206738>
    eb3c:	ldrbtmi	r4, [r8], #-2377	; 0xfffff6b7
    eb40:			; <UNDEFINED> instruction: 0xf8534f49
    eb44:	stmdapl	r1, {r2, r8, r9, fp, sp}^
    eb48:	stmdami	r8, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    eb4c:	tstls	r1, r9, lsl #16
    eb50:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    eb54:	stclmi	3, cr9, [r6, #-0]
    eb58:	ldmdapl	ip!, {r0, r8, sp}
    eb5c:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    eb60:	stmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eb64:			; <UNDEFINED> instruction: 0xf7f36820
    eb68:	stmiavs	r8!, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    eb6c:	suble	r1, r2, r3, lsl #25
    eb70:	blle	12d8b78 <backup_type@@Base+0x12a4568>
    eb74:	strcs	r4, [r0], #-2623	; 0xfffff5c1
    eb78:	vmovmi.8	d0[1], r4
    eb7c:	ldrbtmi	r5, [lr], #-2237	; 0xfffff743
    eb80:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    eb84:	stmdavs	fp!, {r4, sp, lr, pc}
    eb88:			; <UNDEFINED> instruction: 0xf812185a
    eb8c:	bcs	299b9c <backup_type@@Base+0x26558c>
    eb90:	subeq	sp, r9, r7, lsl r0
    eb94:	eorsvs	r4, r9, r8, lsl r6
    eb98:	stmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eb9c:	eorvs	r4, r8, r1, lsl #12
    eba0:	subsle	r2, r9, r0, lsl #16
    eba4:			; <UNDEFINED> instruction: 0x464468b0
    eba8:	strtmi	r6, [r1], #-2106	; 0xfffff7c6
    ebac:	blne	49d3b8 <backup_type@@Base+0x468da8>
    ebb0:	svc	0x0086f7f3
    ebb4:			; <UNDEFINED> instruction: 0xf1016839
    ebb8:	bl	fea1cfbc <backup_type@@Base+0xfe9e89ac>
    ebbc:	addsmi	r0, r8, #4, 6	; 0x10000000
    ebc0:	stmdacs	r0, {r0, r5, r6, r7, ip, lr, pc}
    ebc4:	svclt	0x00a8d012
    ebc8:	blle	d14c60 <backup_type@@Base+0xce0650>
    ebcc:	andcs	r6, r0, #2818048	; 0x2b0000
    ebd0:	bmi	ae4040 <backup_type@@Base+0xaafa30>
    ebd4:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    ebd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ebdc:	subsmi	r9, sl, r1, lsl #22
    ebe0:	andlt	sp, r2, ip, lsr r1
    ebe4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ebe8:	ldrbmi	fp, [r0, -r4]!
    ebec:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    ebf0:	stm	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ebf4:	blmi	948ba4 <backup_type@@Base+0x914594>
    ebf8:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ebfc:	mulcs	r1, r3, r9
    ec00:	ldmib	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec04:			; <UNDEFINED> instruction: 0xf04fb970
    ec08:	strdvs	r3, [fp], pc	; <UNPREDICTABLE>
    ec0c:			; <UNDEFINED> instruction: 0xf7f4200a
    ec10:	blmi	6490e8 <backup_type@@Base+0x614ad8>
    ec14:	andcs	r2, r0, #10
    ec18:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ec1c:	ldmdavs	fp, {r3, ip, sp, lr}
    ec20:			; <UNDEFINED> instruction: 0xe7d6705a
    ec24:	tstcs	r0, r9, lsl r8
    ec28:			; <UNDEFINED> instruction: 0xf7f44478
    ec2c:	blmi	648dc4 <backup_type@@Base+0x6147b4>
    ec30:	addsvs	r4, r8, fp, ror r4
    ec34:			; <UNDEFINED> instruction: 0xf7f4e79c
    ec38:	mrcmi	8, 0, lr, cr6, cr14, {7}
    ec3c:	ldrbtmi	r4, [lr], #-2582	; 0xfffff5ea
    ec40:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    ec44:			; <UNDEFINED> instruction: 0xf7f42000
    ec48:	ldmvs	r0!, {r3, r6, fp, sp, lr, pc}
    ec4c:	ldmib	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec50:	mvnscc	pc, #79	; 0x4f
    ec54:			; <UNDEFINED> instruction: 0xe7b960b3
    ec58:	blx	accc5c <backup_type@@Base+0xa9864c>
    ec5c:	svc	0x00aaf7f3
    ec60:	andeq	r3, r2, sl, lsl #3
    ec64:	andeq	r0, r0, r0, asr r2
    ec68:	andeq	r3, r2, r0, lsl #3
    ec6c:	andeq	r0, r0, r4, ror #5
    ec70:	andeq	r3, r2, r0, lsr #10
    ec74:	ldrdeq	r0, [r0], -ip
    ec78:	andeq	r0, r0, ip, lsr #6
    ec7c:	strdeq	r3, [r2], -lr
    ec80:	strdeq	r3, [r2], -r2
    ec84:	andeq	pc, r0, r6, lsl #24
    ec88:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ec8c:	andeq	pc, r0, r0, asr #23
    ec90:	andeq	r3, r2, ip, asr #8
    ec94:	andeq	r3, r2, lr, lsr r4
    ec98:			; <UNDEFINED> instruction: 0x0000fbb8
    ec9c:	bmi	107bce0 <backup_type@@Base+0x10476d0>
    eca0:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    eca4:	addlt	fp, r2, r0, ror r5
    eca8:	mcrrmi	8, 13, r5, r0, cr3
    ecac:	movwls	r6, #6171	; 0x181b
    ecb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ecb4:	ldrbtmi	r4, [ip], #-2878	; 0xfffff4c2
    ecb8:	stmiapl	r5!, {r1, r2, fp, ip, pc}^
    ecbc:	stmdblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}
    ecc0:	stmiapl	r3!, {r2, r3, r4, r5, r8, r9, fp, lr}^
    ecc4:	blcs	2cd38 <quoting_style_vals@@Base+0xc978>
    ecc8:	stmdbge	r7, {r1, r4, r5, r8, ip, lr, pc}
    eccc:			; <UNDEFINED> instruction: 0xf7fe9100
    ecd0:	stmdavc	fp!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    ecd4:	cmple	r6, r0, lsl #22
    ecd8:	stmiapl	r3!, {r1, r2, r4, r5, r8, r9, fp, lr}^
    ecdc:	blcs	2cd50 <quoting_style_vals@@Base+0xc990>
    ece0:	bmi	d83198 <backup_type@@Base+0xd4eb88>
    ece4:	stmiapl	r2!, {r0, r2, r4, r5, r8, r9, fp, lr}
    ece8:	ldmdavc	r5, {r0, r1, r5, r6, r7, fp, ip, lr}
    ecec:	stccs	8, cr7, [r0, #-108]	; 0xffffff94
    ecf0:	blcs	43204 <backup_type@@Base+0xebf4>
    ecf4:	ldmdami	r2!, {r0, r2, r3, r6, r8, ip, lr, pc}
    ecf8:			; <UNDEFINED> instruction: 0xf7ff4478
    ecfc:	blmi	c8e968 <backup_type@@Base+0xc5a358>
    ed00:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    ed04:	blcs	1e6cd78 <backup_type@@Base+0x1e38768>
    ed08:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    ed0c:	andsle	r2, ip, r0, lsl #10
    ed10:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    ed14:			; <UNDEFINED> instruction: 0xff0cf7ff
    ed18:	ldmdavc	fp, {r0, r1, r4, r5, fp, sp, lr}
    ed1c:	andsle	r2, r4, r9, ror fp
    ed20:	stmiapl	r3!, {r1, r3, r5, r8, r9, fp, lr}^
    ed24:	blcs	68d98 <backup_type@@Base+0x34788>
    ed28:	stmdami	r9!, {r1, r5, ip, lr, pc}
    ed2c:	ands	r4, sp, r8, ror r4
    ed30:	stmiapl	r3!, {r1, r2, r5, r8, r9, fp, lr}^
    ed34:	bcs	68da4 <backup_type@@Base+0x34794>
    ed38:	and	sp, r1, r7, asr #3
    ed3c:	stmiapl	r3!, {r0, r1, r5, r8, r9, fp, lr}^
    ed40:	blcs	68db4 <backup_type@@Base+0x347a4>
    ed44:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    ed48:	bmi	8c31c4 <backup_type@@Base+0x88ebb4>
    ed4c:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    ed50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ed54:	subsmi	r9, sl, r1, lsl #22
    ed58:	strtmi	sp, [r8], -r1, lsr #2
    ed5c:	pop	{r1, ip, sp, pc}
    ed60:	andlt	r4, r4, r0, ror r0
    ed64:	ldmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    ed68:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    ed6c:	ldc2	7, cr15, [r2], {255}	; 0xff
    ed70:	andcs	r4, r1, #26624	; 0x6800
    ed74:	andsvc	r5, sl, r3, ror #17
    ed78:	stmdblt	fp!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    ed7c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    ed80:	stc2	7, cr15, [r8], {255}	; 0xff
    ed84:	ldmdami	r7, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ed88:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    ed8c:	stc2	7, cr15, [r2], {255}	; 0xff
    ed90:	ldmdami	r5, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ed94:			; <UNDEFINED> instruction: 0xe7b04478
    ed98:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    ed9c:			; <UNDEFINED> instruction: 0xf7f3e7f0
    eda0:	svclt	0x0000ef0a
    eda4:	andeq	r3, r2, r6, lsr #32
    eda8:	andeq	r0, r0, r0, asr r2
    edac:	andeq	r3, r2, r2, lsl r0
    edb0:	andeq	r0, r0, r0, lsr #6
    edb4:	muleq	r0, r8, r2
    edb8:	andeq	r0, r0, r8, asr #5
    edbc:	andeq	r0, r0, r4, lsl r2
    edc0:	andeq	pc, r0, r4, asr #22
    edc4:	ldrdeq	r0, [r0], -ip
    edc8:	andeq	pc, r0, sl, ror #22
    edcc:	andeq	r0, r0, r0, lsr r2
    edd0:	andeq	sp, r0, r8, ror sp
    edd4:	andeq	r2, r2, sl, ror pc
    edd8:	andeq	pc, r0, r6, ror #21
    eddc:	andeq	r0, r0, r0, ror r2
    ede0:	muleq	r0, sl, sl
    ede4:	ldrdeq	pc, [r0], -sl
    ede8:	muleq	r0, r4, sl
    edec:	andeq	pc, r0, lr, ror #20
    edf0:	bmi	ba12ac <backup_type@@Base+0xb6cc9c>
    edf4:	blmi	b9ffe0 <backup_type@@Base+0xb6b9d0>
    edf8:	mvnsmi	lr, #737280	; 0xb4000
    edfc:	stmpl	sl, {r0, r3, r6, r7, ip, sp, pc}
    ee00:			; <UNDEFINED> instruction: 0x4604447b
    ee04:	ldmdavs	r2, {r0, r2, r5, fp, sp, pc}
    ee08:			; <UNDEFINED> instruction: 0xf04f9247
    ee0c:	bmi	a4f614 <backup_type@@Base+0xa1b004>
    ee10:			; <UNDEFINED> instruction: 0x9324589b
    ee14:	ldmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee18:	subls	r2, r5, #0, 4
    ee1c:	teqle	r9, r0, lsl #24
    ee20:	andscs	r4, r1, r1, lsr #12
    ee24:	mcr	7, 5, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    ee28:	svcmi	0x00244823
    ee2c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    ee30:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    ee34:	ldrbtmi	r4, [pc], #-1144	; ee3c <__assert_fail@plt+0xbdd4>
    ee38:	ldrbtmi	r3, [r9], #8
    ee3c:	strbeq	pc, [r4, #-263]!	; 0xfffffef9	; <UNPREDICTABLE>
    ee40:	ldmda	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee44:			; <UNDEFINED> instruction: 0xf1093778
    ee48:	strcs	r0, [r1], -r8, lsl #18
    ee4c:			; <UNDEFINED> instruction: 0xf855e001
    ee50:	strbmi	r6, [r2], -r4, lsl #22
    ee54:	ldrtmi	r2, [r0], -r0, lsl #2
    ee58:	svc	0x000cf7f3
    ee5c:	stmdblt	r0!, {r2, r9, sl, lr}^
    ee60:	ldrdcc	pc, [r0], -r8
    ee64:	andle	r2, r8, r1, lsl #22
    ee68:			; <UNDEFINED> instruction: 0x46484631
    ee6c:	svc	0x005af7f3
    ee70:	strtmi	sl, [r2], -r4, lsr #18
    ee74:			; <UNDEFINED> instruction: 0xf7f34630
    ee78:	adcsmi	lr, sp, #4064	; 0xfe0
    ee7c:	bmi	483620 <backup_type@@Base+0x44f010>
    ee80:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    ee84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ee88:	subsmi	r9, sl, r7, asr #22
    ee8c:	sublt	sp, r9, r9, lsl #2
    ee90:	mvnshi	lr, #12386304	; 0xbd0000
    ee94:	andcs	r4, r2, ip, lsl #18
    ee98:	orrcc	r4, r8, r9, ror r4
    ee9c:	mcr	7, 1, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    eea0:			; <UNDEFINED> instruction: 0xf7f3e7ed
    eea4:	svclt	0x0000ee88
    eea8:	ldrdeq	r2, [r2], -r4
    eeac:	andeq	r0, r0, r0, asr r2
    eeb0:	andeq	r2, r2, r8, asr #29
    eeb4:	andeq	r0, r0, r8, asr r2
    eeb8:	strdeq	r5, [r2], -r0
    eebc:	ldrdeq	pc, [r0], -lr
    eec0:	andeq	r5, r2, sl, ror #7
    eec4:	andeq	r2, r2, r6, asr #28
    eec8:	andeq	r5, r2, ip, lsl #7
    eecc:	andcs	r4, r0, r3, lsl #18
    eed0:			; <UNDEFINED> instruction: 0xf1014479
    eed4:	smlabbcc	r8, r8, r2, r0
    eed8:	mcrlt	7, 0, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    eedc:	andeq	r5, r2, r4, asr r3
    eee0:	tstcs	r0, r0, lsl sl
    eee4:			; <UNDEFINED> instruction: 0x46054b10
    eee8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    eeec:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
    eef0:	ldmdavs	fp, {r0, sl, fp, sp, pc}
    eef4:			; <UNDEFINED> instruction: 0xf04f9321
    eef8:			; <UNDEFINED> instruction: 0xf7f30300
    eefc:	strtmi	lr, [r0], -r4, asr #28
    ef00:	svc	0x00fef7f3
    ef04:	strtmi	r4, [r0], -r9, lsr #12
    ef08:	svc	0x000cf7f3
    ef0c:	andcs	r4, r0, #34603008	; 0x2100000
    ef10:			; <UNDEFINED> instruction: 0xf7f32001
    ef14:			; <UNDEFINED> instruction: 0x4628edf2
    ef18:	ldc	7, cr15, [sl, #972]	; 0x3cc
    ef1c:			; <UNDEFINED> instruction: 0xf7f32002
    ef20:	svclt	0x0000ef58
    ef24:	andeq	r2, r2, r0, ror #27
    ef28:	andeq	r0, r0, r0, asr r2
    ef2c:			; <UNDEFINED> instruction: 0x4604b538
    ef30:	blmi	322364 <backup_type@@Base+0x2edd54>
    ef34:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ef38:			; <UNDEFINED> instruction: 0x071b681b
    ef3c:	blmi	2c3f68 <backup_type@@Base+0x28f958>
    ef40:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ef44:	stcl	7, cr15, [sl, #972]	; 0x3cc
    ef48:	pop	{r5, r9, sl, lr}
    ef4c:			; <UNDEFINED> instruction: 0xf7f34038
    ef50:			; <UNDEFINED> instruction: 0x4601befb
    ef54:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    ef58:	blx	74cf5e <backup_type@@Base+0x71894e>
    ef5c:	svclt	0x0000e7ef
    ef60:	muleq	r2, r4, sp
    ef64:	andeq	r0, r0, ip, ror #4
    ef68:	andeq	r0, r0, r4, ror #5
    ef6c:	andeq	pc, r0, sl, lsr r9	; <UNPREDICTABLE>
    ef70:	mvnsmi	lr, #737280	; 0xb4000
    ef74:	ldcmi	6, cr4, [r3], #-60	; 0xffffffc4
    ef78:	ldcmi	6, cr4, [r3, #-88]!	; 0xffffffa8
    ef7c:	ldrbtmi	r4, [ip], #-1689	; 0xfffff967
    ef80:	stmdbpl	r5!, {r7, r9, sl, lr}^
    ef84:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    ef88:	blmi	c45c14 <backup_type@@Base+0xc11604>
    ef8c:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ef90:	blmi	bfd5e4 <backup_type@@Base+0xbc8fd4>
    ef94:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ef98:	eorsle	r2, r0, r2, lsl #22
    ef9c:			; <UNDEFINED> instruction: 0xf7ff9808
    efa0:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    efa4:	stmdbls	r9, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
    efa8:			; <UNDEFINED> instruction: 0xf7fe4640
    efac:	stmdacs	r0, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    efb0:	andcs	sp, r1, r0, asr #2
    efb4:	mvnshi	lr, #12386304	; 0xbd0000
    efb8:	mvnsle	r2, r0, lsl #28
    efbc:			; <UNDEFINED> instruction: 0xf00a4640
    efc0:	bls	24dbf4 <backup_type@@Base+0x2195e4>
    efc4:	stmdami	r3!, {r0, r9, sl, lr}
    efc8:			; <UNDEFINED> instruction: 0xf7ff4478
    efcc:			; <UNDEFINED> instruction: 0xf00af839
    efd0:	strmi	pc, [r1], -r3, lsl #22
    efd4:	svceq	0x0000f1b9
    efd8:	blmi	803418 <backup_type@@Base+0x7cee08>
    efdc:	ldmdami	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    efe0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    efe4:	stc2	7, cr15, [r4, #1020]!	; 0x3fc
    efe8:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    efec:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
    eff0:	bicle	r2, sl, lr, ror #22
    eff4:	ldrb	r2, [sp, r0]
    eff8:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    effc:	strbmi	lr, [r0], -pc, ror #15
    f000:	blx	ffacb030 <backup_type@@Base+0xffa96a20>
    f004:			; <UNDEFINED> instruction: 0xf1b94601
    f008:	tstle	r7, r0, lsl #30
    f00c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    f010:			; <UNDEFINED> instruction: 0x463a4816
    f014:			; <UNDEFINED> instruction: 0xf7ff4478
    f018:			; <UNDEFINED> instruction: 0xe7bffabd
    f01c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    f020:			; <UNDEFINED> instruction: 0x4640e7f6
    f024:	blx	ff64b054 <backup_type@@Base+0xff616a44>
    f028:			; <UNDEFINED> instruction: 0x4601463a
    f02c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    f030:			; <UNDEFINED> instruction: 0xf806f7ff
    f034:			; <UNDEFINED> instruction: 0xf00a4640
    f038:	strmi	pc, [r1], -pc, asr #21
    f03c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    f040:			; <UNDEFINED> instruction: 0xf8caf7ff
    f044:	andeq	r2, r2, sl, asr #26
    f048:	andeq	r0, r0, r4, lsr #5
    f04c:	andeq	r0, r0, ip, ror r2
    f050:	andeq	r0, r0, r0, lsr r2
    f054:	strdeq	pc, [r0], -r8
    f058:			; <UNDEFINED> instruction: 0x0000f8bc
    f05c:	andeq	pc, r0, r2, asr #17
    f060:	ldrdeq	r0, [r0], -ip
    f064:	andeq	pc, r0, lr, asr #30
    f068:	andeq	pc, r0, sl, lsl #17
    f06c:	andeq	pc, r0, r4, lsl #18
    f070:	andeq	pc, r0, sl, lsr #30
    f074:	andeq	pc, r0, sl, lsl #18
    f078:	andeq	lr, r0, lr, lsl #18
    f07c:	ldrbmi	lr, [r0, sp, lsr #18]!
    f080:			; <UNDEFINED> instruction: 0xff72f00a
    f084:	ldrbtmi	r4, [lr], #-3623	; 0xfffff1d9
    f088:			; <UNDEFINED> instruction: 0xf7f34605
    f08c:			; <UNDEFINED> instruction: 0xb1a8eeae
    f090:			; <UNDEFINED> instruction: 0xf8df182b
    f094:	b	1bf32ec <backup_type@@Base+0x1bbecdc>
    f098:	bl	6918b4 <backup_type@@Base+0x65d2a4>
    f09c:	ldrbtmi	r0, [r9], #3843	; 0xf03
    f0a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f0a4:	streq	pc, [pc, -pc, asr #32]!
    f0a8:			; <UNDEFINED> instruction: 0xf813d008
    f0ac:	cdpne	12, 5, cr2, cr12, cr1, {0}
    f0b0:	andle	r2, r8, pc, lsr #20
    f0b4:	bl	6a0948 <backup_type@@Base+0x66c338>
    f0b8:	mvnsle	r0, r3, lsl #30
    f0bc:	pop	{r3, r5, r9, sl, lr}
    f0c0:			; <UNDEFINED> instruction: 0xf7f347f0
    f0c4:			; <UNDEFINED> instruction: 0xf814bd25
    f0c8:	bcs	bda0d4 <backup_type@@Base+0xba5ac4>
    f0cc:	bcs	bc349c <backup_type@@Base+0xb8ee8c>
    f0d0:	blne	18c34f8 <backup_type@@Base+0x188eee8>
    f0d4:	rscsle	r2, r1, r1, lsl #20
    f0d8:	stcne	8, cr15, [r2], {20}
    f0dc:	andsle	r2, r5, pc, lsr #18
    f0e0:	andle	r2, sp, lr, lsr #18
    f0e4:			; <UNDEFINED> instruction: 0xf8844628
    f0e8:			; <UNDEFINED> instruction: 0xf7fe8000
    f0ec:	stmdblt	r0!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    f0f0:	ldmpl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    f0f4:	blcs	a9168 <backup_type@@Base+0x74b58>
    f0f8:	eorvc	sp, r7, fp
    f0fc:	ldrb	r4, [sl, r3, lsr #12]
    f100:	andle	r2, r3, r2, lsl #20
    f104:	stccs	8, cr15, [r3], {20}
    f108:	mvnle	r2, pc, lsr #20
    f10c:			; <UNDEFINED> instruction: 0x46231e9c
    f110:			; <UNDEFINED> instruction: 0x4628e7d1
    f114:	blx	184b144 <backup_type@@Base+0x1816b34>
    f118:	strbmi	r4, [r8], -r1, lsl #12
    f11c:	blx	ecd120 <backup_type@@Base+0xe98b10>
    f120:	strb	r7, [fp, r7, lsr #32]!
    f124:	andeq	r2, r2, r2, asr #24
    f128:			; <UNDEFINED> instruction: 0x0000f8b6
    f12c:	andeq	r0, r0, r0, lsr r2
    f130:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    f134:	addvc	pc, r4, r0, lsl #10
    f138:	bllt	fe6cb14c <backup_type@@Base+0xfe696b3c>
    f13c:	strdeq	r5, [r2], -r2
    f140:	svcmi	0x00f0e92d
    f144:	strmi	fp, [r4], -r9, lsl #1
    f148:	stmib	sp, {r3, r7, r9, sl, lr}^
    f14c:	bmi	fe75b95c <backup_type@@Base+0xfe72734c>
    f150:	ldrbtmi	r4, [sl], #-2973	; 0xfffff463
    f154:	rsbslt	pc, r4, #14614528	; 0xdf0000
    f158:			; <UNDEFINED> instruction: 0xf04f58d3
    f15c:	ldrbtmi	r3, [fp], #767	; 0x2ff
    f160:	movwls	r6, #30747	; 0x781b
    f164:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f168:	stmib	sp, {r8, r9, sp}^
    f16c:			; <UNDEFINED> instruction: 0xf7f32305
    f170:			; <UNDEFINED> instruction: 0xf8ddee24
    f174:	strmi	sl, [r7], -r8, asr #32
    f178:	ldmdavs	r9!, {r5, r9, sl, lr}
    f17c:	strmi	r7, [r6], -r4, lsl #16
    f180:			; <UNDEFINED> instruction: 0xf8313001
    f184:	ldreq	r2, [r5], #20
    f188:	bmi	fe484570 <backup_type@@Base+0xfe44ff60>
    f18c:	andpl	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    f190:	ldreq	r6, [r0], -sl, lsr #16
    f194:	addshi	pc, sp, r0, lsl #2
    f198:			; <UNDEFINED> instruction: 0xf0002c22
    f19c:	strls	r8, [r4], -r4, lsr #1
    f1a0:			; <UNDEFINED> instruction: 0xf0002c00
    f1a4:			; <UNDEFINED> instruction: 0xf1ba8108
    f1a8:			; <UNDEFINED> instruction: 0xf8d70f00
    f1ac:	ldrtmi	r9, [r7], -r0
    f1b0:	tstcs	r9, r4, lsl pc
    f1b4:	and	r2, r3, sl, lsl #2
    f1b8:	smlsdxcc	r1, ip, r8, r7
    f1bc:			; <UNDEFINED> instruction: 0xb1b49704
    f1c0:	andseq	pc, r4, r9, lsr r8	; <UNPREDICTABLE>
    f1c4:	ldrble	r0, [r7, #1154]!	; 0x482
    f1c8:	stmdacs	r9, {r3, r4, r5, fp, ip, sp, lr}
    f1cc:	ldrtmi	sp, [r8], -pc
    f1d0:	stccs	0, cr14, [r9, #-4]
    f1d4:			; <UNDEFINED> instruction: 0xf810d00b
    f1d8:			; <UNDEFINED> instruction: 0xf8395f01
    f1dc:	strteq	r4, [r3], #21
    f1e0:	strdls	sp, [r1, -r7]
    f1e4:	mcr	7, 0, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    f1e8:	stmdacs	r0, {r0, r8, fp, ip, pc}
    f1ec:	blne	fee83984 <backup_type@@Base+0xfee4f374>
    f1f0:			; <UNDEFINED> instruction: 0xf00b4630
    f1f4:	strmi	pc, [r4], -fp, lsl #18
    f1f8:			; <UNDEFINED> instruction: 0x46204976
    f1fc:			; <UNDEFINED> instruction: 0xf7f34479
    f200:	strmi	lr, [r5], -r2, asr #24
    f204:			; <UNDEFINED> instruction: 0xf0002800
    f208:	strbmi	r8, [r1], -r1, lsl #1
    f20c:			; <UNDEFINED> instruction: 0xf7fe4620
    f210:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    f214:	sbchi	pc, r4, r0
    f218:	vstrls	d9, [r4, #-8]
    f21c:			; <UNDEFINED> instruction: 0xf0002b00
    f220:	strtmi	r8, [r8], -r6, lsr #1
    f224:	stcl	7, cr15, [r0, #972]!	; 0x3cc
    f228:	adcmi	r4, r8, #40, 8	; 0x28000000
    f22c:			; <UNDEFINED> instruction: 0xf810d008
    f230:	blcs	29e23c <backup_type@@Base+0x269c2c>
    f234:	adchi	pc, r7, r0
    f238:	svclt	0x00082b0d
    f23c:	rscscc	pc, pc, r0, lsl #2
    f240:	strtmi	r1, [r8], -r1, asr #22
    f244:			; <UNDEFINED> instruction: 0xf8e2f00b
    f248:	stmdavc	fp!, {r2, r8, sl, fp, ip, pc}
    f24c:	strmi	r2, [r7], -sl, lsl #22
    f250:	adchi	pc, r0, r0
    f254:	svceq	0x0000f1ba
    f258:	adchi	pc, r6, r0
    f25c:	blmi	17e1bdc <backup_type@@Base+0x17ad5cc>
    f260:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    f264:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f268:	ldmdavc	fp, {r1, r4, fp, ip, sp, lr}
    f26c:	cmnle	r0, r3, lsl r3
    f270:			; <UNDEFINED> instruction: 0xae054a5b
    f274:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    f278:			; <UNDEFINED> instruction: 0xf5024630
    f27c:			; <UNDEFINED> instruction: 0xf0087284
    f280:	stmdacs	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    f284:	blls	183404 <backup_type@@Base+0x14edf4>
    f288:	rsbseq	pc, r0, #-1610612732	; 0xa0000004
    f28c:	rscsvc	pc, lr, #217055232	; 0xcf00000
    f290:	addsmi	r9, r3, #98304	; 0x18000
    f294:	svclt	0x0014db56
    f298:	andcs	r2, r0, #268435456	; 0x10000000
    f29c:	svclt	0x00c82900
    f2a0:	andeq	pc, r1, #66	; 0x42
    f2a4:	suble	r2, sp, r0, lsl #20
    f2a8:	addspl	pc, pc, #73400320	; 0x4600000
    f2ac:	andeq	pc, r1, #192, 4
    f2b0:	sfmle	f4, 4, [sl, #-588]	; 0xfffffdb4
    f2b4:	adcpl	pc, r0, #73400320	; 0x4600000
    f2b8:	andeq	pc, r1, #192, 4
    f2bc:	blx	fecd5d30 <backup_type@@Base+0xfeca1720>
    f2c0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    f2c4:	bicsvc	lr, r1, #77824	; 0x13000
    f2c8:	movwcs	sp, #60	; 0x3c
    f2cc:	movwcc	lr, #22989	; 0x59cd
    f2d0:	stmdami	r4, {r3, r4, r5, sp, lr, pc}^
    f2d4:	ldrtmi	r4, [r1], -r2, asr #12
    f2d8:			; <UNDEFINED> instruction: 0xf7ff4478
    f2dc:	ldmdavc	r4!, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    f2e0:			; <UNDEFINED> instruction: 0xf47f2c22
    f2e4:	stmdbge	r4, {r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    f2e8:			; <UNDEFINED> instruction: 0xf7fe4630
    f2ec:	strmi	pc, [r4], -pc, lsl #21
    f2f0:	orrle	r2, r1, r0, lsl #16
    f2f4:	ldreq	r6, [r9], -fp, lsr #16
    f2f8:			; <UNDEFINED> instruction: 0x4630d510
    f2fc:			; <UNDEFINED> instruction: 0xf96cf00a
    f300:	ldmdami	r9!, {r0, r9, sl, lr}
    f304:			; <UNDEFINED> instruction: 0xf7ff4478
    f308:	and	pc, r7, r5, asr #18
    f30c:			; <UNDEFINED> instruction: 0xf7f34620
    f310:			; <UNDEFINED> instruction: 0xf1baec02
    f314:	andle	r0, r1, r0, lsl #30
    f318:	strpl	lr, [r0, #-2506]	; 0xfffff636
    f31c:	blmi	aa1bf0 <backup_type@@Base+0xa6d5e0>
    f320:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f324:	blls	1e9394 <backup_type@@Base+0x1b4d84>
    f328:	qdaddle	r4, sl, r8
    f32c:	pop	{r0, r3, ip, sp, pc}
    f330:	bmi	bf32f8 <backup_type@@Base+0xbbece8>
    f334:	strtmi	sl, [r9], -r5, lsl #28
    f338:			; <UNDEFINED> instruction: 0x4630447a
    f33c:	addvc	pc, r4, #8388608	; 0x800000
    f340:	cdp2	0, 4, cr15, cr2, cr8, {0}
    f344:	stmdavs	r8!, {r0, r1, r8, sl, fp, ip, pc}
    f348:	bl	ff94d31c <backup_type@@Base+0xff918d0c>
    f34c:	eorvs	r9, ip, r2, lsl #22
    f350:	stflsd	f3, [r2], {67}	; 0x43
    f354:			; <UNDEFINED> instruction: 0xf7f36820
    f358:	ldrdvs	lr, [r7], -lr	; <UNPREDICTABLE>
    f35c:	svceq	0x0000f1ba
    f360:	mcrge	0, 0, sp, cr5, cr12, {6}
    f364:	muleq	r3, r6, r8
    f368:	andeq	lr, r3, sl, lsl #17
    f36c:	stmdavc	fp!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f370:	svclt	0x00182b0a
    f374:			; <UNDEFINED> instruction: 0xf47f9f02
    f378:	stcls	15, cr10, [r3, #-436]	; 0xfffffe4c
    f37c:			; <UNDEFINED> instruction: 0xf7f36828
    f380:	eorvs	lr, ip, sl, asr #23
    f384:	cdpne	7, 4, cr14, cr2, cr10, {7}
    f388:	andsle	r4, r6, sl, lsr #5
    f38c:	stccc	8, cr15, [r2], {16}
    f390:	smmla	r1, r0, r6, r4
    f394:	stmdavs	r8!, {r0, r1, r8, sl, fp, ip, pc}
    f398:	bl	fef4d36c <backup_type@@Base+0xfef18d5c>
    f39c:	ldrb	r6, [r8, ip, lsr #32]
    f3a0:			; <UNDEFINED> instruction: 0xf7f34620
    f3a4:			; <UNDEFINED> instruction: 0xe7b9ebb8
    f3a8:			; <UNDEFINED> instruction: 0xf7f34620
    f3ac:			; <UNDEFINED> instruction: 0x4638ebb4
    f3b0:	bl	fec4d384 <backup_type@@Base+0xfec18d74>
    f3b4:			; <UNDEFINED> instruction: 0x4621e7b2
    f3b8:			; <UNDEFINED> instruction: 0x4628e71a
    f3bc:			; <UNDEFINED> instruction: 0xf7f3e740
    f3c0:	svclt	0x0000ebfa
    f3c4:	andeq	r2, r2, r6, ror fp
    f3c8:	andeq	r0, r0, r0, asr r2
    f3cc:	andeq	r2, r2, sl, ror #22
    f3d0:	andeq	r0, r0, ip, ror #4
    f3d4:	andeq	ip, r0, r4, lsr #29
    f3d8:	andeq	r0, r0, ip, lsr #5
    f3dc:	andeq	r0, r0, r8, lsr #5
    f3e0:	andeq	r4, r2, lr, lsr #31
    f3e4:	muleq	r0, r8, r6
    f3e8:	andeq	pc, r0, r0, lsl #13
    f3ec:	andeq	r2, r2, r8, lsr #19
    f3f0:	andeq	r4, r2, ip, ror #29
    f3f4:			; <UNDEFINED> instruction: 0x4604b5f8
    f3f8:	ldrmi	r4, [r5], -lr, lsl #12
    f3fc:	ldcl	7, cr15, [ip], {243}	; 0xf3
    f400:	stmdavs	r1, {r0, r1, r5, r9, sl, lr}
    f404:			; <UNDEFINED> instruction: 0x4618781c
    f408:			; <UNDEFINED> instruction: 0xf8313301
    f40c:	ldreq	r2, [r2], #20
    f410:	cfstrscs	mvf13, [r2], #-992	; 0xfffffc20
    f414:	movtlt	sp, #16406	; 0x4016
    f418:			; <UNDEFINED> instruction: 0xf8144604
    f41c:	tstlt	fp, r1, lsl #30
    f420:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    f424:	ldrble	r0, [r8, #1179]!	; 0x49b
    f428:			; <UNDEFINED> instruction: 0xf00a1a21
    f42c:	strmi	pc, [r7], -pc, ror #31
    f430:	eorvs	fp, ip, r5, lsl #2
    f434:			; <UNDEFINED> instruction: 0x46384631
    f438:	blx	64d43a <backup_type@@Base+0x618e2a>
    f43c:	cmnlt	r0, r3, lsl #12
    f440:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    f444:			; <UNDEFINED> instruction: 0xf7fe4629
    f448:	strmi	pc, [r7], -r1, ror #19
    f44c:	rscsle	r2, r7, r0, lsl #16
    f450:			; <UNDEFINED> instruction: 0x46384631
    f454:	blx	2cd456 <backup_type@@Base+0x298e46>
    f458:	stmdacs	r0, {r0, r1, r9, sl, lr}
    f45c:			; <UNDEFINED> instruction: 0x4638d1f0
    f460:			; <UNDEFINED> instruction: 0xf7f3461f
    f464:			; <UNDEFINED> instruction: 0x4638eb58
    f468:			; <UNDEFINED> instruction: 0x4621bdf8
    f46c:	ldrb	r4, [ip, r4, lsl #12]
    f470:			; <UNDEFINED> instruction: 0xf7f3b508
    f474:	stmdblt	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    f478:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    f47c:			; <UNDEFINED> instruction: 0xf7fe4478
    f480:	svclt	0x0000feab
    f484:	andeq	pc, r0, r8, lsr #10
    f488:	mvnsmi	lr, sp, lsr #18
    f48c:	ldmdami	ip!, {r0, r2, r9, sl, lr}
    f490:	strmi	fp, [lr], -r8, lsl #1
    f494:	ldrbtmi	r4, [r8], #-2363	; 0xfffff6c5
    f498:	stmdapl	r1, {r1, r2, r3, r8, r9, sl, fp, ip, pc}^
    f49c:	tstls	r7, r9, lsl #16
    f4a0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    f4a4:	strcc	lr, [r5, -sp, asr #19]
    f4a8:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    f4ac:	ldrmi	fp, [r4], -r2, lsr #2
    f4b0:	ldmpl	fp, {r1, r2, r4, r5, r9, fp, lr}
    f4b4:	movtlt	r7, #14363	; 0x381b
    f4b8:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    f4bc:	stc	7, cr15, [r0], #-972	; 0xfffffc34
    f4c0:	stmdacs	r0, {r2, r9, sl, lr}
    f4c4:			; <UNDEFINED> instruction: 0xf7f3d047
    f4c8:	mulcc	sl, r0, ip
    f4cc:	stc2	0, cr15, [r0], {10}
    f4d0:	strls	r4, [r0], #-2864	; 0xfffff4d0
    f4d4:	rscscc	pc, pc, #79	; 0x4f
    f4d8:	tstcs	r1, fp, ror r4
    f4dc:	strmi	r9, [r4], -r1, lsl #12
    f4e0:	stc	7, cr15, [lr], #972	; 0x3cc
    f4e4:	bge	16219c <backup_type@@Base+0x12db8c>
    f4e8:	strtmi	r2, [r0], -r0, lsl #2
    f4ec:			; <UNDEFINED> instruction: 0xf00a447b
    f4f0:	bmi	ace21c <backup_type@@Base+0xa99c0c>
    f4f4:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    f4f8:	ldmpl	r3, {r2, r3, r5, sp, lr}^
    f4fc:	blls	1e956c <backup_type@@Base+0x1b4f5c>
    f500:	teqle	sl, sl, asr r0
    f504:	pop	{r3, ip, sp, pc}
    f508:			; <UNDEFINED> instruction: 0x462081f0
    f50c:			; <UNDEFINED> instruction: 0xf916f003
    f510:	strtmi	r4, [r0], -r0, lsl #13
    f514:			; <UNDEFINED> instruction: 0xf91af003
    f518:	strbmi	r4, [r0], -r7, lsl #12
    f51c:	stcl	7, cr15, [r4], #-972	; 0xfffffc34
    f520:	ldrtmi	r4, [r8], -r4, lsl #12
    f524:	stcl	7, cr15, [r0], #-972	; 0xfffffc34
    f528:	andcc	r4, sl, r0, lsr #8
    f52c:	mrrc2	0, 0, pc, r0, cr10	; <UNPREDICTABLE>
    f530:			; <UNDEFINED> instruction: 0xf04f4b1b
    f534:	strdcs	r3, [r1, -pc]
    f538:	smlsdxls	r1, fp, r4, r4
    f53c:	andhi	pc, r0, sp, asr #17
    f540:	strmi	r9, [r4], -r2, lsl #12
    f544:	ldcl	7, cr15, [ip], #-972	; 0xfffffc34
    f548:			; <UNDEFINED> instruction: 0xf7f34640
    f54c:	ldrtmi	lr, [r8], -r4, ror #21
    f550:	b	ff84d524 <backup_type@@Base+0xff818f14>
    f554:	ldmdami	r3, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    f558:			; <UNDEFINED> instruction: 0xf7f34478
    f55c:			; <UNDEFINED> instruction: 0x4604ebd2
    f560:	lslsle	r2, r0, #16
    f564:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    f568:	bl	ff2cd53c <backup_type@@Base+0xff298f2c>
    f56c:	stmdacs	r0, {r2, r9, sl, lr}
    f570:	stfmid	f5, [lr], {169}	; 0xa9
    f574:	ldrbtmi	r2, [ip], #-14
    f578:			; <UNDEFINED> instruction: 0xf7f3e7a8
    f57c:	svclt	0x0000eb1c
    f580:	andeq	r2, r2, r2, lsr r8
    f584:	andeq	r0, r0, r0, asr r2
    f588:	andeq	r2, r2, lr, lsl r8
    f58c:	andeq	r0, r0, ip, ror r2
    f590:	andeq	pc, r0, sl, lsl #10
    f594:	andeq	pc, r0, r0, lsl #10
    f598:			; <UNDEFINED> instruction: 0xffffe299
    f59c:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    f5a0:	andeq	pc, r0, ip, ror r4	; <UNPREDICTABLE>
    f5a4:	andeq	pc, r0, r4, ror r4	; <UNPREDICTABLE>
    f5a8:	andeq	pc, r0, sl, ror #8
    f5ac:	andeq	pc, r0, r6, lsr r4	; <UNPREDICTABLE>
    f5b0:	blmi	23c9d8 <backup_type@@Base+0x2083c8>
    f5b4:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
    f5b8:	ldmdavc	r2, {r1, r3, r4, r7, fp, ip, lr}
    f5bc:	bmi	1fdaac <backup_type@@Base+0x1c949c>
    f5c0:			; <UNDEFINED> instruction: 0x4798589b
    f5c4:			; <UNDEFINED> instruction: 0xf7f3b110
    f5c8:	stmdavs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    f5cc:	bmi	13e9f4 <backup_type@@Base+0x10a3e4>
    f5d0:			; <UNDEFINED> instruction: 0xe7f6589b
    f5d4:	andeq	r2, r2, r2, lsl r7
    f5d8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f5dc:	muleq	r0, r4, r2
    f5e0:			; <UNDEFINED> instruction: 0x000002b0
    f5e4:	svcmi	0x00f0e92d
    f5e8:	bmi	febe1038 <backup_type@@Base+0xfebaca28>
    f5ec:			; <UNDEFINED> instruction: 0x4605461c
    f5f0:	blmi	feba0e58 <backup_type@@Base+0xfeb6c848>
    f5f4:	ldrbtmi	fp, [sl], #-185	; 0xffffff47
    f5f8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    f5fc:			; <UNDEFINED> instruction: 0xf89d468b
    f600:	ldmpl	r3, {r2, r3, r8, ip, pc}^
    f604:	svcmi	0x00aa4641
    f608:	teqls	r7, #1769472	; 0x1b0000
    f60c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f610:			; <UNDEFINED> instruction: 0xffcef7ff
    f614:			; <UNDEFINED> instruction: 0x4606447f
    f618:	svceq	0x0000f1b9
    f61c:	stmdacs	r0, {r3, ip, lr, pc}
    f620:	andeq	pc, r0, #79	; 0x4f
    f624:	svclt	0x000c4620
    f628:	ldrmi	r4, [r1], -r1, asr #12
    f62c:			; <UNDEFINED> instruction: 0xf8bef7ff
    f630:	suble	r2, r7, r0, lsl #28
    f634:	suble	r2, ip, r0, lsl #26
    f638:			; <UNDEFINED> instruction: 0xf4039b42
    f63c:			; <UNDEFINED> instruction: 0xf5b24270
    f640:			; <UNDEFINED> instruction: 0xf0004f20
    f644:	bmi	fe6ef880 <backup_type@@Base+0xfe6bb270>
    f648:	ldmdavs	fp, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
    f64c:	strbtle	r0, [sl], #-1882	; 0xfffff8a6
    f650:	strtmi	r4, [r8], -r1, lsr #12
    f654:	mrc2	7, 0, pc, cr2, cr13, {7}
    f658:	subsle	r2, r5, r0, lsl #16
    f65c:	bl	ffacd630 <backup_type@@Base+0xffa99020>
    f660:	strmi	r6, [r0], r3, lsl #16
    f664:	svclt	0x00182b02
    f668:			; <UNDEFINED> instruction: 0xf0002700
    f66c:	blcs	4af980 <backup_type@@Base+0x47b370>
    f670:	sbchi	pc, r8, r0, asr #32
    f674:	svceq	0x0000f1b9
    f678:	strtmi	sp, [r0], -r9, lsl #2
    f67c:	mcr2	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    f680:	rsble	r2, fp, r0, lsl #16
    f684:	ldrdcc	pc, [r0], -r8
    f688:			; <UNDEFINED> instruction: 0xf0402b02
    f68c:	blls	10afaa8 <backup_type@@Base+0x107b498>
    f690:	ldcge	6, cr4, [ip], {33}	; 0x21
    f694:	strls	r4, [r1, -r8, lsr #12]
    f698:	movwls	r4, #1570	; 0x622
    f69c:			; <UNDEFINED> instruction: 0xf7fe2300
    f6a0:	ldmdbge	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f6a4:	andcs	r4, r1, #32, 12	; 0x2000000
    f6a8:	stc2	7, cr15, [ip, #-1016]!	; 0xfffffc08
    f6ac:	blmi	1fe20bc <backup_type@@Base+0x1fadaac>
    f6b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f6b4:	blls	de9724 <backup_type@@Base+0xdb5114>
    f6b8:			; <UNDEFINED> instruction: 0xf040405a
    f6bc:	ldrsbtlt	r8, [r9], -r3
    f6c0:	svchi	0x00f0e8bd
    f6c4:	andcs	sl, r3, #425984	; 0x68000
    f6c8:			; <UNDEFINED> instruction: 0xf7fe4640
    f6cc:	stccs	13, cr15, [r0, #-108]	; 0xffffff94
    f6d0:			; <UNDEFINED> instruction: 0xf1b9d1b2
    f6d4:	mvnle	r0, r0, lsl #30
    f6d8:	ldmpl	fp!, {r1, r2, r4, r5, r6, r9, fp, lr}
    f6dc:	smmlaeq	fp, fp, r8, r6
    f6e0:	addshi	pc, pc, r0, lsl #2
    f6e4:			; <UNDEFINED> instruction: 0xf7fd4620
    f6e8:	stmdacs	r0, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    f6ec:			; <UNDEFINED> instruction: 0xf7f3d0de
    f6f0:	stmdavs	r3, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    f6f4:	sbcsle	r2, r9, r2, lsl #22
    f6f8:			; <UNDEFINED> instruction: 0xf0094620
    f6fc:	strmi	pc, [r1], -sp, ror #30
    f700:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    f704:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    f708:	msreq	SPSR_, sl, lsl #2
    f70c:	ldrbmi	r2, [r0], -r1, lsl #4
    f710:	ldc2l	7, cr15, [r8], #1016	; 0x3f8
    f714:	ldcle	14, cr2, [ip, #-0]
    f718:	svceq	0x0000f1bb
    f71c:	movwcs	sp, #198	; 0xc6
    f720:	andcc	pc, r0, fp, lsl #17
    f724:	strtmi	lr, [r9], -r2, asr #15
    f728:			; <UNDEFINED> instruction: 0xf0092000
    f72c:	strtmi	pc, [r1], -r3, asr #30
    f730:	andcs	r4, r1, r0, lsl #13
    f734:			; <UNDEFINED> instruction: 0xff3ef009
    f738:	strmi	r4, [r2], -r1, asr #12
    f73c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    f740:			; <UNDEFINED> instruction: 0xff28f7fe
    f744:	strtmi	r4, [r8], -r1, lsr #12
    f748:	ldc2	7, cr15, [r8, #1012]	; 0x3f4
    f74c:	orrle	r2, r5, r0, lsl #16
    f750:	ldrdle	lr, [fp, sl]!
    f754:	blcs	76378 <backup_type@@Base+0x41d68>
    f758:	ldrb	sp, [sp, r8, lsr #17]
    f75c:	ldr	r2, [r6, r1, lsl #14]
    f760:	addpl	pc, r0, pc, asr #8
    f764:	blx	d4b796 <backup_type@@Base+0xd17186>
    f768:	ldrmi	r2, [r1], -r0, lsl #4
    f76c:	strtmi	r4, [r8], -r6, lsl #12
    f770:	ldc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
    f774:	svclt	0x00a81e07
    f778:	ble	58b80 <backup_type@@Base+0x24570>
    f77c:	ldrmi	lr, [sp], #-118	; 0xffffff8a
    f780:	beq	18a3a0 <backup_type@@Base+0x155d90>
    f784:	addpl	pc, r0, #826277888	; 0x31400000
    f788:			; <UNDEFINED> instruction: 0x46514638
    f78c:	ldmib	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f790:	ldclle	14, cr1, [r4], #12
    f794:	ldrtmi	sp, [r8], -r8, ror #2
    f798:	mcrr	7, 15, pc, lr, cr3	; <UNPREDICTABLE>
    f79c:	cmnle	r3, r0, lsl #16
    f7a0:			; <UNDEFINED> instruction: 0xf88a4605
    f7a4:			; <UNDEFINED> instruction: 0xf1b90000
    f7a8:	suble	r0, r3, r0, lsl #30
    f7ac:	ldrtmi	r4, [r0], -r1, lsr #12
    f7b0:	mrc2	7, 1, pc, cr12, cr13, {7}
    f7b4:			; <UNDEFINED> instruction: 0xf7f3b178
    f7b8:	stmdavs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    f7bc:	svclt	0x000c2802
    f7c0:			; <UNDEFINED> instruction: 0xf0454628
    f7c4:	stmdacs	r0, {r0}
    f7c8:	strtmi	sp, [r1], -r8, asr #32
    f7cc:			; <UNDEFINED> instruction: 0xf7fd4630
    f7d0:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    f7d4:			; <UNDEFINED> instruction: 0x4630d159
    f7d8:	ldmib	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f7dc:	strtmi	r4, [r0], -r1, asr #12
    f7e0:	ldc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
    f7e4:	cmple	r9, r0, lsl #16
    f7e8:			; <UNDEFINED> instruction: 0x4640a91a
    f7ec:			; <UNDEFINED> instruction: 0xf7fe2201
    f7f0:	ldrb	pc, [fp, -r9, lsl #25]	; <UNPREDICTABLE>
    f7f4:	svclt	0x00182e02
    f7f8:	svccc	0x00fff1b6
    f7fc:	strcs	fp, [r1, -ip, lsl #30]
    f800:	andsle	r2, lr, r0, lsl #14
    f804:	andcs	r4, r0, r9, lsr #12
    f808:	cdp2	0, 13, cr15, cr4, cr9, {0}
    f80c:	strmi	r4, [r5], -r1, lsr #12
    f810:			; <UNDEFINED> instruction: 0xf0092001
    f814:	strtmi	pc, [r9], -pc, asr #29
    f818:	stmdami	sl!, {r1, r9, sl, lr}
    f81c:			; <UNDEFINED> instruction: 0xf7fe4478
    f820:			; <UNDEFINED> instruction: 0x4620fcdb
    f824:	cdp2	0, 13, cr15, cr8, cr9, {0}
    f828:	stmdami	r7!, {r0, r9, sl, lr}
    f82c:			; <UNDEFINED> instruction: 0xf7fe4478
    f830:			; <UNDEFINED> instruction: 0xe757feb1
    f834:			; <UNDEFINED> instruction: 0xf7fd4620
    f838:	blx	fec4ef6c <backup_type@@Base+0xfec1a95c>
    f83c:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    f840:			; <UNDEFINED> instruction: 0x4620e7b4
    f844:			; <UNDEFINED> instruction: 0xff50f7fd
    f848:	strtmi	r4, [r8], -r1, lsr #12
    f84c:	ldc2	7, cr15, [r6, #-1012]	; 0xfffffc0c
    f850:			; <UNDEFINED> instruction: 0xf43f2800
    f854:			; <UNDEFINED> instruction: 0xf8d8af59
    f858:	str	r3, [r8, -r0]
    f85c:			; <UNDEFINED> instruction: 0xf7fd4620
    f860:	ldr	pc, [r2, r3, asr #30]!
    f864:	stmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f868:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    f86c:			; <UNDEFINED> instruction: 0xf0094628
    f870:			; <UNDEFINED> instruction: 0x4601feb3
    f874:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    f878:	stc2	7, cr15, [lr], #1016	; 0x3f8
    f87c:			; <UNDEFINED> instruction: 0x46224914
    f880:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    f884:			; <UNDEFINED> instruction: 0xf7fe4478
    f888:	ldmdbmi	r3, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    f88c:	ldmdami	r3, {r1, r5, r9, sl, lr}
    f890:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f894:	stc2	7, cr15, [r0], #1016	; 0x3f8
    f898:			; <UNDEFINED> instruction: 0xf0094620
    f89c:			; <UNDEFINED> instruction: 0x4601fe9d
    f8a0:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    f8a4:	ldc2	7, cr15, [r8], {254}	; 0xfe
    f8a8:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    f8ac:	andeq	r0, r0, r0, asr r2
    f8b0:			; <UNDEFINED> instruction: 0x000226b4
    f8b4:	andeq	r0, r0, ip, ror #4
    f8b8:	andeq	r2, r2, r8, lsl r6
    f8bc:	andeq	pc, r0, r6, ror #5
    f8c0:	andeq	pc, r0, r6, ror r0	; <UNPREDICTABLE>
    f8c4:			; <UNDEFINED> instruction: 0x0000efb0
    f8c8:	ldrdeq	pc, [r0], -r4
    f8cc:	andeq	lr, r0, lr, asr lr
    f8d0:	andeq	ip, r0, lr, lsr r8
    f8d4:	andeq	ip, r0, r4, lsr #22
    f8d8:	andeq	ip, r0, r0, lsr r8
    f8dc:	andeq	lr, r0, r6, lsl #29
    f8e0:	andeq	pc, r0, r6, asr #2
    f8e4:	blcs	bed8f8 <backup_type@@Base+0xbb92e8>
    f8e8:	orrlt	sp, fp, pc, lsl r0
    f8ec:	andsle	r2, r1, lr, lsr #22
    f8f0:	and	r7, r1, r3, lsl #16
    f8f4:	svccc	0x0001f810
    f8f8:	svclt	0x00182b00
    f8fc:	mvnsle	r2, pc, lsr #22
    f900:	mvnsle	r2, pc, lsr #22
    f904:	svccc	0x0001f810
    f908:	rscsle	r2, fp, pc, lsr #22
    f90c:	mvnle	r2, r0, lsl #22
    f910:	ldrbmi	r2, [r0, -r1]!
    f914:	blcs	bada28 <backup_type@@Base+0xb79418>
    f918:	andcc	fp, r1, r8, lsl pc
    f91c:	stmvc	r3, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    f920:	blcs	1b930 <renameat2@@Base+0x2008>
    f924:	blcs	bff58c <backup_type@@Base+0xbcaf7c>
    f928:	andcs	sp, r0, r4, ror #3
    f92c:	svclt	0x00004770
    f930:			; <UNDEFINED> instruction: 0xb09fb5f0
    f934:	bge	a29ac <backup_type@@Base+0x6e39c>
    f938:	ldmdbge	ip, {r2, r3, r4, r8, r9, fp, lr}
    f93c:	andcs	r4, r3, ip, ror r4
    f940:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    f944:			; <UNDEFINED> instruction: 0xf04f931d
    f948:			; <UNDEFINED> instruction: 0x232f0300
    f94c:			; <UNDEFINED> instruction: 0xf8ad9201
    f950:			; <UNDEFINED> instruction: 0xf7f33070
    f954:	bls	8a674 <backup_type@@Base+0x56064>
    f958:	andcs	fp, r0, r0, asr r1
    f95c:	blmi	4e21b4 <backup_type@@Base+0x4adba4>
    f960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f964:	blls	7699d4 <backup_type@@Base+0x7353c4>
    f968:	tstle	sl, sl, asr r0
    f96c:	ldcllt	0, cr11, [r0, #124]!	; 0x7c
    f970:	andcs	r4, r3, r0, lsl r9
    f974:	strmi	lr, [r2, #-2525]	; 0xfffff623
    f978:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    f97c:			; <UNDEFINED> instruction: 0xf7f3671a
    f980:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    f984:	ldmib	sp, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    f988:	adcmi	r2, fp, #134217728	; 0x8000000
    f98c:	adcmi	fp, r2, #8, 30
    f990:	ldmib	sp, {r2, r5, r6, r7, r8, ip, lr, pc}^
    f994:	adcsmi	r2, fp, #1744830464	; 0x68000000
    f998:	adcsmi	fp, r2, #6, 30
    f99c:	andcs	r2, r0, r1
    f9a0:			; <UNDEFINED> instruction: 0xf7f3e7dc
    f9a4:	svclt	0x0000e908
    f9a8:	andeq	r2, r2, ip, lsl #7
    f9ac:	andeq	r0, r0, r0, asr r2
    f9b0:	andeq	r2, r2, r8, ror #6
    f9b4:	andeq	sp, r0, ip, lsl r9
    f9b8:	andcs	r4, r1, sl, lsl #20
    f9bc:	addlt	fp, r4, r0, lsl r5
    f9c0:	blmi	260bb0 <backup_type@@Base+0x22c5a0>
    f9c4:	strteq	pc, [r8], #-258	; 0xfffffefe
    f9c8:	mvnseq	pc, r2, lsl #2
    f9cc:	andmi	lr, r1, #3358720	; 0x334000
    f9d0:	tstls	r0, fp, ror r4
    f9d4:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    f9d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    f9dc:	b	14cd9b0 <backup_type@@Base+0x14993a0>
    f9e0:	ldclt	0, cr11, [r0, #-16]
    f9e4:	strdeq	pc, [r0], -r4
    f9e8:	strheq	pc, [r0], -ip	; <UNPREDICTABLE>
    f9ec:	strheq	pc, [r0], -ip	; <UNPREDICTABLE>
    f9f0:	andeq	pc, r0, r6, asr #1
    f9f4:	mvnsmi	lr, #737280	; 0xb4000
    f9f8:			; <UNDEFINED> instruction: 0x460c461f
    f9fc:	svcmi	0x00244639
    fa00:	cdpmi	0, 2, cr11, cr4, cr3, {4}
    fa04:	ldrbtmi	r4, [pc], #-1541	; fa0c <__assert_fail@plt+0xc9a4>
    fa08:	ldrmi	r4, [r0], -fp, ror #12
    fa0c:	ldmibpl	lr!, {r9, sp}
    fa10:			; <UNDEFINED> instruction: 0x96016836
    fa14:	streq	pc, [r0], -pc, asr #32
    fa18:			; <UNDEFINED> instruction: 0xff02f7f6
    fa1c:	ldrdhi	pc, [r0], -sp
    fa20:			; <UNDEFINED> instruction: 0x46464b1d
    fa24:			; <UNDEFINED> instruction: 0xf1b8447b
    fa28:	andsle	r0, r3, r0, lsl #30
    fa2c:			; <UNDEFINED> instruction: 0x46074a1b
    fa30:	strtmi	r4, [r8], -r1, lsr #12
    fa34:	ldmdavc	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    fa38:	mcr2	7, 0, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    fa3c:			; <UNDEFINED> instruction: 0xb1ae4681
    fa40:	strtmi	r4, [r8], -r1, lsr #12
    fa44:	mrc2	7, 0, pc, cr8, cr8, {7}
    fa48:	ldrtmi	r4, [sl], -r3, asr #12
    fa4c:			; <UNDEFINED> instruction: 0xf7f74649
    fa50:	strmi	pc, [r6], -r5, lsr #22
    fa54:	blmi	3e22a4 <backup_type@@Base+0x3adc94>
    fa58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fa5c:	blls	69acc <backup_type@@Base+0x354bc>
    fa60:	tstle	r2, sl, asr r0
    fa64:	andlt	r4, r3, r0, lsr r6
    fa68:	mvnshi	lr, #12386304	; 0xbd0000
    fa6c:	mvnsle	r4, r0, lsl #11
    fa70:	strtmi	r4, [r8], -r1, lsr #12
    fa74:	mcr2	7, 0, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    fa78:	strmi	r4, [r1], -r2, asr #12
    fa7c:			; <UNDEFINED> instruction: 0xf7f34638
    fa80:	blx	fec49cd8 <backup_type@@Base+0xfec156c8>
    fa84:	ldmdbeq	r6!, {r7, r9, sl, ip, sp, lr, pc}^
    fa88:			; <UNDEFINED> instruction: 0xf7f3e7e4
    fa8c:	svclt	0x0000e894
    fa90:	andeq	r2, r2, r2, asr #5
    fa94:	andeq	r0, r0, r0, asr r2
    fa98:	andeq	r2, r2, r4, lsr #5
    fa9c:	andeq	r0, r0, r8, ror r2
    faa0:	andeq	r2, r2, r0, ror r2
    faa4:	svcmi	0x00f0e92d
    faa8:	ldmib	sp, {r0, r5, r6, r7, ip, sp, pc}^
    faac:	ldmib	sp, {r1, r3, r5, r6, r8, sl, lr}^
    fab0:	movwls	r6, #46956	; 0xb76c
    fab4:	andls	r4, sl, #180, 4	; 0x4000000b
    fab8:	bl	1d73b00 <backup_type@@Base+0x1d3f4f0>
    fabc:	tstls	r1, r7, lsl #4
    fac0:	andsne	lr, r0, #3620864	; 0x374000
    fac4:	movwcs	fp, #8120	; 0x1fb8
    fac8:	strmi	lr, [sl, #-2525]	; 0xfffff623
    facc:	movwcs	fp, #4008	; 0xfa8
    fad0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    fad4:			; <UNDEFINED> instruction: 0x41aa42a1
    fad8:			; <UNDEFINED> instruction: 0x21b8f89d
    fadc:	movwcs	fp, #4008	; 0xfa8
    fae0:	blcs	343a8 <program_name@@Base+0x68>
    fae4:	orrshi	pc, r7, r0
    fae8:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    faec:			; <UNDEFINED> instruction: 0x676ae9dd
    faf0:	stmdbhi	ip!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    faf4:	ldmib	sp, {r0, r1, r2, r4, sp, lr, pc}^
    faf8:	strcc	r2, [r1], #-778	; 0xfffffcf6
    fafc:	streq	pc, [r0, #-325]	; 0xfffffebb
    fb00:			; <UNDEFINED> instruction: 0xf1473601
    fb04:	addsmi	r0, r4, #0, 14
    fb08:	movweq	lr, #15221	; 0x3b75
    fb0c:	movwcs	fp, #8116	; 0x1fb4
    fb10:	strbmi	r2, [r6, #-768]	; 0xfffffd00
    fb14:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    fb18:	andeq	lr, r9, #121856	; 0x1dc00
    fb1c:	movwcs	fp, #4008	; 0xfa8
    fb20:			; <UNDEFINED> instruction: 0xf0002b00
    fb24:	ldrtmi	r8, [r2], -fp, ror #5
    fb28:			; <UNDEFINED> instruction: 0x4620463b
    fb2c:			; <UNDEFINED> instruction: 0xf7ff4629
    fb30:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    fb34:	stmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    fb38:	stmib	sp, {r4, r8, sl, lr}^
    fb3c:	ldmib	sp, {r1, r3, r5, r6, r8, r9, sl, sp, lr}^
    fb40:	ldmib	sp, {r1, r3, r8, sl, lr}^
    fb44:	stmib	sp, {r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    fb48:	and	sl, r3, r8, lsl #22
    fb4c:	ldrbmi	r4, [r4], -lr, asr #12
    fb50:	ldrbmi	r4, [sp], -r7, asr #12
    fb54:	tstcs	r0, #3620864	; 0x374000
    fb58:	ldmib	sp, {r1, r5, r7, r9, lr}^
    fb5c:			; <UNDEFINED> instruction: 0x41ab126a
    fb60:	movwcs	fp, #8116	; 0x1fb4
    fb64:	adcsmi	r2, r1, #0, 6
    fb68:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    fb6c:	svclt	0x00a841ba
    fb70:	blcs	18778 <__assert_fail@plt+0x15710>
    fb74:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    fb78:	mvnscc	pc, #20, 2
    fb7c:	blcc	c098 <__assert_fail@plt+0x9030>
    fb80:	ldmibcc	pc!, {r1, r2, r4, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    fb84:	ldmcc	pc!, {r0, r1, r2, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    fb88:			; <UNDEFINED> instruction: 0x4618469a
    fb8c:			; <UNDEFINED> instruction: 0x464a4659
    fb90:			; <UNDEFINED> instruction: 0xf7ff4643
    fb94:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    fb98:	ldmib	sp, {r3, r4, r6, r7, r8, ip, lr, pc}^
    fb9c:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
    fba0:	stmib	sp, {r1, r3, r8, sl, lr}^
    fba4:	ldmib	sp, {r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    fba8:	bls	1b31ff0 <backup_type@@Base+0x1afd9e0>
    fbac:	ldrdeq	lr, [sl, -sp]
    fbb0:	movweq	lr, #11192	; 0x2bb8
    fbb4:	blls	1bf485c <backup_type@@Base+0x1bc024c>
    fbb8:	ldmvs	lr, {r0, r2, r3, r5, r6, r9, fp, ip, pc}
    fbbc:	movweq	lr, #11113	; 0x2b69
    fbc0:			; <UNDEFINED> instruction: 0x93299a6a
    fbc4:	bls	1ad65d8 <backup_type@@Base+0x1aa1fc8>
    fbc8:	bl	1874878 <backup_type@@Base+0x1840268>
    fbcc:	bls	1a907dc <backup_type@@Base+0x1a5c1cc>
    fbd0:			; <UNDEFINED> instruction: 0x932b996b
    fbd4:	movweq	lr, #11192	; 0x2bb8
    fbd8:	streq	lr, [r1], #-2921	; 0xfffff497
    fbdc:	stmdbls	ip!, {r1, r3, r9, fp, ip, pc}^
    fbe0:	bne	1475d9c <backup_type@@Base+0x144178c>
    fbe4:	teqls	sl, #45056	; 0xb000
    fbe8:	streq	lr, [r0, #-2914]	; 0xfffff49e
    fbec:	bne	163641c <backup_type@@Base+0x1601e0c>
    fbf0:	bcc	4f4ce4 <backup_type@@Base+0x4c06d4>
    fbf4:	bls	1bf44c4 <backup_type@@Base+0x1bbfeb4>
    fbf8:	ldrls	r9, [sp, #-316]!	; 0xfffffec4
    fbfc:	bls	2e9f60 <backup_type@@Base+0x2b5950>
    fc00:			; <UNDEFINED> instruction: 0xf1429031
    fc04:	eorsls	r3, r3, #-268435441	; 0xf000000f
    fc08:	strtls	r9, [r5], -ip, ror #20
    fc0c:			; <UNDEFINED> instruction: 0x97243a13
    fc10:	bls	1b744f0 <backup_type@@Base+0x1b3fee0>
    fc14:			; <UNDEFINED> instruction: 0xf1429312
    fc18:	eorsls	r3, r7, #-268435441	; 0xf000000f
    fc1c:	andseq	pc, r3, #24, 2
    fc20:			; <UNDEFINED> instruction: 0xf1499234
    fc24:	eorsls	r0, r5, #0, 4
    fc28:	tstls	ip, #434176	; 0x6a000
    fc2c:	eorsls	r3, r8, #805306369	; 0x30000001
    fc30:	tstls	lr, fp, ror #20
    fc34:	andeq	pc, r0, #-2147483632	; 0x80000010
    fc38:	eorsls	r9, r9, #20, 2
    fc3c:	sbceq	lr, r3, #6144	; 0x1800
    fc40:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    fc44:	bl	1f48d8 <backup_type@@Base+0x1c02c8>
    fc48:	ldmib	sp, {r0, r6, r7, r8, r9}^
    fc4c:	ldrls	r0, [r3], #-266	; 0xfffffef6
    fc50:	stmdbhi	r0, {r1, r6, r7, r8, fp, sp, lr, pc}
    fc54:	strcs	r9, [r1], #-1053	; 0xfffffbe3
    fc58:	smlabteq	r0, r3, r9, lr
    fc5c:	ldmib	sp, {r0, r1, r2, r3, r4, r8, sl, ip, pc}^
    fc60:	ldrls	r1, [r5, #-552]	; 0xfffffdd8
    fc64:	stmib	sp, {r8, sl, sp}^
    fc68:	ldmib	sp, {r1, r2, r5, r8, sl, lr}^
    fc6c:	addsmi	r3, r9, #301989888	; 0x12000000
    fc70:	vaddw.s8	q2, q8, d18
    fc74:			; <UNDEFINED> instruction: 0xf113822a
    fc78:	tstls	r2, #-67108861	; 0xfc000003
    fc7c:			; <UNDEFINED> instruction: 0xf04f9b13
    fc80:	bls	49c484 <backup_type@@Base+0x467e74>
    fc84:	rscscc	pc, pc, pc, asr #32
    fc88:	mvnscc	pc, #-1073741808	; 0xc0000010
    fc8c:	blls	9748e0 <backup_type@@Base+0x9402d0>
    fc90:	biceq	lr, r2, #3072	; 0xc00
    fc94:	tsteq	r2, r3, asr #18
    fc98:	ldrcc	lr, [ip], #-2525	; 0xfffff623
    fc9c:	eorne	lr, sl, #3620864	; 0x374000
    fca0:	bl	1d206d4 <backup_type@@Base+0x1cec0c4>
    fca4:	vsubl.s8	q0, d0, d2
    fca8:	movwcc	r8, #4640	; 0x1220
    fcac:	blls	774924 <backup_type@@Base+0x740314>
    fcb0:	rscscc	pc, pc, pc, asr #32
    fcb4:			; <UNDEFINED> instruction: 0xf04f9a1c
    fcb8:			; <UNDEFINED> instruction: 0xf14331ff
    fcbc:	tstls	sp, #0, 6
    fcc0:	bl	f695c <backup_type@@Base+0xc234c>
    fcc4:	stmib	r3, {r1, r6, r7, r8, r9}^
    fcc8:	ldmib	sp, {r1, r8}^
    fccc:	ldmib	sp, {r2, r3, r4, r9, ip}^
    fcd0:	addsmi	r3, r9, #301989888	; 0x12000000
    fcd4:	movweq	lr, #19314	; 0x4b72
    fcd8:	smlabthi	r2, r0, r2, pc	; <UNPREDICTABLE>
    fcdc:	strmi	r9, [ip], -r5, lsr #22
    fce0:	bl	e153c <backup_type@@Base+0xacf2c>
    fce4:	movwcs	r0, #2241	; 0x8c1
    fce8:	eors	r9, r8, r8, lsl #6
    fcec:	stmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    fcf0:	ldmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
    fcf4:	ssatmi	r6, #9, r6, lsl #14
    fcf8:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
    fcfc:	movweq	lr, #27578	; 0x6bba
    fd00:	bl	1af4938 <backup_type@@Base+0x1ac0328>
    fd04:	movwls	r0, #54023	; 0xd307
    fd08:	movwcs	lr, #51677	; 0xc9dd
    fd0c:			; <UNDEFINED> instruction: 0xf1732a15
    fd10:	blls	210918 <backup_type@@Base+0x1dc308>
    fd14:	strbmi	fp, [fp], -r8, lsr #31
    fd18:	ldmib	sp, {r3, r8, r9, ip, pc}^
    fd1c:	stmib	r8, {r1, r2, r3, r4, r8, r9, sp}^
    fd20:	adcmi	sl, r2, #0, 22
    fd24:	ldmib	sp, {r0, r1, r3, r5, r7, r8, lr}^
    fd28:	svclt	0x00ac2314
    fd2c:	strcs	r2, [r0], -r1, lsl #12
    fd30:			; <UNDEFINED> instruction: 0xf0064294
    fd34:	bl	1d51540 <backup_type@@Base+0x1d1cf30>
    fd38:	blls	8d094c <backup_type@@Base+0x89c33c>
    fd3c:			; <UNDEFINED> instruction: 0x2600bfb8
    fd40:			; <UNDEFINED> instruction: 0xf040401e
    fd44:	ldmib	sp, {r1, r3, r5, r7, pc}^
    fd48:	stccc	3, cr2, [r2], {18}
    fd4c:	ldrbcc	pc, [pc, #325]!	; fe99 <__assert_fail@plt+0xce31>	; <UNPREDICTABLE>
    fd50:	ldmdaeq	r0, {r3, r5, r7, r8, ip, sp, lr, pc}
    fd54:	bl	1d607ac <backup_type@@Base+0x1d2c19c>
    fd58:	vsubw.s8	q8, q0, d3
    fd5c:	ldmdb	r8, {r0, r1, r6, r7, pc}^
    fd60:	ldmib	r8, {r1, r8, r9, sp}^
    fd64:	adcsmi	r6, r2, #524288	; 0x80000
    fd68:	tsteq	r7, r3, ror fp
    fd6c:	mrrcne	11, 0, sp, r6, cr2
    fd70:	streq	pc, [r0, -r3, asr #2]
    fd74:	movwls	r1, #27443	; 0x6b33
    fd78:	movweq	lr, #23399	; 0x5b67
    fd7c:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
    fd80:	ldrtmi	r2, [r2], sl, lsl #6
    fd84:	ldrdeq	lr, [ip, #-157]!	; 0xffffff63
    fd88:	addsmi	r4, r6, #196083712	; 0xbb00000
    fd8c:	movweq	lr, #15223	; 0x3b77
    fd90:	movwcs	lr, #27101	; 0x69dd
    fd94:			; <UNDEFINED> instruction: 0xf04fbfb4
    fd98:			; <UNDEFINED> instruction: 0xf04f0901
    fd9c:	addmi	r0, r2, #0, 18
    fda0:	stmdbeq	r1, {r0, r3, ip, sp, lr, pc}
    fda4:	svclt	0x00a8418b
    fda8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fdac:	svceq	0x0000f1b9
    fdb0:	stmib	sp, {r0, r1, r4, r5, r7, ip, lr, pc}^
    fdb4:			; <UNDEFINED> instruction: 0x464f6716
    fdb8:	ldrmi	lr, [r8, #-2509]	; 0xfffff633
    fdbc:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    fdc0:	strbmi	r8, [r2], -r6, lsl #18
    fdc4:	ldrbmi	r4, [r0], -fp, asr #12
    fdc8:			; <UNDEFINED> instruction: 0xf7ff4659
    fdcc:	stmdacs	r0, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    fdd0:			; <UNDEFINED> instruction: 0xf11ad08c
    fdd4:	ldmib	sp, {r0, r9, fp}^
    fdd8:			; <UNDEFINED> instruction: 0xf14b340a
    fddc:			; <UNDEFINED> instruction: 0xf1180b00
    fde0:			; <UNDEFINED> instruction: 0xf1490801
    fde4:	ldrmi	r0, [sl, #2304]	; 0x900
    fde8:	movweq	lr, #19323	; 0x4b7b
    fdec:	rsbne	lr, ip, #3620864	; 0x374000
    fdf0:	movwcs	fp, #8116	; 0x1fb4
    fdf4:	strmi	r2, [r8, #768]	; 0x300
    fdf8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    fdfc:	andeq	lr, r2, #123904	; 0x1e400
    fe00:	movwcs	fp, #4008	; 0xfa8
    fe04:	bicsle	r2, ip, r0, lsl #22
    fe08:	ldmib	sp, {r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    fe0c:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
    fe10:	stmib	sp, {r1, r3, r8, sl, lr}^
    fe14:	ldmib	sp, {r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    fe18:	ldmib	sp, {r1, r3, sl, ip, sp}^
    fe1c:	addsmi	r1, r4, #16, 4
    fe20:	addmi	fp, fp, #8, 30
    fe24:	ldmib	sp, {r0, r1, r3, r4, r8, ip, lr, pc}^
    fe28:	ldmib	sp, {r1, r3, r5, r6, sl, ip, sp}^
    fe2c:	addmi	r1, fp, #108, 4	; 0xc0000006
    fe30:	movweq	lr, #11124	; 0x2b74
    fe34:	ldmib	sp, {r0, r1, r2, r3, r9, fp, ip, lr, pc}^
    fe38:	eorcs	r0, fp, #-2147483622	; 0x8000001a
    fe3c:	strbmi	lr, [ip, #-2525]!	; 0xfffff623
    fe40:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, pc}^
    fe44:	andcc	r4, r1, r3, lsl #8
    fe48:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    fe4c:	andsvc	r4, sl, r9, lsr #5
    fe50:	adcmi	fp, r0, #8, 30
    fe54:	strdcs	sp, [r0], -r5
    fe58:	pop	{r0, r5, r6, ip, sp, pc}
    fe5c:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    fe60:	ldmib	sp, {r2, r3, r5, r6, sl, ip, sp}^
    fe64:	addsmi	r1, r4, #-1610612730	; 0xa0000006
    fe68:	addmi	fp, fp, #8, 30
    fe6c:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {3}
    fe70:			; <UNDEFINED> instruction: 0x0110e9dd
    fe74:	strmi	lr, [sl, #-2525]	; 0xfffff623
    fe78:	bl	1c60900 <backup_type@@Base+0x1c2c2f0>
    fe7c:	ble	ffa90a98 <backup_type@@Base+0xffa5c488>
    fe80:	eorcs	r9, sp, #1776	; 0x6f0
    fe84:	strmi	r6, [r3], #-2099	; 0xfffff7cd
    fe88:			; <UNDEFINED> instruction: 0xf1413001
    fe8c:	adcmi	r0, r9, #0, 2
    fe90:	svclt	0x0008701a
    fe94:	mvnsle	r4, r0, lsr #5
    fe98:	blls	949e14 <backup_type@@Base+0x915804>
    fe9c:	biceq	lr, r4, #3072	; 0xc00
    fea0:	movwcs	lr, #2515	; 0x9d3
    fea4:	bl	1ee14f4 <backup_type@@Base+0x1eacee4>
    fea8:			; <UNDEFINED> instruction: 0xf6ff0303
    feac:	strcs	sl, [r1], #-3916	; 0xfffff0b4
    feb0:	ldrbmi	r9, [r2], -pc, ror #22
    feb4:	stmdavc	sl!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    feb8:	ldmib	sp, {r2, r9, sl, ip, pc}^
    febc:	movwls	r5, #22022	; 0x5606
    fec0:	ldmib	sp, {r0, r1, r3, r4, r6, r9, sl, lr}^
    fec4:	stmib	sp, {r4, r8}^
    fec8:	stmib	sp, {r1, r9, sl, ip, lr}^
    fecc:			; <UNDEFINED> instruction: 0xf7ff7800
    fed0:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    fed4:	teqhi	r1, r0	; <UNPREDICTABLE>
    fed8:	rsblt	r2, r1, r1
    fedc:	svchi	0x00f0e8bd
    fee0:	movwls	r2, #33536	; 0x8300
    fee4:	eorne	lr, r8, #3620864	; 0x374000
    fee8:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    feec:			; <UNDEFINED> instruction: 0x41a24299
    fef0:	tsthi	fp, r0, lsl #5	; <UNPREDICTABLE>
    fef4:	mvnscc	pc, #-1073741820	; 0xc0000004
    fef8:	blls	574b50 <backup_type@@Base+0x540540>
    fefc:	rscscc	pc, pc, pc, asr #32
    ff00:			; <UNDEFINED> instruction: 0xf06f9a14
    ff04:			; <UNDEFINED> instruction: 0xf1434100
    ff08:	tstls	r5, #-67108861	; 0xfc000003
    ff0c:	bl	f6ba4 <backup_type@@Base+0xc2594>
    ff10:	stmdb	r3, {r1, r6, r7, r8, r9}^
    ff14:	ldmib	sp, {r1, r8}^
    ff18:	ldmib	sp, {r1, r2, r3, r4, sl, ip, sp}^
    ff1c:	addmi	r1, fp, #-1610612734	; 0xa0000002
    ff20:	andeq	lr, r2, #116, 22	; 0x1d000
    ff24:	rscshi	pc, r8, r0, lsl #5
    ff28:	tstls	lr, #67108864	; 0x4000000
    ff2c:			; <UNDEFINED> instruction: 0xf04f9b1f
    ff30:	bls	79c334 <backup_type@@Base+0x767d24>
    ff34:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    ff38:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    ff3c:	blls	934bc0 <backup_type@@Base+0x9005b0>
    ff40:	biceq	lr, r2, #3072	; 0xc00
    ff44:	smlabteq	r2, r3, r9, lr
    ff48:	ldmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ff4c:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    ff50:	bl	1e615b8 <backup_type@@Base+0x1e2cfa8>
    ff54:	vsubw.s8	q8, q0, d4
    ff58:	blls	c7019c <backup_type@@Base+0xc3bb8c>
    ff5c:	bicsmi	r9, fp, #36, 20	; 0x24000
    ff60:	strbeq	lr, [r8, r2, lsl #22]
    ff64:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    ff68:	eors	r9, r4, r0, lsr #6
    ff6c:	ldmib	sp, {r0, r1, r2, r3, r5, r9, sl, lr}^
    ff70:	ldmib	sp, {r1, r2, r4, r8, sl, lr}^
    ff74:	bl	fed323dc <backup_type@@Base+0xfecfddcc>
    ff78:	movwls	r0, #58122	; 0xe30a
    ff7c:	movweq	lr, #47973	; 0xbb65
    ff80:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
    ff84:	ldmib	sp, {r1, r2, r3, sl, ip, sp}^
    ff88:	blcs	5547d8 <backup_type@@Base+0x5201c8>
    ff8c:	blge	4a6b0 <backup_type@@Base+0x160a0>
    ff90:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    ff94:	svclt	0x00a89b08
    ff98:	movwls	r2, #33537	; 0x8301
    ff9c:	ldrcc	lr, [ip], #-2525	; 0xfffff623
    ffa0:	bl	1d214b4 <backup_type@@Base+0x1cecea4>
    ffa4:	svclt	0x00ac0309
    ffa8:	movwcs	r2, #769	; 0x301
    ffac:			; <UNDEFINED> instruction: 0xf0034588
    ffb0:	bl	1e50bbc <backup_type@@Base+0x1e1c5ac>
    ffb4:	bls	8107c4 <backup_type@@Base+0x7dc1b4>
    ffb8:	movwcs	fp, #4024	; 0xfb8
    ffbc:	cmple	r0, r3, lsl r0
    ffc0:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    ffc4:	stmdaeq	r2, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    ffc8:	ldmibcc	pc!, {r0, r3, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ffcc:	ldrmi	r3, [r8, #3856]	; 0xf10
    ffd0:	movweq	lr, #19321	; 0x4b79
    ffd4:	ldmdb	r7, {r4, r6, r8, r9, fp, ip, lr, pc}^
    ffd8:	ldmib	r7, {r1, r8, sl, lr}^
    ffdc:	addsmi	r2, r4, #134217728	; 0x8000000
    ffe0:	tsteq	r3, r5, ror fp
    ffe4:			; <UNDEFINED> instruction: 0xf112db03
    ffe8:			; <UNDEFINED> instruction: 0xf14334ff
    ffec:	bl	fed1d7f0 <backup_type@@Base+0xfece91e0>
    fff0:	strtmi	r0, [fp], r8, lsl #6
    fff4:	strtmi	r9, [r2], r6, lsl #6
    fff8:	movweq	lr, #39781	; 0x9b65
    fffc:	ldrmi	lr, [r6, #-2509]	; 0xfffff633
   10000:	movwls	r4, #30269	; 0x763d
   10004:	ldmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10008:	ldrcc	lr, [r0], #-2525	; 0xfffff623
   1000c:	rsbne	lr, sl, #3620864	; 0x374000
   10010:	ldmib	sp, {r0, r1, r4, r6, r8, sl, lr}^
   10014:	bl	1d29c34 <backup_type@@Base+0x1cf5624>
   10018:	svclt	0x00b4030b
   1001c:	movwcs	r2, #769	; 0x301
   10020:			; <UNDEFINED> instruction: 0xf00342b1
   10024:			; <UNDEFINED> instruction: 0x41ba0301
   10028:	movwcs	fp, #4008	; 0xfa8
   1002c:	addsle	r2, sp, r0, lsl #22
   10030:	andne	lr, r6, #3620864	; 0x374000
   10034:	usatcc	pc, #31, sl, lsl #2	; <UNPREDICTABLE>
   10038:	ldrbcc	pc, [pc, fp, asr #2]!	; <UNPREDICTABLE>
   1003c:	ldmibcc	pc!, {r0, r4, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10040:			; <UNDEFINED> instruction: 0xf1424630
   10044:			; <UNDEFINED> instruction: 0x463933ff
   10048:	tstls	sl, #77594624	; 0x4a00000
   1004c:	ldc2l	7, cr15, [r2], {255}	; 0xff
   10050:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, ip, pc}
   10054:	ldrtmi	sp, [r2], sl, lsl #1
   10058:			; <UNDEFINED> instruction: 0xf8cd46bb
   1005c:	movwls	r9, #28696	; 0x7018
   10060:	bls	989fb0 <backup_type@@Base+0x9559a0>
   10064:	sbceq	lr, r8, #2048	; 0x800
   10068:	ldrdeq	lr, [r0, -r2]
   1006c:	bl	1c615b4 <backup_type@@Base+0x1c2cfa4>
   10070:	blle	fe9508a4 <backup_type@@Base+0xfe91c294>
   10074:			; <UNDEFINED> instruction: 0xe71a461e
   10078:	ldmiblt	fp!, {r4, r5, r8, r9, fp, ip, pc}
   1007c:			; <UNDEFINED> instruction: 0x7c1e9b6f
   10080:	strtcc	lr, [r6], #-2525	; 0xfffff623
   10084:	streq	pc, [r1], -r6
   10088:			; <UNDEFINED> instruction: 0xf1742bc9
   1008c:	blls	210c94 <backup_type@@Base+0x1dc684>
   10090:			; <UNDEFINED> instruction: 0x2600bfb8
   10094:	cmnle	r5, lr, lsl r0
   10098:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, pc}^
   1009c:	ldmib	r3, {r1, r2, r5, r8}^
   100a0:	addsmi	r2, r0, #402653184	; 0x18000000
   100a4:	movweq	lr, #15217	; 0x3b71
   100a8:	eorhi	pc, pc, #128, 4
   100ac:	ldmib	sp, {r1, r2, r5, r8, r9, fp, ip, pc}^
   100b0:	movwcc	r1, #4648	; 0x1228
   100b4:	blls	9f4d54 <backup_type@@Base+0x9c0744>
   100b8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   100bc:	ldmib	sp, {r0, r1, r2, r5, r8, r9, ip, pc}^
   100c0:	addsmi	r3, r9, #301989888	; 0x12000000
   100c4:			; <UNDEFINED> instruction: 0xf6ff41a2
   100c8:	blls	4bb828 <backup_type@@Base+0x487218>
   100cc:	eorne	lr, sl, #3620864	; 0x374000
   100d0:	tstls	r2, #67108864	; 0x4000000
   100d4:			; <UNDEFINED> instruction: 0xf1439b13
   100d8:	tstls	r3, #0, 6
   100dc:	ldrcc	lr, [ip], #-2525	; 0xfffff623
   100e0:	bl	1d20b14 <backup_type@@Base+0x1cec504>
   100e4:			; <UNDEFINED> instruction: 0xf6ff0202
   100e8:	blls	73b870 <backup_type@@Base+0x707260>
   100ec:	mvnscc	pc, #-1073741820	; 0xc0000004
   100f0:	blls	774d68 <backup_type@@Base+0x740758>
   100f4:	mvnscc	pc, #-1073741808	; 0xc0000010
   100f8:	strb	r9, [r6, #797]!	; 0x31d
   100fc:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
   10100:	andsne	lr, r0, #3620864	; 0x374000
   10104:	strcc	lr, [sl], #-2525	; 0xfffff623
   10108:	strbvs	lr, [sl, -sp, asr #19]!
   1010c:	svclt	0x00084294
   10110:			; <UNDEFINED> instruction: 0xf43f428b
   10114:	strt	sl, [r2], r8, lsl #29
   10118:			; <UNDEFINED> instruction: 0xf1139b1e
   1011c:	tstls	lr, #-67108861	; 0xfc000003
   10120:			; <UNDEFINED> instruction: 0xf1439b1f
   10124:	tstls	pc, #-67108861	; 0xfc000003
   10128:	blls	549d68 <backup_type@@Base+0x515758>
   1012c:	tstls	r4, #67108864	; 0x4000000
   10130:			; <UNDEFINED> instruction: 0xf1439b15
   10134:	tstls	r5, #0, 6
   10138:	blls	1c09cf4 <backup_type@@Base+0x1bd56e4>
   1013c:	ldmib	sp, {r4, r6, r9, sl, lr}^
   10140:	ldrbmi	r7, [r9], -ip, ror #16
   10144:	movwls	r9, #21508	; 0x5404
   10148:	stmdavc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1014c:	movwcs	lr, #43485	; 0xa9dd
   10150:	strpl	lr, [r0], -sp, asr #19
   10154:	stc2	7, cr15, [r6], #1020	; 0x3fc
   10158:			; <UNDEFINED> instruction: 0xf47f2800
   1015c:	strhtlt	sl, [r1], #-237	; 0xffffff13
   10160:	svchi	0x00f0e8bd
   10164:			; <UNDEFINED> instruction: 0x011ce9dd
   10168:	ldrcc	lr, [r2], #-2525	; 0xfffff623
   1016c:	bl	1c60bd4 <backup_type@@Base+0x1c2c5c4>
   10170:	vsubw.s8	q8, q0, d4
   10174:	mcrne	0, 4, r8, cr3, cr4, {6}
   10178:			; <UNDEFINED> instruction: 0xf1419340
   1017c:	subls	r3, r1, #-268435441	; 0xf000000f
   10180:	movwcs	r9, #10810	; 0x2a3a
   10184:			; <UNDEFINED> instruction: 0xf04f2400
   10188:	bne	fe7d2590 <backup_type@@Base+0xfe79df80>
   1018c:	strtls	r9, [r0], -r5, lsr #22
   10190:	stmiaeq	r0, {r0, r1, r8, r9, fp, sp, lr, pc}^
   10194:			; <UNDEFINED> instruction: 0xf8cd9b3b
   10198:	bl	1a70220 <backup_type@@Base+0x1a3bc10>
   1019c:	ldrls	r0, [r8, -r3, lsl #18]
   101a0:			; <UNDEFINED> instruction: 0xf8cd2300
   101a4:	stmib	sp, {r3, r5, r6, ip, pc}^
   101a8:	ldmib	sp, {r1, r2, r4, sl, ip, sp}^
   101ac:	and	r4, ip, r0, asr #10
   101b0:	tstcs	r2, #3620864	; 0x374000
   101b4:	bl	1d60c0c <backup_type@@Base+0x1d2c5fc>
   101b8:	vsubw.s8	q8, q0, d3
   101bc:	stfccd	f0, [r2], {88}	; 0x58
   101c0:			; <UNDEFINED> instruction: 0xf1459b08
   101c4:	blcc	41d9c8 <backup_type@@Base+0x3e93b8>
   101c8:	blls	234df0 <backup_type@@Base+0x2007e0>
   101cc:	stfeqd	f7, [r2], {20}
   101d0:			; <UNDEFINED> instruction: 0x6710e9dd
   101d4:	mvfeqsm	f7, f5
   101d8:	ldmib	r3, {r1, r3, r4, r9, fp, ip, pc}^
   101dc:	blls	63ade4 <backup_type@@Base+0x6067d4>
   101e0:	cmnmi	sl, fp, lsl r9
   101e4:			; <UNDEFINED> instruction: 0x0106ebba
   101e8:	streq	lr, [r7], -fp, ror #22
   101ec:	b	13d6318 <backup_type@@Base+0x13a1d08>
   101f0:	cmnmi	r6, r2, ror #1
   101f4:	b	fe0d6d20 <backup_type@@Base+0xfe0a2710>
   101f8:			; <UNDEFINED> instruction: 0x912c0300
   101fc:	tsteq	r2, r6, ror #22
   10200:			; <UNDEFINED> instruction: 0x6726e9dd
   10204:	b	fe096a78 <backup_type@@Base+0xfe062468>
   10208:			; <UNDEFINED> instruction: 0x912d0200
   1020c:	andeq	lr, r0, #100352	; 0x18800
   10210:	bl	11d6878 <backup_type@@Base+0x11a2268>
   10214:	stmdane	r3, {r1, r9}
   10218:	tsteq	r2, r2, asr #22
   1021c:	bl	1056290 <backup_type@@Base+0x1021c80>
   10220:	ldmne	fp, {r1, r9}^
   10224:	bl	4e0774 <backup_type@@Base+0x4ac164>
   10228:	bl	109223c <backup_type@@Base+0x105dc2c>
   1022c:	ldmib	sp, {r1, r8, fp}^
   10230:	ldrmi	r2, [r0, #790]	; 0x316
   10234:	tsteq	r3, r9, ror fp
   10238:			; <UNDEFINED> instruction: 0x4699bfbc
   1023c:	ldmib	sp, {r4, r7, r9, sl, lr}^
   10240:	ldrmi	r2, [r0, #812]	; 0x32c
   10244:	movweq	lr, #15225	; 0x3b79
   10248:	ldmib	sp, {r1, r4, r5, r7, r9, fp, ip, lr, pc}^
   1024c:	ldrbmi	r2, [r2, #-820]	; 0xfffffccc
   10250:	andne	lr, sl, #3620864	; 0x374000
   10254:	movweq	lr, #47987	; 0xbb73
   10258:	movwcs	fp, #8116	; 0x1fb4
   1025c:	strmi	r2, [sl, #768]	; 0x300
   10260:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10264:	andeq	lr, r2, #125952	; 0x1ec00
   10268:	movwcs	fp, #4008	; 0xfa8
   1026c:	addsle	r2, pc, r0, lsl #22
   10270:	movweq	lr, #52154	; 0xcbba
   10274:	bl	1af4e94 <backup_type@@Base+0x1ac0884>
   10278:	movwls	r0, #29454	; 0x730e
   1027c:	andne	lr, r6, #3620864	; 0x374000
   10280:			; <UNDEFINED> instruction: 0x6738e9dd
   10284:	bl	1de0cc4 <backup_type@@Base+0x1dac6b4>
   10288:	ldmib	sp, {r1, r8, r9}^
   1028c:	svclt	0x00b4676c
   10290:	movwcs	r2, #769	; 0x301
   10294:			; <UNDEFINED> instruction: 0xf00342b1
   10298:			; <UNDEFINED> instruction: 0x41ba0301
   1029c:	movwcs	fp, #4008	; 0xfa8
   102a0:	addle	r2, r5, r0, lsl #22
   102a4:	mvnscc	pc, #-2147483642	; 0x80000006
   102a8:	andne	lr, r6, #3620864	; 0x374000
   102ac:			; <UNDEFINED> instruction: 0xf14b934c
   102b0:	movtls	r3, #54271	; 0xd3ff
   102b4:	tsteq	r5, #-2147483602	; 0x8000002e	; <UNPREDICTABLE>
   102b8:			; <UNDEFINED> instruction: 0xf14b934a
   102bc:	bl	fec5d2c0 <backup_type@@Base+0xfec28cb0>
   102c0:	movtls	r0, #46602	; 0xb60a
   102c4:	movweq	lr, #47970	; 0xbb62
   102c8:	blge	104aa04 <backup_type@@Base+0x10163f4>
   102cc:	strbmi	lr, [r4, #-2509]	; 0xfffff633
   102d0:	ldmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
   102d4:	ssatmi	r4, #18, fp, lsl #13
   102d8:	ldmib	sp, {r3, r4, r8, sl, fp, ip, pc}^
   102dc:	and	r6, sl, ip, asr #14
   102e0:	usatcc	pc, #31, r6, lsl #2	; <UNPREDICTABLE>
   102e4:	strbcc	lr, [sl], #-2525	; 0xfffff623
   102e8:	ldrbcc	pc, [pc, r7, asr #2]!	; <UNPREDICTABLE>
   102ec:	svclt	0x000842bc
   102f0:			; <UNDEFINED> instruction: 0xf00042b3
   102f4:	bl	670adc <backup_type@@Base+0x63c4cc>
   102f8:	ldrtmi	r0, [r0], -r6, lsl #4
   102fc:	movweq	lr, #31563	; 0x7b4b
   10300:			; <UNDEFINED> instruction: 0xf7ff4639
   10304:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   10308:	ldrls	sp, [r8, #-490]	; 0xfffffe16
   1030c:	blge	104aa88 <backup_type@@Base+0x1016478>
   10310:	ldmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   10314:	strbmi	lr, [r4, #-2525]	; 0xfffff623
   10318:	strbvs	lr, [ip, -sp, asr #19]
   1031c:	ldmib	sp, {r3, r6, r8, r9, sl, sp, lr, pc}^
   10320:	ldmib	sp, {r1, r2, r3, r4, r8}^
   10324:	addsmi	r3, r8, #20, 8	; 0x14000000
   10328:	movweq	lr, #19313	; 0x4b71
   1032c:	mrcge	6, 5, APSR_nzcv, cr4, cr15, {7}
   10330:	movtls	r1, #11907	; 0x2e83
   10334:	rscscc	pc, pc, #1073741840	; 0x40000010
   10338:	bls	f34c4c <backup_type@@Base+0xf0063c>
   1033c:	strcs	r2, [r0], #-770	; 0xfffffcfe
   10340:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10344:	blls	916dc8 <backup_type@@Base+0x8e27b8>
   10348:	bl	f5fa8 <backup_type@@Base+0xc1998>
   1034c:	blls	f52654 <backup_type@@Base+0xf1e044>
   10350:	eorhi	pc, r0, sp, asr #17
   10354:	stmdbeq	r3, {r0, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   10358:			; <UNDEFINED> instruction: 0xf8cd2300
   1035c:	stmib	sp, {r5, r6, ip, pc}^
   10360:	ldmib	sp, {r1, r3, r4, sl, ip, sp}^
   10364:	and	r4, r5, r2, asr #10
   10368:	blls	21f378 <backup_type@@Base+0x1ead68>
   1036c:	ldrbcc	pc, [pc, #325]!	; 104b9 <__assert_fail@plt+0xd451>	; <UNPREDICTABLE>
   10370:	movwls	r3, #35600	; 0x8b10
   10374:			; <UNDEFINED> instruction: 0xf1149b08
   10378:	ldmib	sp, {r1, r9, sl, fp}^
   1037c:			; <UNDEFINED> instruction: 0xf145670a
   10380:	bls	613388 <backup_type@@Base+0x5ded78>
   10384:	blge	4aad8 <backup_type@@Base+0x164c8>
   10388:	ldmdbne	fp, {r1, r2, r4, r8, r9, fp, ip, pc}
   1038c:	bl	feda093c <backup_type@@Base+0xfed6c32c>
   10390:	bl	19d07c0 <backup_type@@Base+0x199c1b0>
   10394:	stmdane	r9, {r0, r1, r3, r9, sl}^
   10398:	rscvc	lr, r2, pc, asr #20
   1039c:	bl	46097c <backup_type@@Base+0x42c36c>
   103a0:	b	fe0d23b4 <backup_type@@Base+0xfe09dda4>
   103a4:	bl	1190fac <backup_type@@Base+0x115c99c>
   103a8:	ldmib	sp, {r1, r8, fp}^
   103ac:	bne	6ea04c <backup_type@@Base+0x6b5a3c>
   103b0:	andeq	lr, r0, #532480	; 0x82000
   103b4:	andeq	lr, r0, #100352	; 0x18800
   103b8:	bl	11d6a20 <backup_type@@Base+0x11a2410>
   103bc:	stmdane	r3, {r1, r9}
   103c0:	tsteq	r2, r2, asr #22
   103c4:	bl	1056438 <backup_type@@Base+0x1021e28>
   103c8:	ldmne	fp, {r1, r9}^
   103cc:	ldmne	fp, {r1, r4, r6, r8, lr}^
   103d0:	bl	10b5090 <backup_type@@Base+0x1080a80>
   103d4:			; <UNDEFINED> instruction: 0x932f0302
   103d8:			; <UNDEFINED> instruction: 0x232ee9dd
   103dc:	bl	1ce18ec <backup_type@@Base+0x1cad2dc>
   103e0:	ble	a9100c <backup_type@@Base+0xa5c9fc>
   103e4:	tstcs	sl, #3620864	; 0x374000
   103e8:	ldmib	sp, {r1, r6, r8, sl, lr}^
   103ec:	bl	1cd4c34 <backup_type@@Base+0x1ca0624>
   103f0:	svclt	0x00b40309
   103f4:	movwcs	r2, #769	; 0x301
   103f8:			; <UNDEFINED> instruction: 0xf0034551
   103fc:	bl	1c91008 <backup_type@@Base+0x1c5c9f8>
   10400:	svclt	0x00a8020b
   10404:	biclt	r2, r3, r0, lsl #6
   10408:	movweq	lr, #60346	; 0xebba
   1040c:	bl	1af502c <backup_type@@Base+0x1ac0a1c>
   10410:	movwls	r0, #29452	; 0x730c
   10414:	teqcs	r2, #3620864	; 0x374000
   10418:			; <UNDEFINED> instruction: 0x6706e9dd
   1041c:	ldmib	sp, {r1, r4, r7, r8, sl, lr}^
   10420:	bl	1ed4dd0 <backup_type@@Base+0x1ea07c0>
   10424:	svclt	0x00b40303
   10428:	movwcs	r2, #769	; 0x301
   1042c:			; <UNDEFINED> instruction: 0xf00342b1
   10430:			; <UNDEFINED> instruction: 0x41ba0301
   10434:	movwcs	fp, #4008	; 0xfa8
   10438:	ldmib	sp, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}^
   1043c:	addsmi	r2, r4, #20, 6	; 0x50000000
   10440:	movweq	lr, #15221	; 0x3b75
   10444:	stmib	sp, {r4, r7, r9, fp, ip, lr, pc}^
   10448:	ldmib	sp, {r1, r6, r8, sl, lr}^
   1044c:	stmib	sp, {r1, r3, r4, sl, ip, sp}^
   10450:			; <UNDEFINED> instruction: 0x43238946
   10454:	mcrge	4, 1, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   10458:			; <UNDEFINED> instruction: 0xf8dd9b4e
   1045c:			; <UNDEFINED> instruction: 0xf8dda140
   10460:	movwls	fp, #24900	; 0x6144
   10464:	movwls	r9, #31567	; 0x7b4f
   10468:	strcs	r2, [r1], #-1536	; 0xfffffa00
   1046c:	stmib	sp, {r5, r8, sl, sp, lr, pc}^
   10470:	ldmib	sp, {r6, r8, sl, lr}^
   10474:	mcrls	4, 1, r3, cr0, cr6, {0}
   10478:	stmib	sp, {r0, r1, r5, r8, r9, lr}^
   1047c:			; <UNDEFINED> instruction: 0xf43f8944
   10480:	blls	13bc1c0 <backup_type@@Base+0x1387bb0>
   10484:	ldrdge	pc, [r0, #-141]	; 0xffffff73
   10488:	ldrdlt	pc, [r4, #-141]	; 0xffffff73
   1048c:	blls	13f50ac <backup_type@@Base+0x13c0a9c>
   10490:	strcs	r9, [r0], #-775	; 0xfffffcf9
   10494:	ldmib	sp, {r2, r3, r8, sl, sp, lr, pc}^
   10498:			; <UNDEFINED> instruction: 0x463b0136
   1049c:	orrmi	r4, fp, r6, lsl #5
   104a0:			; <UNDEFINED> instruction: 0xf11adacb
   104a4:	movtls	r0, #33556	; 0x8314
   104a8:	movweq	pc, #331	; 0x14b	; <UNPREDICTABLE>
   104ac:	bl	fedb51d8 <backup_type@@Base+0xfed80bc8>
   104b0:	stmib	sp, {r1, r3, r8, r9}^
   104b4:	bl	19fb21c <backup_type@@Base+0x19c6c0c>
   104b8:	stmib	sp, {r0, r1, r3, r9, sl}^
   104bc:	stmib	sp, {r5, r8, fp, pc}^
   104c0:	ldrmi	sl, [r9], r2, asr #22
   104c4:	stmib	sp, {r0, r1, r4, r5, r7, r9, sl, lr}^
   104c8:	ldmib	sp, {r1, r2, r6, r8, sl, lr}^
   104cc:	stcls	7, cr6, [r8, #-352]	; 0xfffffea0
   104d0:	strcc	lr, [r1], -r9
   104d4:	strbcc	lr, [r8], #-2525	; 0xfffff623
   104d8:	streq	pc, [r0, -r7, asr #2]
   104dc:	svclt	0x000842bc
   104e0:			; <UNDEFINED> instruction: 0xf00042b3
   104e4:	bl	670890 <backup_type@@Base+0x63c280>
   104e8:	ldrtmi	r0, [r0], -r6, lsl #4
   104ec:	movweq	lr, #31563	; 0x7b4b
   104f0:			; <UNDEFINED> instruction: 0xf7ff4639
   104f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   104f8:	strls	sp, [r8, #-491]	; 0xfffffe15
   104fc:	stmdbhi	r0!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   10500:	blge	10cac7c <backup_type@@Base+0x109666c>
   10504:	strbmi	lr, [r6, #-2525]	; 0xfffff623
   10508:	ldmib	sp, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   1050c:	ldmib	sp, {r2, r3, r4, r9, ip}^
   10510:	addsmi	r3, r9, #301989888	; 0x12000000
   10514:	movweq	lr, #19314	; 0x4b72
   10518:	smlabthi	r2, r0, r2, pc	; <UNPREDICTABLE>
   1051c:	stmib	sp, {r0, r2, r5, r8, r9, fp, ip, pc}^
   10520:	ldmib	sp, {r2, r3, r8, r9, fp, sp, pc}^
   10524:			; <UNDEFINED> instruction: 0x4618eb56
   10528:	strbeq	lr, [r1], #2816	; 0xb00
   1052c:			; <UNDEFINED> instruction: 0xf04f4613
   10530:			; <UNDEFINED> instruction: 0x46a430ff
   10534:			; <UNDEFINED> instruction: 0xf04f460a
   10538:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   1053c:	ldmib	ip, {r3, r8}^
   10540:			; <UNDEFINED> instruction: 0xf1ac6700
   10544:	ldmib	sp, {r4, sl, fp}^
   10548:	adcsmi	r0, r0, #-2147483646	; 0x80000002
   1054c:	beq	20b318 <backup_type@@Base+0x1d6d08>
   10550:			; <UNDEFINED> instruction: 0x460fbfbc
   10554:	ldmib	sp, {r1, r2, r9, sl, lr}^
   10558:	bl	fed90b10 <backup_type@@Base+0xfed5c500>
   1055c:	bl	19d256c <backup_type@@Base+0x199df5c>
   10560:	strbmi	r0, [r0, #-2307]	; 0xfffff6fd
   10564:	tsteq	r9, r1, ror fp
   10568:	stmdbls	ip!, {r1, r2, r9, fp, ip, lr, pc}^
   1056c:	stmdbhi	ip!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   10570:	stmdbls	sp!, {r1, r2, r4, r6, fp, ip}^
   10574:	streq	lr, [r1, -r3, asr #22]
   10578:	ldrdeq	lr, [r8, -sp]
   1057c:	streq	lr, [r8], #-2838	; 0xfffff4ea
   10580:	streq	lr, [r9, #-2887]	; 0xfffff4b9
   10584:			; <UNDEFINED> instruction: 0x41a942a0
   10588:			; <UNDEFINED> instruction: 0x0112e9dd
   1058c:	stmib	sp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   10590:	ldrtmi	r4, [r6], r8, lsl #10
   10594:	bcc	a2088 <backup_type@@Base+0x6da78>
   10598:	mvnscc	pc, #-1073741808	; 0xc0000010
   1059c:	bl	1ce0fac <backup_type@@Base+0x1cac99c>
   105a0:	ble	ff3109ac <backup_type@@Base+0xff2dc39c>
   105a4:	bl	15cace0 <backup_type@@Base+0x15966d0>
   105a8:	ldrdeq	lr, [r8, -sp]
   105ac:	blge	34ad28 <backup_type@@Base+0x316718>
   105b0:	ldrmi	lr, [lr, #-2525]	; 0xfffff623
   105b4:	tstcs	r4, #3620864	; 0x374000
   105b8:	bl	1d61010 <backup_type@@Base+0x1d2ca00>
   105bc:	vsubw.s8	q8, q0, d3
   105c0:	blls	930870 <backup_type@@Base+0x8fc260>
   105c4:	stmib	sp, {r1, r5, r9, sl, lr}^
   105c8:	ldrmi	r0, [lr], -r8, lsl #2
   105cc:	strbeq	lr, [r4], r6, lsl #22
   105d0:			; <UNDEFINED> instruction: 0xf04f462b
   105d4:			; <UNDEFINED> instruction: 0xf06f34ff
   105d8:	ldrtmi	r4, [r4], r0, lsl #10
   105dc:	stmdbhi	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   105e0:	ldfeqd	f7, [r0], {172}	; 0xac
   105e4:			; <UNDEFINED> instruction: 0x0110e9dd
   105e8:	bl	1e61bf0 <backup_type@@Base+0x1e2d5e0>
   105ec:	svclt	0x00bc0e01
   105f0:	strmi	r4, [r0], r9, lsl #13
   105f4:	ldrdeq	lr, [sl, #-157]!	; 0xffffff63
   105f8:			; <UNDEFINED> instruction: 0x0602ebb8
   105fc:	streq	lr, [r3, -r9, ror #22]
   10600:	bl	1de1020 <backup_type@@Base+0x1daca10>
   10604:	ble	1d0a10 <backup_type@@Base+0x19c400>
   10608:	ldmib	sp, {r1, r3, r5, r6, r8, fp, ip, pc}^
   1060c:	bl	4aa3bc <backup_type@@Base+0x475dac>
   10610:	stmdbls	fp!, {r0, fp}^
   10614:	stmdbeq	r1, {r0, r1, r6, r8, r9, fp, sp, lr, pc}
   10618:	tsteq	r6, r8, lsl fp
   1061c:	bl	1274b1c <backup_type@@Base+0x124050c>
   10620:	teqls	pc, r7, lsl #2
   10624:	teqeq	lr, sp	; <illegal shifter operand>
   10628:	bl	1c610b0 <backup_type@@Base+0x1c2caa0>
   1062c:	svclt	0x00bc0e05
   10630:	strmi	r4, [sp], -r4, lsl #12
   10634:			; <UNDEFINED> instruction: 0x0114e9dd
   10638:			; <UNDEFINED> instruction: 0x46c2bfbc
   1063c:	bcc	a2170 <backup_type@@Base+0x6db60>
   10640:	mvnscc	pc, #-1073741808	; 0xc0000010
   10644:	bl	1ce1054 <backup_type@@Base+0x1caca44>
   10648:	ble	ff1d0a54 <backup_type@@Base+0xff19c444>
   1064c:	ldrdeq	lr, [r8, -sp]
   10650:			; <UNDEFINED> instruction: 0x670ae9dd
   10654:	bls	1b7740c <backup_type@@Base+0x1b42dfc>
   10658:			; <UNDEFINED> instruction: 0x417a199b
   1065c:	ldmib	sp, {r0, r1, r3, r4, r8, r9, fp, ip}^
   10660:	cmpls	r2, #16, 14	; 0x400000
   10664:	movweq	lr, #23394	; 0x5b62
   10668:	blls	1ab53bc <backup_type@@Base+0x1a80dac>
   1066c:	ldmibne	fp, {r0, r1, r3, r5, r6, r9, fp, ip, pc}
   10670:	bne	ff0e0c60 <backup_type@@Base+0xff0ac650>
   10674:	bl	18753cc <backup_type@@Base+0x1840dbc>
   10678:	cmpls	r5, #134217728	; 0x8000000
   1067c:	smmlsvs	r4, sp, r9, lr
   10680:	cmpcs	r2, #3620864	; 0x374000
   10684:			; <UNDEFINED> instruction: 0x41bb42b2
   10688:	blls	15c6eb8 <backup_type@@Base+0x15928a8>
   1068c:	bne	ff099e98 <backup_type@@Base+0xff065888>
   10690:	ldrmi	r9, [sl], r6, lsl #4
   10694:	bl	18773f8 <backup_type@@Base+0x1842de8>
   10698:	andls	r0, r7, #805306368	; 0x30000000
   1069c:	usat	r4, #24, fp, lsl #13
   106a0:	movweq	lr, #43956	; 0xabb4
   106a4:	streq	pc, [r0], -pc, asr #32
   106a8:			; <UNDEFINED> instruction: 0xf04f9306
   106ac:	bl	19516b8 <backup_type@@Base+0x191d0a8>
   106b0:	movwls	r0, #29451	; 0x730b
   106b4:	bllt	fff4e6b8 <backup_type@@Base+0xfff1a0a8>
   106b8:	tstcs	r4, #3620864	; 0x374000
   106bc:	ldmib	sp, {r3, r8, sl, ip, pc}^
   106c0:	ldmib	sp, {r1, r2, r6, r8, sl, lr}^
   106c4:	addsmi	r8, r4, #32, 18	; 0x80000
   106c8:	blge	10cae44 <backup_type@@Base+0x1096834>
   106cc:	movweq	lr, #15221	; 0x3b75
   106d0:	mcrge	6, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   106d4:	andne	lr, r6, #3620864	; 0x374000
   106d8:	ldmdbhi	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   106dc:	blge	144ae18 <backup_type@@Base+0x1416808>
   106e0:	subls	r9, pc, #-2147483629	; 0x80000013
   106e4:	ldmib	sp, {r6, r9, sl, sp, lr, pc}^
   106e8:	ldrls	r2, [r8, #-786]	; 0xfffffcee
   106ec:	strbmi	lr, [r4, #-2525]	; 0xfffff623
   106f0:	blge	104ae6c <backup_type@@Base+0x101685c>
   106f4:	stmib	sp, {r2, r4, r7, r9, lr}^
   106f8:	bl	1d6a430 <backup_type@@Base+0x1d35e20>
   106fc:	blle	511310 <backup_type@@Base+0x4dcd00>
   10700:			; <UNDEFINED> instruction: 0x232ce9dd
   10704:	blge	144ae40 <backup_type@@Base+0x1416830>
   10708:	tstcs	r6, #3358720	; 0x334000
   1070c:	andne	lr, r6, #3620864	; 0x374000
   10710:	subls	r9, pc, #-2147483629	; 0x80000013
   10714:			; <UNDEFINED> instruction: 0xf04fe553
   10718:			; <UNDEFINED> instruction: 0xf06f34ff
   1071c:	ldr	r4, [r7, r0, lsl #10]
   10720:	rscscc	pc, pc, pc, asr #32
   10724:	mvnscc	pc, pc, asr #32
   10728:	cdpls	7, 2, cr14, cr0, cr2, {2}
   1072c:	svclt	0x0000e6b1
   10730:	ldrbmi	lr, [r0, sp, lsr #18]!
   10734:	ldcmi	6, cr4, [sp], #-20	; 0xffffffec
   10738:	stmdavc	r3, {r1, r2, r3, r7, ip, sp, pc}
   1073c:	ldrbtmi	r4, [ip], #-2108	; 0xfffff7c4
   10740:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   10744:			; <UNDEFINED> instruction: 0x6716e9dd
   10748:	ldrbtmi	r5, [sl], #2080	; 0x820
   1074c:	ldmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   10750:	stmdavs	r0, {r2, r4, r9, sl, lr}
   10754:			; <UNDEFINED> instruction: 0xf04f900d
   10758:	cmplt	fp, r0
   1075c:	strmi	fp, [sl], -sl, ror #6
   10760:			; <UNDEFINED> instruction: 0x46234935
   10764:	ldrbtmi	r2, [r9], #-1
   10768:	bl	fe34e738 <backup_type@@Base+0xfe31a128>
   1076c:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   10770:	and	r6, fp, ip, lsl r0
   10774:	suble	r2, r5, r0, lsl #20
   10778:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
   1077c:	adcmi	r6, r3, #1769472	; 0x1b0000
   10780:	ldmdbmi	r0!, {r3, r4, r5, ip, lr, pc}
   10784:	ldrbtmi	r2, [r9], #-1
   10788:	bl	1f4e758 <backup_type@@Base+0x1f1a148>
   1078c:	stmdage	r1, {r1, r2, r3, r5, r8, r9, fp, lr}
   10790:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10794:	bmi	4aee8 <backup_type@@Base+0x168d8>
   10798:	bl	1296e28 <backup_type@@Base+0x1262818>
   1079c:	strbmi	r0, [r6, #-775]	; 0xfffffcf9
   107a0:	tsteq	r9, r7, ror fp
   107a4:			; <UNDEFINED> instruction: 0xf7fddb14
   107a8:	stmdbmi	r8!, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
   107ac:			; <UNDEFINED> instruction: 0x46024479
   107b0:			; <UNDEFINED> instruction: 0xf7f22001
   107b4:	movwcs	lr, #2920	; 0xb68
   107b8:	bmi	96c86c <backup_type@@Base+0x93825c>
   107bc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   107c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   107c4:	subsmi	r9, sl, sp, lsl #22
   107c8:	andlt	sp, lr, sp, lsr #2
   107cc:			; <UNDEFINED> instruction: 0x87f0e8bd
   107d0:	blx	ffdce7ce <backup_type@@Base+0xffd9a1be>
   107d4:	andeq	lr, r8, #20, 22	; 0x5000
   107d8:	movweq	lr, #39754	; 0x9b4a
   107dc:	stmdage	r7, {r2, r9, sl, lr}
   107e0:	blx	ffbce7de <backup_type@@Base+0xffb9a1ce>
   107e4:			; <UNDEFINED> instruction: 0x4622491b
   107e8:			; <UNDEFINED> instruction: 0x46034479
   107ec:			; <UNDEFINED> instruction: 0xf7f22001
   107f0:	strb	lr, [r0, sl, asr #22]!
   107f4:	eorcs	r4, ip, r8, lsl fp
   107f8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   107fc:			; <UNDEFINED> instruction: 0xf7f26819
   10800:	strb	lr, [r3, r0, lsr #23]
   10804:	andcs	r4, r2, #20, 22	; 0x5000
   10808:	tstcs	r1, r4, lsl r8
   1080c:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   10810:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
   10814:	b	dce7e4 <backup_type@@Base+0xd9a1d4>
   10818:			; <UNDEFINED> instruction: 0xf7f26828
   1081c:	blmi	44ada4 <backup_type@@Base+0x416794>
   10820:	andsvs	r4, ip, fp, ror r4
   10824:			; <UNDEFINED> instruction: 0xf7f2e7c9
   10828:	svclt	0x0000e9c6
   1082c:	andeq	r1, r2, sl, lsl #11
   10830:	andeq	r0, r0, r0, asr r2
   10834:	andeq	r1, r2, lr, ror r5
   10838:	muleq	r0, sl, r4
   1083c:	andeq	r3, r2, r6, asr #23
   10840:			; <UNDEFINED> instruction: 0x00023bba
   10844:	andeq	lr, r0, sl, lsl #9
   10848:	strdeq	r0, [r0], -ip
   1084c:	andeq	sp, r0, r0, lsr #3
   10850:	andeq	r1, r2, sl, lsl #10
   10854:	andeq	lr, r0, r4, lsr r4
   10858:	andeq	r0, r0, r4, ror #5
   1085c:	andeq	sp, r0, r8, lsl #21
   10860:	andeq	r3, r2, r4, lsl fp
   10864:	svcmi	0x00f0e92d
   10868:	pkhbtmi	fp, r2, r7, lsl #1
   1086c:	stmib	sp, {r0, r1, r3, r7, r9, sl, lr}^
   10870:	movwcs	r2, #4864	; 0x1300
   10874:			; <UNDEFINED> instruction: 0x6700e9dd
   10878:	movwls	r1, #35739	; 0x8b9b
   1087c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10880:	movweq	lr, #31587	; 0x7b63
   10884:	ldrtmi	r9, [r0], r9, lsl #6
   10888:	ldrtmi	r9, [r9], r4, lsr #22
   1088c:			; <UNDEFINED> instruction: 0x6720e9dd
   10890:	movwcc	r1, #14555	; 0x38db
   10894:			; <UNDEFINED> instruction: 0xf00900d8
   10898:	ldmib	sp, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
   1089c:	tstmi	r3, #-2013265920	; 0x88000000
   108a0:	andsle	r9, r9, r5, lsl r0
   108a4:	bl	637134 <backup_type@@Base+0x602b24>
   108a8:	bls	8d18b8 <backup_type@@Base+0x89d2a8>
   108ac:	streq	lr, [r2, #-2889]	; 0xfffff4b7
   108b0:	bl	1de1350 <backup_type@@Base+0x1dacd40>
   108b4:	vsubw.s8	q8, q0, d5
   108b8:	blls	8b0f54 <backup_type@@Base+0x87c944>
   108bc:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   108c0:	stmib	sp, {r0, r1, r3, r4, r6, r7, fp, ip}^
   108c4:	cmpmi	r2, r2, lsr #10
   108c8:	movweq	lr, #35603	; 0x8b13
   108cc:	strbmi	r9, [fp], -ip, lsl #6
   108d0:	movweq	lr, #15170	; 0x3b42
   108d4:	and	r9, r3, sp, lsl #6
   108d8:	strtcc	lr, [r2], #-2525	; 0xfffff623
   108dc:	strcc	lr, [ip], #-2509	; 0xfffff633
   108e0:	svceq	0x0002f1ba
   108e4:	andne	lr, r0, #3620864	; 0x374000
   108e8:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
   108ec:	movwcs	fp, #8108	; 0x1fac
   108f0:	adcsmi	r2, r1, #0, 6
   108f4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   108f8:	svclt	0x00a841ba
   108fc:	blcs	19504 <__assert_fail@plt+0x1649c>
   10900:	orrhi	pc, r8, r0
   10904:	strcc	lr, [r0], #-2525	; 0xfffff623
   10908:	ldmib	sp, {r8, sl, sp}^
   1090c:	stmib	sp, {r1, r8, fp, pc}^
   10910:	strcs	r3, [r1], #-1028	; 0xfffffbfc
   10914:	blls	148984 <backup_type@@Base+0x114374>
   10918:			; <UNDEFINED> instruction: 0xf1453401
   1091c:	movwcc	r0, #5376	; 0x1500
   10920:	blls	175538 <backup_type@@Base+0x140f28>
   10924:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   10928:	movwls	r4, #21844	; 0x5554
   1092c:	movweq	lr, #47989	; 0xbb75
   10930:	andne	lr, r4, #3620864	; 0x374000
   10934:	movwcs	fp, #8116	; 0x1fb4
   10938:	adcsmi	r2, r1, #0, 6
   1093c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10940:	svclt	0x00a841ba
   10944:	blcs	1954c <__assert_fail@plt+0x164e4>
   10948:	teqhi	r3, r0	; <UNPREDICTABLE>
   1094c:	movwcs	lr, #18909	; 0x49dd
   10950:	strtmi	r4, [r9], -r0, lsr #12
   10954:			; <UNDEFINED> instruction: 0xf84ef7ff
   10958:	bicsle	r2, ip, r0, lsl #16
   1095c:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10960:	ldmib	sp, {r2, r5, r8, r9, fp, ip, pc}^
   10964:	movwcc	r0, #4360	; 0x1108
   10968:	bne	6f71c4 <backup_type@@Base+0x6c2bb4>
   1096c:	biceq	lr, r3, #2048	; 0x800
   10970:	bl	f55c8 <backup_type@@Base+0xc0fb8>
   10974:	stmib	r3, {r6, r7, r8, r9}^
   10978:	ldmib	sp, {r8, sl, lr}^
   1097c:	blcs	5da14 <backup_type@@Base+0x29404>
   10980:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   10984:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   10988:	streq	pc, [r0], #-79	; 0xffffffb1
   1098c:	strcc	lr, [sl], #-2509	; 0xfffff633
   10990:	rschi	pc, r6, r0, asr #5
   10994:	smlabteq	lr, sp, r9, lr
   10998:	ldmib	sp, {r0, r1, r3, r4, r7, r8, r9, fp, ip}^
   1099c:	tstls	r0, #0, 4
   109a0:	movweq	lr, #31588	; 0x7b64
   109a4:	bl	feeb55f0 <backup_type@@Base+0xfee80fe0>
   109a8:	tstls	r2, #67108864	; 0x4000000
   109ac:	movweq	lr, #11115	; 0x2b6b
   109b0:	ldmib	sp, {r0, r1, r4, r8, r9, ip, pc}^
   109b4:	ldmib	sp, {r4, r9, ip}^
   109b8:	addsmi	r3, r9, #8, 8	; 0x8000000
   109bc:	vaddw.s8	q2, q8, d18
   109c0:			; <UNDEFINED> instruction: 0xf11380f0
   109c4:	movwls	r3, #33791	; 0x83ff
   109c8:			; <UNDEFINED> instruction: 0xf04f9b09
   109cc:	bls	21d1d0 <backup_type@@Base+0x1e8bc0>
   109d0:	mvnscc	pc, #-1073741808	; 0xc0000010
   109d4:	blls	535600 <backup_type@@Base+0x500ff0>
   109d8:	biceq	lr, r2, #3072	; 0xc00
   109dc:	rscscc	pc, pc, #79	; 0x4f
   109e0:	andne	lr, r2, #1097728	; 0x10c000
   109e4:	strcc	lr, [lr], #-2525	; 0xfffff623
   109e8:	andsne	lr, r2, #3620864	; 0x374000
   109ec:	bl	1d21420 <backup_type@@Base+0x1cece10>
   109f0:	vsubl.s8	q0, d0, d2
   109f4:	movwcc	r8, #4301	; 0x10cd
   109f8:	blls	3f5638 <backup_type@@Base+0x3c1028>
   109fc:	mvnscc	pc, pc, asr #32
   10a00:			; <UNDEFINED> instruction: 0xf1439a0e
   10a04:	movwls	r0, #62208	; 0xf300
   10a08:	bl	f7660 <backup_type@@Base+0xc3050>
   10a0c:			; <UNDEFINED> instruction: 0xf04f03c2
   10a10:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   10a14:	ldmib	sp, {r1, r9, ip}^
   10a18:	ldmib	sp, {r1, r2, r3, sl, ip, sp}^
   10a1c:	addmi	r1, fp, #8, 4	; 0x80000000
   10a20:	movweq	lr, #11124	; 0x2b74
   10a24:	addhi	pc, ip, r0, asr #5
   10a28:	ldrdeq	lr, [lr, -sp]
   10a2c:	ldrbtcc	pc, [pc], #79	; 10a34 <__assert_fail@plt+0xd9cc>	; <UNPREDICTABLE>
   10a30:	stmib	sp, {r2, r4, r8, r9, fp, ip, pc}^
   10a34:	bl	d0e3c <backup_type@@Base+0x9c82c>
   10a38:	movwls	r0, #9152	; 0x23c0
   10a3c:	mvnscc	pc, #79	; 0x4f
   10a40:	strcc	lr, [r4], #-2509	; 0xfffff633
   10a44:	ldmdb	r1, {r1, r8, fp, ip, pc}^
   10a48:	ldmib	r1, {r1, r8, r9, sp}^
   10a4c:	adcmi	r4, r2, #8388608	; 0x800000
   10a50:	tsteq	r5, r3, ror fp
   10a54:	mrrcne	11, 0, sp, r4, cr2
   10a58:	streq	pc, [r0, #-323]	; 0xfffffebd
   10a5c:	andne	lr, r0, #3620864	; 0x374000
   10a60:	stmdaeq	r1, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   10a64:	stmdbeq	r2, {r0, r2, r5, r6, r8, r9, fp, sp, lr, pc}
   10a68:	strbmi	lr, [r2], -pc
   10a6c:	strtmi	r4, [r0], -fp, asr #12
   10a70:			; <UNDEFINED> instruction: 0xf7fe4629
   10a74:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   10a78:	addhi	pc, r6, r0
   10a7c:			; <UNDEFINED> instruction: 0xf1453401
   10a80:			; <UNDEFINED> instruction: 0xf1180500
   10a84:			; <UNDEFINED> instruction: 0xf1490801
   10a88:	ldrbmi	r0, [r4, #-2304]	; 0xfffff700
   10a8c:	movweq	lr, #47989	; 0xbb75
   10a90:	movwcs	fp, #8116	; 0x1fb4
   10a94:	ldrmi	r2, [r0, #768]!	; 0x300
   10a98:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10a9c:	andeq	lr, r7, #123904	; 0x1e400
   10aa0:	movwcs	fp, #4008	; 0xfa8
   10aa4:	mvnle	r2, r0, lsl #22
   10aa8:	strmi	r9, [fp, #2818]!	; 0xb02
   10aac:	strmi	fp, [r2, #3848]!	; 0xf08
   10ab0:	eorne	lr, r2, #3620864	; 0x374000
   10ab4:	strmi	lr, [r0, #-2499]	; 0xfffff63d
   10ab8:	movwcs	fp, #7948	; 0x1f0c
   10abc:	strmi	r2, [r8, #768]	; 0x300
   10ac0:	andeq	lr, r2, #123904	; 0x1e400
   10ac4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10ac8:	movwcs	fp, #4024	; 0xfb8
   10acc:	bl	53d2a0 <backup_type@@Base+0x508c90>
   10ad0:	bl	11516f8 <backup_type@@Base+0x111d0e8>
   10ad4:	ldmib	sp, {r0, r3, r9}^
   10ad8:	blne	6e1f08 <backup_type@@Base+0x6ad8f8>
   10adc:	bl	18b56fc <backup_type@@Base+0x18810ec>
   10ae0:	movwls	r0, #29445	; 0x7305
   10ae4:	strcc	lr, [r6], #-2525	; 0xfffff623
   10ae8:	andne	lr, ip, #3620864	; 0x374000
   10aec:	bl	1d21520 <backup_type@@Base+0x1cecf10>
   10af0:	blle	2d1700 <backup_type@@Base+0x29d0f0>
   10af4:	strcc	lr, [r4], #-2525	; 0xfffff623
   10af8:	bl	1d2200c <backup_type@@Base+0x1ced9fc>
   10afc:	svclt	0x00b80309
   10b00:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10b04:	svclt	0x0008454f
   10b08:	eorle	r4, pc, r6, asr #10
   10b0c:	ldmib	sp, {r8, r9, fp, ip, pc}^
   10b10:	blcc	95338 <backup_type@@Base+0x60d28>
   10b14:	blls	b571c <backup_type@@Base+0x8110c>
   10b18:	tsteq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   10b1c:	blls	7572c <backup_type@@Base+0x4111c>
   10b20:	mvnscc	pc, #-1073741808	; 0xc0000010
   10b24:	ldmib	sp, {r0, r8, r9, ip, pc}^
   10b28:	addmi	r3, fp, #0, 8
   10b2c:	movweq	lr, #11124	; 0x2b74
   10b30:	ldmib	sp, {r3, r7, r9, fp, ip, lr, pc}^
   10b34:	strcc	r3, [r1], #-1028	; 0xfffffbfc
   10b38:			; <UNDEFINED> instruction: 0xf1b3bf08
   10b3c:			; <UNDEFINED> instruction: 0xd1153fff
   10b40:	movwcc	r9, #6922	; 0x1b0a
   10b44:	blls	2f5774 <backup_type@@Base+0x2c1164>
   10b48:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   10b4c:	ldmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   10b50:	ldmib	sp, {r1, r3, r9, ip}^
   10b54:	addmi	r3, fp, #36, 8	; 0x24000000
   10b58:	movweq	lr, #11124	; 0x2b74
   10b5c:	svcge	0x0029f6bf
   10b60:	mvnscc	pc, #79	; 0x4f
   10b64:	ldrbtcc	pc, [pc], #79	; 10b6c <__assert_fail@plt+0xdb04>	; <UNPREDICTABLE>
   10b68:	strcc	lr, [r4], #-2509	; 0xfffff633
   10b6c:	ldrmi	r9, [r9], -r6, lsr #22
   10b70:	movwcs	lr, #18909	; 0x49dd
   10b74:	movwcs	lr, #2497	; 0x9c1
   10b78:			; <UNDEFINED> instruction: 0xf7f19815
   10b7c:	ldmib	sp, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   10b80:	andslt	r0, r7, sl, lsl #2
   10b84:	svchi	0x00f0e8bd
   10b88:	stmib	r3, {r1, r8, r9, fp, ip, pc}^
   10b8c:	ldr	r4, [sp, r0, lsl #10]!
   10b90:			; <UNDEFINED> instruction: 0xf1139b0e
   10b94:	movwls	r3, #58367	; 0xe3ff
   10b98:			; <UNDEFINED> instruction: 0xf1439b0f
   10b9c:	movwls	r3, #62463	; 0xf3ff
   10ba0:	blls	24a88c <backup_type@@Base+0x21627c>
   10ba4:	movwls	r3, #33537	; 0x8301
   10ba8:			; <UNDEFINED> instruction: 0xf1439b09
   10bac:	movwls	r0, #37632	; 0x9300
   10bb0:	stmib	sp, {r3, r4, r8, r9, sl, sp, lr, pc}^
   10bb4:	strmi	r8, [fp, #2306]!	; 0x902
   10bb8:	andne	lr, r4, #3620864	; 0x374000
   10bbc:	strmi	fp, [r2, #3848]!	; 0xf08
   10bc0:	stmdbhi	r2!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   10bc4:	movwcs	fp, #7948	; 0x1f0c
   10bc8:	strbmi	r2, [r1, #-768]	; 0xfffffd00
   10bcc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10bd0:	andeq	lr, r9, r2, ror fp
   10bd4:	movwcs	fp, #4024	; 0xfb8
   10bd8:			; <UNDEFINED> instruction: 0xf43f2b00
   10bdc:	stmdane	r3!, {r0, r6, r7, r9, sl, fp, sp, pc}^
   10be0:	ldrmi	r9, [r3], -lr, lsl #6
   10be4:	movweq	lr, #15173	; 0x3b45
   10be8:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   10bec:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
   10bf0:	addmi	r0, r2, #12, 2
   10bf4:			; <UNDEFINED> instruction: 0xf6ff418b
   10bf8:	movwcs	sl, #3763	; 0xeb3
   10bfc:	stmib	sp, {sl, sp}^
   10c00:	ldr	r3, [r3, sl, lsl #8]!
   10c04:	movwcc	r9, #6948	; 0x1b24
   10c08:	blls	975838 <backup_type@@Base+0x941228>
   10c0c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   10c10:	ldr	r9, [r1, fp, lsl #6]!
   10c14:	strcc	lr, [r0], #-2525	; 0xfffff623
   10c18:	stmib	sp, {r8, sl, sp}^
   10c1c:	strcs	r3, [r1], #-1028	; 0xfffffbfc
   10c20:	svclt	0x0000e7c9
   10c24:	svcmi	0x00f0e92d
   10c28:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   10c2c:	vmla.f64	d8, d9, d4
   10c30:	smullslt	r0, sp, r0, sl
   10c34:			; <UNDEFINED> instruction: 0xf8df920e
   10c38:	movwls	r2, #64524	; 0xfc0c
   10c3c:	stccc	8, cr15, [r8], {223}	; 0xdf
   10c40:	tstls	r8, sl, ror r4
   10c44:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10c48:			; <UNDEFINED> instruction: 0xf04f935b
   10c4c:	movwcs	r0, #4864	; 0x1300
   10c50:	rscscc	pc, pc, sp, lsl #17
   10c54:	ldc2l	7, cr15, [r0], {247}	; 0xf7
   10c58:	mcr	8, 0, r6, cr8, cr3, {1}
   10c5c:	andsls	r3, sl, r0, lsl sl
   10c60:	ldmib	sp, {r0, r1, r3, r4, r8, ip, pc}^
   10c64:	sfmne	f1, 2, [fp], {26}
   10c68:			; <UNDEFINED> instruction: 0xf1429322
   10c6c:			; <UNDEFINED> instruction: 0x93230300
   10c70:	ldc2l	7, cr15, [sl], {247}	; 0xf7
   10c74:	teqls	r9, #108544	; 0x1a800
   10c78:	andcs	r4, r5, r6, lsl #12
   10c7c:			; <UNDEFINED> instruction: 0xf7fb460f
   10c80:			; <UNDEFINED> instruction: 0xf8dffcdf
   10c84:			; <UNDEFINED> instruction: 0x1c703bc8
   10c88:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
   10c8c:	tstls	r9, #2063597568	; 0x7b000000
   10c90:			; <UNDEFINED> instruction: 0xf7f7461e
   10c94:	ldmdacs	lr, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   10c98:	ldmib	sp, {r1, r8, r9, sl, fp, ip, sp, pc}^
   10c9c:	ldrmi	r2, [r6], -r2, lsr #6
   10ca0:	andle	r4, r4, pc, lsl r6
   10ca4:	stmdblt	r0, {r0, ip, sp, lr, pc}^
   10ca8:			; <UNDEFINED> instruction: 0xf1473601
   10cac:	ldrtmi	r0, [r0], -r0, lsl #14
   10cb0:			; <UNDEFINED> instruction: 0xf7f74639
   10cb4:	ldmdacs	sp!, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   10cb8:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   10cbc:	andcs	fp, r1, ip, lsl #30
   10cc0:	rscsle	r2, r1, r0
   10cc4:	ldrvs	lr, [r0, -sp, asr #19]
   10cc8:			; <UNDEFINED> instruction: 0xf7f79038
   10ccc:	ldmib	sp, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}^
   10cd0:	tstmi	r3, #939524096	; 0x38000000
   10cd4:	smlabteq	ip, sp, r9, lr
   10cd8:	ldrbhi	pc, [lr]	; <UNPREDICTABLE>
   10cdc:			; <UNDEFINED> instruction: 0xf8df2101
   10ce0:			; <UNDEFINED> instruction: 0x91202b70
   10ce4:	tstls	r2, r0, asr #18
   10ce8:	ldmdbls	r9, {r1, r2, r9, sl, lr}
   10cec:	blcc	194f070 <backup_type@@Base+0x191aa60>
   10cf0:	eorls	r5, fp, #9043968	; 0x8a0000
   10cf4:	teqls	r2, #13303808	; 0xcb0000
   10cf8:	andsne	lr, sl, #3620864	; 0x374000
   10cfc:	movwls	r1, #44171	; 0xac8b
   10d00:	movweq	pc, #322	; 0x142	; <UNPREDICTABLE>
   10d04:	ldmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   10d08:	ldrbmi	sl, [r6], #-2826	; 0xfffff4f6
   10d0c:			; <UNDEFINED> instruction: 0xf0091c70
   10d10:			; <UNDEFINED> instruction: 0x4632f85f
   10d14:	strmi	r2, [r5], -r0, lsr #2
   10d18:			; <UNDEFINED> instruction: 0xf7f29008
   10d1c:	ldmib	sp, {r3, r5, r7, fp, sp, lr, pc}^
   10d20:	bls	333160 <backup_type@@Base+0x2feb50>
   10d24:	stmdals	sp, {r0, r3, r5, r9, sl, lr}
   10d28:	bl	62267c <backup_type@@Base+0x5ee06c>
   10d2c:	strtmi	r0, [fp], #-1026	; 0xfffffbfe
   10d30:	streq	lr, [r0, -r9, asr #22]
   10d34:	cmpls	r0, r2, lsr #16
   10d38:	stmdane	r5!, {r1, r3, r5, r9, sp}
   10d3c:	strcc	r7, [r3, #-10]
   10d40:			; <UNDEFINED> instruction: 0x4640223d
   10d44:	stccs	8, cr15, [r1], {3}
   10d48:			; <UNDEFINED> instruction: 0x4653225e
   10d4c:	bne	6e637c <backup_type@@Base+0x6b1d6c>
   10d50:	strmi	r0, [fp], #-296	; 0xfffffed8
   10d54:			; <UNDEFINED> instruction: 0xf0099341
   10d58:	stclne	8, cr15, [r1], #-236	; 0xffffff14
   10d5c:	movwcs	r9, #3602	; 0xe12
   10d60:	strmi	lr, [r2, -sp, asr #19]
   10d64:	movwls	r0, #16585	; 0x40c9
   10d68:	strbeq	lr, [r5, #2817]	; 0xb01
   10d6c:			; <UNDEFINED> instruction: 0x2322e9dd
   10d70:	mvnmi	r9, #5242880	; 0x500000
   10d74:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10d78:	stmdane	r5, {r1, r2, r6, r8, fp, ip}^
   10d7c:	andcs	r2, r1, r0, lsl #2
   10d80:	strcs	r9, [r1, #-1346]	; 0xfffffabe
   10d84:			; <UNDEFINED> instruction: 0xf88d9643
   10d88:			; <UNDEFINED> instruction: 0xf7fe5110
   10d8c:	stmdals	r2, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
   10d90:	sbceq	lr, r4, r0, lsl #22
   10d94:	mrc	7, 5, APSR_nzcv, cr14, cr1, {7}
   10d98:	ldmdavs	fp, {r1, r4, r5, r8, r9, fp, ip, pc}
   10d9c:			; <UNDEFINED> instruction: 0xf100079b
   10da0:	ldmib	sp, {r2, r5, r7, sl, pc}^
   10da4:			; <UNDEFINED> instruction: 0xf110010e
   10da8:			; <UNDEFINED> instruction: 0x932c33ff
   10dac:			; <UNDEFINED> instruction: 0xf1419b2b
   10db0:	strdls	r3, [sp, -pc]!
   10db4:	ldrdeq	lr, [ip, -sp]!
   10db8:	movwcs	lr, #2515	; 0x9d3
   10dbc:	orrmi	r4, fp, r2, lsl #5
   10dc0:	strhi	pc, [r9], #704	; 0x2c0
   10dc4:	tstcs	r0, r1
   10dc8:	strmi	r4, [ip], -r3, lsl #12
   10dcc:	ldrcc	lr, [r2], #-2509	; 0xfffff633
   10dd0:	mcrr2	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
   10dd4:	bcc	fe04f158 <backup_type@@Base+0xfe01ab48>
   10dd8:	mcr	4, 0, r4, cr8, cr11, {3}
   10ddc:			; <UNDEFINED> instruction: 0xf8df3a90
   10de0:	ldrbtmi	r3, [fp], #-2684	; 0xfffff584
   10de4:			; <UNDEFINED> instruction: 0xf8df931a
   10de8:	ldrbtmi	r3, [fp], #-2680	; 0xfffff588
   10dec:	pkhbtmi	r9, r2, lr, lsl #6
   10df0:	svceq	0x002df1ba
   10df4:	ldmib	sp, {r0, r2, r4, r5, r6, ip, lr, pc}^
   10df8:			; <UNDEFINED> instruction: 0x46204510
   10dfc:			; <UNDEFINED> instruction: 0xf7f74629
   10e00:	stmdacs	fp!, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
   10e04:	adchi	pc, r1, #0
   10e08:	svceq	0x0020f1ba
   10e0c:	ldrhi	pc, [fp, r0, asr #32]!
   10e10:	bls	4b7a38 <backup_type@@Base+0x483428>
   10e14:	ldmdavc	fp, {r0, r1, r4, sl, lr}
   10e18:			; <UNDEFINED> instruction: 0xf0002b2d
   10e1c:	bls	2b1a40 <backup_type@@Base+0x27d430>
   10e20:			; <UNDEFINED> instruction: 0x5c899908
   10e24:			; <UNDEFINED> instruction: 0xf000292b
   10e28:	blcs	831b00 <backup_type@@Base+0x7fd4f0>
   10e2c:	ldmib	sp, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
   10e30:	bcc	7ba80 <backup_type@@Base+0x47470>
   10e34:	ldmib	sp, {r3, r8, r9, fp, ip, pc}^
   10e38:	ldmne	sp, {r4, r8, fp, pc}
   10e3c:	ldmdane	pc, {r0, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
   10e40:	movwcs	lr, #43485	; 0xa9dd
   10e44:			; <UNDEFINED> instruction: 0x461e4614
   10e48:			; <UNDEFINED> instruction: 0xf817e003
   10e4c:	blcs	820a58 <backup_type@@Base+0x7ec448>
   10e50:			; <UNDEFINED> instruction: 0x4640d11a
   10e54:			; <UNDEFINED> instruction: 0xf7f74649
   10e58:	stmdacs	r0!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
   10e5c:			; <UNDEFINED> instruction: 0xf815d114
   10e60:	blcs	820a6c <backup_type@@Base+0x7ec45c>
   10e64:			; <UNDEFINED> instruction: 0xf11ad110
   10e68:			; <UNDEFINED> instruction: 0xf14b0a01
   10e6c:			; <UNDEFINED> instruction: 0xf1180b00
   10e70:			; <UNDEFINED> instruction: 0xf1490801
   10e74:	ldrbmi	r0, [r0], -r0, lsl #18
   10e78:	ldrbmi	r3, [r9], -r1, lsl #8
   10e7c:	streq	pc, [r0], -r6, asr #2
   10e80:	blx	ffccee66 <backup_type@@Base+0xffc9a856>
   10e84:	rscle	r2, r0, r0, lsr #16
   10e88:	andne	lr, sl, #3620864	; 0x374000
   10e8c:	ldmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   10e90:	stmdbls	lr, {r0, r1, r5, r6, r9, fp, ip}
   10e94:	andeq	lr, r2, #104448	; 0x19800
   10e98:	stmiane	fp, {r3, r4, fp, ip, pc}^
   10e9c:	blls	3f5adc <backup_type@@Base+0x3c14cc>
   10ea0:	blge	4cb5dc <backup_type@@Base+0x496fcc>
   10ea4:	movweq	lr, #15170	; 0x3b42
   10ea8:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   10eac:			; <UNDEFINED> instruction: 0xf117780e
   10eb0:			; <UNDEFINED> instruction: 0xf14832ff
   10eb4:			; <UNDEFINED> instruction: 0xf7f633ff
   10eb8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   10ebc:	tsthi	r6, #64	; 0x40	; <UNPREDICTABLE>
   10ec0:	stmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10ec4:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10ec8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10ecc:	blls	16eaf3c <backup_type@@Base+0x16b692c>
   10ed0:			; <UNDEFINED> instruction: 0xf041405a
   10ed4:	ldmdals	r8!, {r1, r2, r6, pc}
   10ed8:	ldc	0, cr11, [sp], #372	; 0x174
   10edc:	pop	{r2, r8, r9, fp, pc}
   10ee0:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   10ee4:	ldrbmi	r4, [r0], -sl, lsl #10
   10ee8:	ldmdbhi	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   10eec:	and	r9, r7, r8, lsl #28
   10ef0:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
   10ef4:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   10ef8:	strbmi	r4, [r9], -r0, asr #12
   10efc:	blx	fed4eee2 <backup_type@@Base+0xfed1a8d2>
   10f00:	movweq	lr, #35590	; 0x8b06
   10f04:			; <UNDEFINED> instruction: 0xf893282d
   10f08:			; <UNDEFINED> instruction: 0xf040b000
   10f0c:			; <UNDEFINED> instruction: 0xf1bb8226
   10f10:	andle	r0, sp, sp, lsr #30
   10f14:	ldmdavc	fp, {r0, r1, r4, r5, r8, fp, ip}
   10f18:	andle	r2, r9, fp, lsr #22
   10f1c:	svceq	0x0020f1bb
   10f20:	blcs	8456c0 <backup_type@@Base+0x8110b0>
   10f24:	andshi	pc, r3, r1, asr #32
   10f28:			; <UNDEFINED> instruction: 0xf1453401
   10f2c:	ldrb	r0, [pc, r0, lsl #10]
   10f30:			; <UNDEFINED> instruction: 0x6710e9dd
   10f34:			; <UNDEFINED> instruction: 0xf1ba4682
   10f38:	andsle	r0, r8, sp, lsr #30
   10f3c:			; <UNDEFINED> instruction: 0x46394630
   10f40:	blx	fe4cef26 <backup_type@@Base+0xfe49a916>
   10f44:	svceq	0x002df1bb
   10f48:	stmdacs	fp!, {r0, r3, r4, r5, ip, lr, pc}
   10f4c:	stmdbls	r8, {r1, r2, r5, ip, lr, pc}
   10f50:	ldmdavc	r2, {r1, r3, r8, fp, ip}
   10f54:	cmple	ip, fp, lsr #20
   10f58:			; <UNDEFINED> instruction: 0xf813190b
   10f5c:	strcc	r2, [r1], #-3841	; 0xfffff0ff
   10f60:	streq	pc, [r0, #-325]	; 0xfffffebb
   10f64:	rscsle	r2, r8, fp, lsr #20
   10f68:	svceq	0x002df1ba
   10f6c:	bls	24570c <backup_type@@Base+0x2110fc>
   10f70:	ldmdavc	fp, {r0, r1, r4, r8, fp, ip}
   10f74:	tstle	r7, fp, lsr #22
   10f78:			; <UNDEFINED> instruction: 0xf8124422
   10f7c:	strcc	r3, [r1], #-3841	; 0xfffff0ff
   10f80:	streq	pc, [r0, #-325]	; 0xfffffebb
   10f84:	rscsle	r2, r8, fp, lsr #22
   10f88:	svceq	0x0020f1bb
   10f8c:	blcs	845404 <backup_type@@Base+0x810df4>
   10f90:	strbhi	pc, [r0, r0, asr #32]	; <UNPREDICTABLE>
   10f94:			; <UNDEFINED> instruction: 0xf1453401
   10f98:	ands	r0, r5, r0, lsl #10
   10f9c:			; <UNDEFINED> instruction: 0xf1473601
   10fa0:	ldrtmi	r0, [r0], -r0, lsl #14
   10fa4:			; <UNDEFINED> instruction: 0xf7f74639
   10fa8:	stmdacs	fp!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   10fac:			; <UNDEFINED> instruction: 0xe7c2d0f6
   10fb0:			; <UNDEFINED> instruction: 0xf1473601
   10fb4:	ldrtmi	r0, [r0], -r0, lsl #14
   10fb8:			; <UNDEFINED> instruction: 0xf7f74639
   10fbc:	stmdacs	fp!, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   10fc0:			; <UNDEFINED> instruction: 0xf1bad0f6
   10fc4:	andle	r0, sp, r0, lsr #30
   10fc8:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
   10fcc:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   10fd0:	strbmi	r4, [r9], -r0, asr #12
   10fd4:	blx	124efba <backup_type@@Base+0x121a9aa>
   10fd8:	strbmi	r9, [r3], #-2824	; 0xfffff4f8
   10fdc:	mullt	r0, r3, r8
   10fe0:	str	r4, [r8, r2, lsl #13]!
   10fe4:			; <UNDEFINED> instruction: 0xf0402820
   10fe8:	strcc	r8, [r1], -fp, lsl #15
   10fec:	streq	pc, [r0, -r7, asr #2]
   10ff0:			; <UNDEFINED> instruction: 0xf1bae7ea
   10ff4:			; <UNDEFINED> instruction: 0xf0000f20
   10ff8:	ldmdacs	lr, {r3, r6, r9, pc}^
   10ffc:			; <UNDEFINED> instruction: 0xf1babf08
   11000:	tstle	r4, sp, lsr pc
   11004:	svceq	0x0020f1bb
   11008:	bcs	845448 <backup_type@@Base+0x810e38>
   1100c:			; <UNDEFINED> instruction: 0xf8dfd011
   11010:	vst2.16	{d19-d20}, [pc :64], r8
   11014:			; <UNDEFINED> instruction: 0xf8df72d1
   11018:			; <UNDEFINED> instruction: 0xf8df1854
   1101c:	ldrbtmi	r0, [fp], #-2132	; 0xfffff7ac
   11020:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11024:	stmda	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11028:	svceq	0x003df1bb
   1102c:	bcs	17c0c54 <backup_type@@Base+0x178c644>
   11030:	ldmib	sp, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   11034:	adcmi	r2, r2, #671088640	; 0x28000000
   11038:	andsne	lr, r0, #3620864	; 0x374000
   1103c:	svclt	0x00b441ab
   11040:	movwcs	r2, #769	; 0x301
   11044:			; <UNDEFINED> instruction: 0xf00342b1
   11048:			; <UNDEFINED> instruction: 0x41ba0301
   1104c:	movwcs	fp, #4008	; 0xfa8
   11050:			; <UNDEFINED> instruction: 0xf0002b00
   11054:	ldmib	sp, {r2, r6, r7, r9, sl, pc}^
   11058:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
   1105c:	stmib	sp, {r4, r8, r9, fp, sp, pc}^
   11060:	eor	r2, r2, ip, lsl #6
   11064:	movwcc	r9, #6922	; 0x1b0a
   11068:	blls	2f5c98 <backup_type@@Base+0x2c1688>
   1106c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   11070:	blls	335ca4 <backup_type@@Base+0x301694>
   11074:	beq	8d4e4 <backup_type@@Base+0x58ed4>
   11078:	bleq	4d5ac <backup_type@@Base+0x18f9c>
   1107c:	movwls	r3, #49921	; 0xc301
   11080:			; <UNDEFINED> instruction: 0xf1439b0d
   11084:	movwls	r0, #54016	; 0xd300
   11088:	movwcs	lr, #43485	; 0xa9dd
   1108c:			; <UNDEFINED> instruction: 0x41ab42a2
   11090:	movwcs	fp, #8116	; 0x1fb4
   11094:	ldrmi	r2, [r2, #768]!	; 0x300
   11098:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1109c:	andeq	lr, r7, #125952	; 0x1ec00
   110a0:	movwcs	fp, #4008	; 0xfa8
   110a4:			; <UNDEFINED> instruction: 0xf0002b00
   110a8:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, pc}^
   110ac:	ldrbmi	r2, [r0], -ip, lsl #6
   110b0:			; <UNDEFINED> instruction: 0xf7fe4659
   110b4:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   110b8:	ldmib	sp, {r2, r4, r6, r7, r8, ip, lr, pc}^
   110bc:			; <UNDEFINED> instruction: 0xf8df120a
   110c0:	addsmi	r3, r5, #180, 14	; 0x2d00000
   110c4:	svclt	0x00089a19
   110c8:	stmib	sp, {r2, r3, r7, r9, lr}^
   110cc:	svclt	0x0014ab10
   110d0:	mrscs	r2, (UNDEF: 17)
   110d4:	svclt	0x0008455f
   110d8:			; <UNDEFINED> instruction: 0xf8524556
   110dc:	svclt	0x0018a003
   110e0:			; <UNDEFINED> instruction: 0xf8da2100
   110e4:	blcs	5d0ec <backup_type@@Base+0x28adc>
   110e8:	adchi	pc, pc, #0
   110ec:	movwcs	lr, #59869	; 0xe9dd
   110f0:			; <UNDEFINED> instruction: 0xbc0ce9dd
   110f4:	svclt	0x00084563
   110f8:	andle	r4, sp, sl, asr r5
   110fc:			; <UNDEFINED> instruction: 0xbc0ce9dd
   11100:			; <UNDEFINED> instruction: 0xf11b9818
   11104:	strdls	r3, [lr, -pc]
   11108:	mvnscc	pc, #76, 2
   1110c:			; <UNDEFINED> instruction: 0xff52f7f5
   11110:	stmdacs	r0, {r1, r2, r3, r8, fp, ip, pc}
   11114:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
   11118:			; <UNDEFINED> instruction: 0xf0402900
   1111c:	ldmib	sp, {r1, r2, r8, pc}^
   11120:	stmib	sp, {r2, r3, r8, r9, sp}^
   11124:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
   11128:	ldmib	sp, {r1, r3, r8, r9, sp}^
   1112c:	stmib	sp, {r1, r3, sl, fp, ip, sp, pc}^
   11130:	ldmib	sp, {r1, r2, r5, r8, r9, sp}^
   11134:	stmib	sp, {r4, r8, r9, sp}^
   11138:	bl	fed19db0 <backup_type@@Base+0xfece57a0>
   1113c:			; <UNDEFINED> instruction: 0xf8da020b
   11140:	bl	195d148 <backup_type@@Base+0x1928b38>
   11144:	andsls	r0, r4, #12, 2
   11148:	blcs	355a8 <backup_type@@Base+0xf98>
   1114c:	bicshi	pc, r6, r0
   11150:	andcs	r2, r0, #0, 2
   11154:	ldrvs	lr, [r0, -sp, asr #19]
   11158:	strmi	lr, [sl, #-2509]	; 0xfffff633
   1115c:	andne	lr, ip, #3358720	; 0x334000
   11160:	ldmib	sp, {r2, r4, r9, fp, ip, pc}^
   11164:	ldclne	12, cr11, [r6], {28}
   11168:	ldmdbls	r1, {r1, r2, r4, r9, fp, ip, pc}
   1116c:	andeq	pc, r0, r2, asr #2
   11170:	bl	fecb79b8 <backup_type@@Base+0xfec833a8>
   11174:	bl	18519a8 <backup_type@@Base+0x181d398>
   11178:	ldmne	r2!, {r2, r3, r8}
   1117c:	bleq	8be84 <backup_type@@Base+0x57874>
   11180:	ldrmi	r2, [r4], r1, lsl #22
   11184:	addshi	pc, r8, #0
   11188:	ldrdeq	lr, [lr, -sp]
   1118c:	bl	722b2c <backup_type@@Base+0x6ee51c>
   11190:	bl	12d1d98 <backup_type@@Base+0x129d788>
   11194:			; <UNDEFINED> instruction: 0xf1130201
   11198:			; <UNDEFINED> instruction: 0xf14233ff
   1119c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   111a0:	stmib	sp, {r8}^
   111a4:			; <UNDEFINED> instruction: 0xf10d3202
   111a8:	mrc	0, 0, r0, cr8, cr15, {7}
   111ac:	vmov	r2, s19
   111b0:			; <UNDEFINED> instruction: 0xf7ff1a90
   111b4:	ldmdbls	r4, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   111b8:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   111bc:			; <UNDEFINED> instruction: 0x9e191a77
   111c0:	ldmdbls	r6, {r3, r4, r9, fp, ip, pc}
   111c4:	ldmdbvc	r0, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   111c8:	andeq	lr, r1, #109568	; 0x1ac00
   111cc:	vmov.32	r9, d8[0]
   111d0:	ldrmi	r1, [r8], #-2576	; 0xfffff5f0
   111d4:	ldmibne	fp, {r0, r1, r4, r5, fp, sp, lr}^
   111d8:	ldmdavs	r3!, {r0, r1, r4, r5, sp, lr}^
   111dc:	andeq	lr, r2, #68608	; 0x10c00
   111e0:			; <UNDEFINED> instruction: 0xf7f16072
   111e4:	bls	64ce34 <backup_type@@Base+0x618824>
   111e8:	tstvc	r0, r1
   111ec:			; <UNDEFINED> instruction: 0x2326e9dd
   111f0:			; <UNDEFINED> instruction: 0x41ab42a2
   111f4:	andhi	pc, pc, #192, 4
   111f8:	ldrdvs	pc, [r0], -sl
   111fc:			; <UNDEFINED> instruction: 0xf0002e01
   11200:	blls	7b29d8 <backup_type@@Base+0x77e3c8>
   11204:	bne	44ca6c <backup_type@@Base+0x41845c>
   11208:			; <UNDEFINED> instruction: 0xf7f14418
   1120c:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   11210:	ldmib	sp, {r2, r3, r4, r8, r9, fp, sp, pc}^
   11214:	movwcs	r6, #5904	; 0x1710
   11218:	ldrmi	r9, [r2, #2584]!	; 0xa18
   1121c:	andeq	lr, r7, fp, ror fp
   11220:	ble	72d674 <backup_type@@Base+0x6f9064>
   11224:	ldrmi	lr, [r4, #-2509]	; 0xfffff633
   11228:	bpl	44ca90 <backup_type@@Base+0x418480>
   1122c:	ldmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   11230:			; <UNDEFINED> instruction: 0x46504691
   11234:			; <UNDEFINED> instruction: 0x462a4659
   11238:	blx	9cf21c <backup_type@@Base+0x99ac0c>
   1123c:	beq	8d6ac <backup_type@@Base+0x5909c>
   11240:	bleq	4d774 <backup_type@@Base+0x19164>
   11244:	svclt	0x0008455f
   11248:			; <UNDEFINED> instruction: 0xf8894556
   1124c:	mvnsle	r0, r4
   11250:	ldmdbhi	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11254:	ldmib	sp, {r0, r1, r9, sl, lr}^
   11258:	stmib	sp, {r2, r4, r8, sl, lr}^
   1125c:			; <UNDEFINED> instruction: 0xf8dfab1c
   11260:	mrc	6, 0, r0, cr8, cr12, {0}
   11264:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   11268:	bvs	44cad0 <backup_type@@Base+0x4184c0>
   1126c:			; <UNDEFINED> instruction: 0xf7f14418
   11270:	bls	64cda8 <backup_type@@Base+0x618798>
   11274:	cdp	3, 1, cr2, cr8, cr1, {0}
   11278:	addshi	r0, r3, r0, lsl sl
   1127c:	mrrc	7, 15, pc, r6, cr1	; <UNPREDICTABLE>
   11280:			; <UNDEFINED> instruction: 0xf0402800
   11284:	ldmib	sp, {r0, r3, r7, r9, sl, pc}^
   11288:	tstmi	r3, #12, 6	; 0x30000000
   1128c:	strhi	pc, [r1], #64	; 0x40
   11290:	movwcs	r9, #6713	; 0x1a39
   11294:	strbmi	r4, [r9], -r0, asr #12
   11298:	tsteq	r2, sp, asr #19
   1129c:			; <UNDEFINED> instruction: 0xf7f77013
   112a0:	strmi	pc, [r2], r3, ror #19
   112a4:	stmib	sp, {r2, r5, r7, r8, sl, sp, lr, pc}^
   112a8:	ldmib	sp, {r4, r8, r9, fp, sp, pc}^
   112ac:	addsmi	r2, sp, #671088640	; 0x28000000
   112b0:	addsmi	fp, r4, #8, 30
   112b4:	andsne	lr, r0, #3620864	; 0x374000
   112b8:	movwcs	fp, #3860	; 0xf14
   112bc:	addsmi	r2, r7, #67108864	; 0x4000000
   112c0:	addmi	fp, lr, #12, 30	; 0x30
   112c4:	blcs	19ecc <renameat2@@Base+0x5a4>
   112c8:	orrhi	pc, r7, r0
   112cc:	andne	lr, ip, #3620864	; 0x374000
   112d0:	rscseq	pc, pc, sp, lsl #2
   112d4:			; <UNDEFINED> instruction: 0xbc0ee9dd
   112d8:	bcc	d724 <__assert_fail@plt+0xa6bc>
   112dc:	bne	fe44cb48 <backup_type@@Base+0xfe418538>
   112e0:	mvnscc	pc, #-2147483632	; 0x80000010
   112e4:	ldrcs	pc, [r8, #2271]	; 0x8df
   112e8:	ldrbtmi	r9, [sl], #-771	; 0xfffffcfd
   112ec:			; <UNDEFINED> instruction: 0xbc00e9cd
   112f0:	andge	pc, r8, sp, asr #17
   112f4:			; <UNDEFINED> instruction: 0xf7ff930a
   112f8:	blls	68fb6c <backup_type@@Base+0x65b55c>
   112fc:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   11300:	blls	2a7570 <backup_type@@Base+0x272f60>
   11304:	bcs	6b354 <backup_type@@Base+0x36d44>
   11308:	addhi	pc, r4, r0
   1130c:	andne	lr, lr, #3620864	; 0x374000
   11310:			; <UNDEFINED> instruction: 0xbc0ce9dd
   11314:	svclt	0x00084562
   11318:	andle	r4, r6, r9, asr r5
   1131c:			; <UNDEFINED> instruction: 0x46529818
   11320:	mcr2	7, 2, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
   11324:			; <UNDEFINED> instruction: 0xf43f2800
   11328:	strbmi	sl, [r0], -fp, asr #27
   1132c:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
   11330:			; <UNDEFINED> instruction: 0xf7f7450a
   11334:	ldmib	sp, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
   11338:	stmib	sp, {r2, r3, sl, ip, sp}^
   1133c:	stmib	sp, {r4, r8, r9, sl, sp, lr}^
   11340:	stmib	sp, {r1, r4, r8, fp, pc}^
   11344:	strmi	r3, [r2], lr, lsl #8
   11348:	ldmib	sp, {r1, r4, r6, r8, sl, sp, lr, pc}^
   1134c:	blls	215b9c <backup_type@@Base+0x1e158c>
   11350:	strmi	lr, [sl, #-2525]	; 0xfffff623
   11354:	strmi	r4, [r8], fp, lsl #8
   11358:			; <UNDEFINED> instruction: 0xf8934691
   1135c:			; <UNDEFINED> instruction: 0xf1bbb000
   11360:	andle	r0, r7, sp, lsr #30
   11364:	strtmi	r9, [r3], #-2824	; 0xfffff4f8
   11368:	blcs	aef3dc <backup_type@@Base+0xabadcc>
   1136c:	ldmib	sp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   11370:	tstle	sl, r0, lsl r7
   11374:	strbmi	r4, [r9], -r0, asr #12
   11378:			; <UNDEFINED> instruction: 0xf976f7f7
   1137c:			; <UNDEFINED> instruction: 0x6710e9dd
   11380:	ldrb	r4, [r8, #1666]	; 0x682
   11384:			; <UNDEFINED> instruction: 0xf1473601
   11388:	ldrtmi	r0, [r0], -r0, lsl #14
   1138c:			; <UNDEFINED> instruction: 0xf7f74639
   11390:	stmdacs	fp!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   11394:			; <UNDEFINED> instruction: 0xf8dfd0f6
   11398:	bls	65e750 <backup_type@@Base+0x62a140>
   1139c:			; <UNDEFINED> instruction: 0x0110e9dd
   113a0:	bl	feda76f4 <backup_type@@Base+0xfed730e4>
   113a4:	bl	19d3fac <backup_type@@Base+0x199f99c>
   113a8:	ldmdavs	fp, {r0, r9, fp}
   113ac:			; <UNDEFINED> instruction: 0xf0002b02
   113b0:	bls	83261c <backup_type@@Base+0x7fe00c>
   113b4:	svclt	0x00082b01
   113b8:	andeq	pc, r1, #66	; 0x42
   113bc:			; <UNDEFINED> instruction: 0xf0002a00
   113c0:	ldmib	sp, {r0, r4, r7, sl, pc}^
   113c4:	blls	ad1814 <backup_type@@Base+0xa9d204>
   113c8:	andeq	lr, r0, #184, 22	; 0x2e000
   113cc:	strtgt	pc, [r8], #2271	; 0x8df
   113d0:	andeq	lr, r1, r9, ror #22
   113d4:	ldmdavs	fp, {r0, r1, r3, r5, r8, fp, ip, pc}
   113d8:	mulvs	fp, fp, r8
   113dc:	bl	102b510 <backup_type@@Base+0xff6f00>
   113e0:	subvs	r0, fp, r3, lsl #6
   113e4:			; <UNDEFINED> instruction: 0xf8539b19
   113e8:	blls	395420 <backup_type@@Base+0x360e10>
   113ec:	movwls	r1, #59547	; 0xe89b
   113f0:	bl	1038034 <backup_type@@Base+0x1003a24>
   113f4:	movwls	r0, #62211	; 0xf303
   113f8:	andcc	lr, r0, #3424256	; 0x344000
   113fc:	movweq	lr, #47891	; 0xbb13
   11400:	bl	10a9434 <backup_type@@Base+0x1074e24>
   11404:	subvs	r0, sl, sl, lsl #4
   11408:	tstcs	r0, #3620864	; 0x374000
   1140c:			; <UNDEFINED> instruction: 0x41bb42b2
   11410:	ldrthi	pc, [pc], #-704	; 11418 <__assert_fail@plt+0xe3b0>	; <UNPREDICTABLE>
   11414:	strbmi	r4, [r9], -r0, asr #12
   11418:	strmi	lr, [sl, #-2509]	; 0xfffff633
   1141c:			; <UNDEFINED> instruction: 0xf924f7f7
   11420:	ldrvs	lr, [r0, -sp, asr #19]
   11424:	ldmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   11428:	strbt	r4, [r1], #1666	; 0x682
   1142c:	ldmdbhi	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11430:	ldmib	sp, {r3, r8, r9, fp, ip, pc}^
   11434:			; <UNDEFINED> instruction: 0x46426710
   11438:	mul	ip, ip, r8
   1143c:	svclt	0x0001f814
   11440:			; <UNDEFINED> instruction: 0x46394630
   11444:			; <UNDEFINED> instruction: 0xf910f7f7
   11448:	svceq	0x002df1bb
   1144c:	mvnshi	pc, #64	; 0x40
   11450:			; <UNDEFINED> instruction: 0xf000282b
   11454:	stmdacs	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, pc}
   11458:	strbhi	pc, [pc, #-64]!	; 11420 <__assert_fail@plt+0xe3b8>	; <UNPREDICTABLE>
   1145c:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
   11460:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   11464:	strbmi	r3, [r0], -r1, lsl #12
   11468:	streq	pc, [r0, -r7, asr #2]
   1146c:			; <UNDEFINED> instruction: 0xf7f74649
   11470:	stmdacs	r0!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   11474:	stmdacs	sp!, {r1, r5, r6, r7, ip, lr, pc}
   11478:			; <UNDEFINED> instruction: 0xf0004682
   1147c:			; <UNDEFINED> instruction: 0x463083f0
   11480:			; <UNDEFINED> instruction: 0xf7f74639
   11484:			; <UNDEFINED> instruction: 0x4605f8f1
   11488:	stmdacs	r0!, {r0, r5, r6, r7, r8, r9, sp, lr, pc}
   1148c:	cfldrsge	mvf15, [pc, #508]!	; 11690 <__assert_fail@plt+0xe628>
   11490:	ldmib	sp, {r3, r4, r5, r7, r8, sl, sp, lr, pc}^
   11494:	blls	2118c4 <backup_type@@Base+0x1dd2b4>
   11498:	strmi	r4, [r4], -r3, lsl #8
   1149c:			; <UNDEFINED> instruction: 0xf813460d
   114a0:	strcc	r2, [r1], #-3841	; 0xfffff0ff
   114a4:	streq	pc, [r0, #-325]	; 0xfffffebb
   114a8:	rscsle	r2, r8, fp, lsr #20
   114ac:	andne	lr, sl, #3620864	; 0x374000
   114b0:	bne	18f7518 <backup_type@@Base+0x18c2f08>
   114b4:	bl	19778f4 <backup_type@@Base+0x19432e4>
   114b8:	stmiane	fp, {r1, r9}^
   114bc:	blls	3f60fc <backup_type@@Base+0x3c1aec>
   114c0:	movweq	lr, #15170	; 0x3b42
   114c4:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   114c8:			; <UNDEFINED> instruction: 0xf116670e
   114cc:			; <UNDEFINED> instruction: 0xf14732ff
   114d0:			; <UNDEFINED> instruction: 0xf7f533ff
   114d4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   114d8:	cfldrdge	mvd15, [r2], #252	; 0xfc
   114dc:			; <UNDEFINED> instruction: 0x0112e9dd
   114e0:			; <UNDEFINED> instruction: 0xf8c2f7f7
   114e4:	strls	r9, [fp, #-1034]	; 0xfffffbf6
   114e8:	str	r4, [r1], #1666	; 0x682
   114ec:			; <UNDEFINED> instruction: 0x46594650
   114f0:			; <UNDEFINED> instruction: 0xf8baf7f7
   114f4:	strls	r9, [fp], -sl, lsl #8
   114f8:	ldrbt	r4, [r9], #-1666	; 0xfffff97e
   114fc:	ldmne	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   11500:	bl	10b7d44 <backup_type@@Base+0x1083734>
   11504:	strmi	r0, [r3, #257]!	; 0x101
   11508:	andeq	lr, r5, #124, 22	; 0x1f000
   1150c:			; <UNDEFINED> instruction: 0xbc10e9dd
   11510:	andcs	fp, r1, #180, 30	; 0x2d0
   11514:	ldrmi	r2, [r3, #512]!	; 0x200
   11518:	andeq	pc, r1, #2
   1151c:	andeq	lr, r7, ip, ror fp
   11520:	andcs	fp, r0, #168, 30	; 0x2a0
   11524:			; <UNDEFINED> instruction: 0xf0002a00
   11528:	ssatmi	r8, #20, lr, lsl #10
   1152c:			; <UNDEFINED> instruction: 0x260046bc
   11530:	stmib	sp, {r8, r9, sl, sp}^
   11534:	bl	feceb16c <backup_type@@Base+0xfecb6b5c>
   11538:	bl	1852d6c <backup_type@@Base+0x181e75c>
   1153c:	stmib	sp, {r2, r3, r8, r9, sl}^
   11540:			; <UNDEFINED> instruction: 0xf8cd8914
   11544:			; <UNDEFINED> instruction: 0xf04fa088
   11548:	ldrbmi	r0, [sl], r0, lsl #16
   1154c:			; <UNDEFINED> instruction: 0x46e346b9
   11550:	ands	r2, r9, r0, lsl #14
   11554:	movwcs	lr, #43485	; 0xa9dd
   11558:	ldrbtcc	pc, [pc], #276	; 11560 <__assert_fail@plt+0xe4f8>	; <UNPREDICTABLE>
   1155c:	ldrbcc	pc, [pc, #325]!	; 116a9 <__assert_fail@plt+0xe641>	; <UNPREDICTABLE>
   11560:			; <UNDEFINED> instruction: 0xf1483701
   11564:	adcmi	r0, r2, #0, 16
   11568:	ldmib	sp, {r0, r1, r3, r5, r7, r8, lr}^
   1156c:	svclt	0x00b4121c
   11570:	movwcs	r2, #769	; 0x301
   11574:			; <UNDEFINED> instruction: 0xf0034551
   11578:	bl	1c92184 <backup_type@@Base+0x1c5db74>
   1157c:	svclt	0x00a8020b
   11580:	blcs	1a188 <renameat2@@Base+0x860>
   11584:	mvnhi	pc, #0
   11588:	subsge	pc, r8, sp, asr #17
   1158c:	bcc	d9fc <__assert_fail@plt+0xa994>
   11590:	sublt	pc, r0, sp, asr #17
   11594:	blcc	dac8 <__assert_fail@plt+0xaa60>
   11598:	andeq	lr, sl, #22528	; 0x5800
   1159c:	bl	1262ee4 <backup_type@@Base+0x122e8d4>
   115a0:	ldrbmi	r0, [r9], -fp, lsl #6
   115a4:	blx	9cf5a4 <backup_type@@Base+0x99af94>
   115a8:	bicsle	r2, r3, r0, lsl #16
   115ac:	andne	lr, sl, #3620864	; 0x374000
   115b0:	ldrdge	pc, [r8], sp
   115b4:			; <UNDEFINED> instruction: 0xf8dd1a63
   115b8:	stmib	sp, {r6, ip, sp, pc}^
   115bc:	ldmib	sp, {r2, r3, fp, ip, sp, lr}^
   115c0:	tstls	r4, #20, 18	; 0x50000
   115c4:	stmib	sp, {r1, r2, r4, r8, r9, fp, ip, pc}^
   115c8:	stmib	sp, {r1, r3, r8, sl, lr}^
   115cc:	bl	1960214 <backup_type@@Base+0x192bc04>
   115d0:	tstls	r6, #134217728	; 0x8000000
   115d4:	ldrdcc	pc, [r0], -sl
   115d8:	blmi	fe9cace8 <backup_type@@Base+0xfe9966d8>
   115dc:			; <UNDEFINED> instruction: 0xf8529a19
   115e0:			; <UNDEFINED> instruction: 0xf8daa003
   115e4:	blcs	5d5ec <backup_type@@Base+0x28fdc>
   115e8:	ldmib	sp, {r1, r4, r5, ip, lr, pc}^
   115ec:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
   115f0:	addmi	r0, fp, #12, 2
   115f4:	addmi	fp, r2, #8, 30
   115f8:	cfldrsge	mvf15, [r5, #252]	; 0xfc
   115fc:			; <UNDEFINED> instruction: 0xbc0ce9dd
   11600:			; <UNDEFINED> instruction: 0xf11b9818
   11604:			; <UNDEFINED> instruction: 0xf14c32ff
   11608:			; <UNDEFINED> instruction: 0xf7f533ff
   1160c:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   11610:	cfstrsge	mvf15, [r5, #508]	; 0x1fc
   11614:	blls	3ca76c <backup_type@@Base+0x39615c>
   11618:			; <UNDEFINED> instruction: 0xf8dd9a14
   1161c:	ldmne	fp, {r5, r6, ip, sp, pc}
   11620:	movwls	r9, #59919	; 0xea0f
   11624:			; <UNDEFINED> instruction: 0x46589b16
   11628:	movweq	lr, #15170	; 0x3b42
   1162c:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   11630:			; <UNDEFINED> instruction: 0xf116670e
   11634:			; <UNDEFINED> instruction: 0xf14732ff
   11638:			; <UNDEFINED> instruction: 0xf7f533ff
   1163c:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   11640:	cfldrsge	mvf15, [lr], #-252	; 0xffffff04
   11644:	muleq	r4, fp, r8
   11648:	stmdbcs	r0, {r1, r2, r4, r6, r7, r8, sl, sp, lr, pc}
   1164c:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   11650:			; <UNDEFINED> instruction: 0xbc0ce9dd
   11654:	ldmib	sp, {r9, sp}^
   11658:	movwcs	r0, #270	; 0x10e
   1165c:	movwcs	lr, #51661	; 0xc9cd
   11660:	vmoveq.16	d16[0], lr
   11664:	andeq	lr, r1, #108, 22	; 0x1b000
   11668:			; <UNDEFINED> instruction: 0xbc0ae9dd
   1166c:	strmi	lr, [sl, #-2509]	; 0xfffff633
   11670:			; <UNDEFINED> instruction: 0x010eebbb
   11674:	bl	1b35b14 <backup_type@@Base+0x1b01504>
   11678:	ldmib	sp, {r1, r8}^
   1167c:			; <UNDEFINED> instruction: 0x9127bc10
   11680:	movweq	lr, #60347	; 0xebbb
   11684:	bl	1b362fc <backup_type@@Base+0x1b01cec>
   11688:	ldmib	sp, {r1, r8, r9}^
   1168c:	tstls	sp, #1610612738	; 0x60000002
   11690:			; <UNDEFINED> instruction: 0xbc1ce9dd
   11694:	bl	1958028 <backup_type@@Base+0x1923a18>
   11698:	tstls	r4, #536870912	; 0x20000000
   1169c:			; <UNDEFINED> instruction: 0x000bebb6
   116a0:	bl	19f5f00 <backup_type@@Base+0x19c18f0>
   116a4:	movwcc	r0, #12556	; 0x310c
   116a8:	andeq	pc, r0, #-2147483632	; 0x80000010
   116ac:	bl	10579c0 <backup_type@@Base+0x10233b0>
   116b0:	stmib	sp, {r1, r8, r9, fp}^
   116b4:			; <UNDEFINED> instruction: 0x469c6710
   116b8:	andsne	lr, r2, #3620864	; 0x374000
   116bc:	movweq	lr, #7096	; 0x1bb8
   116c0:	andeq	lr, r2, #107520	; 0x1a400
   116c4:			; <UNDEFINED> instruction: 0xf1423301
   116c8:	bl	711ed0 <backup_type@@Base+0x6dd8c0>
   116cc:	bl	12d22e0 <backup_type@@Base+0x129dcd0>
   116d0:	ldrmi	r0, [ip], r2, lsl #22
   116d4:	ldmib	sp, {r3, r4, r6, r8, sl, sp, lr, pc}^
   116d8:	ldmdals	r8, {r2, r3, r5, r8, r9, sp}
   116dc:	stc2l	7, cr15, [sl], #-980	; 0xfffffc2c
   116e0:			; <UNDEFINED> instruction: 0xf47f2800
   116e4:			; <UNDEFINED> instruction: 0xf7ffab6f
   116e8:	blmi	1a0069c <backup_type@@Base+0x19cc08c>
   116ec:	bls	65971c <backup_type@@Base+0x62510c>
   116f0:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   116f4:	ldrdne	pc, [r0], -r9
   116f8:	stc	7, cr15, [r2], #-964	; 0xfffffc3c
   116fc:	strmi	lr, [sl, #-2525]	; 0xfffff623
   11700:	ldrdeq	lr, [ip, -sp]
   11704:	teqls	r4, #2293760	; 0x230000
   11708:	movweq	lr, #6981	; 0x1b45
   1170c:	ldmib	sp, {r0, r2, r4, r5, r8, r9, ip, pc}^
   11710:	blcs	1e7e8 <_IO_stdin_used@@Base+0x284c>
   11714:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   11718:	addhi	pc, lr, r0, asr #5
   1171c:	eorsne	lr, r4, #3620864	; 0x374000
   11720:	ldmvc	lr, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   11724:	strmi	lr, [lr, #-2525]	; 0xfffff623
   11728:	mcrrne	6, 0, r2, fp, cr0
   1172c:			; <UNDEFINED> instruction: 0x011ae9dd
   11730:			; <UNDEFINED> instruction: 0xf04f9328
   11734:	blls	21333c <backup_type@@Base+0x1ded2c>
   11738:	bcc	db4c <__assert_fail@plt+0xaae4>
   1173c:	movweq	pc, #322	; 0x142	; <UNPREDICTABLE>
   11740:	bleq	4c618 <backup_type@@Base+0x18008>
   11744:	bl	19763f0 <backup_type@@Base+0x1941de0>
   11748:			; <UNDEFINED> instruction: 0xf1bb0301
   1174c:			; <UNDEFINED> instruction: 0xf1430b02
   11750:	tstls	r4, #-67108861	; 0xfc000003
   11754:	ldmib	sp, {r1, r2, r3, r5, sp, lr, pc}^
   11758:	adcsmi	r3, r3, #436207616	; 0x1a000000
   1175c:	movweq	lr, #31604	; 0x7b74
   11760:	ldmib	sp, {r1, r2, r4, r6, r9, fp, ip, lr, pc}^
   11764:	adcsmi	r3, ip, #570425344	; 0x22000000
   11768:	adcsmi	fp, r3, #8, 30
   1176c:	eorshi	pc, r6, #0
   11770:	ldrtcc	lr, [r4], #-2525	; 0xfffff623
   11774:	andne	lr, sl, #3620864	; 0x374000
   11778:	bl	1de21f8 <backup_type@@Base+0x1dadbe8>
   1177c:	svclt	0x00b40304
   11780:	movwcs	r2, #769	; 0x301
   11784:			; <UNDEFINED> instruction: 0xf003428e
   11788:	bl	1dd2394 <backup_type@@Base+0x1d9dd84>
   1178c:	svclt	0x00b80202
   11790:	blcs	1a398 <renameat2@@Base+0xa70>
   11794:	eorshi	pc, r8, #64	; 0x40
   11798:	ldrdne	pc, [r0], -r9
   1179c:			; <UNDEFINED> instruction: 0xf7f1200a
   117a0:			; <UNDEFINED> instruction: 0x3601ebd0
   117a4:	strtcc	lr, [r8], #-2525	; 0xfffff623
   117a8:	streq	pc, [r0, -r7, asr #2]
   117ac:	svclt	0x000842a7
   117b0:	umaalle	r4, r1, lr, r2
   117b4:			; <UNDEFINED> instruction: 0x463b4632
   117b8:			; <UNDEFINED> instruction: 0xf8d94640
   117bc:			; <UNDEFINED> instruction: 0xf7fc4000
   117c0:			; <UNDEFINED> instruction: 0xf81afbff
   117c4:	bmi	c693d0 <backup_type@@Base+0xc34dc0>
   117c8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   117cc:	strmi	r9, [r3], -r0, lsl #10
   117d0:			; <UNDEFINED> instruction: 0xf7f14620
   117d4:	b	15cc58c <backup_type@@Base+0x1597f7c>
   117d8:			; <UNDEFINED> instruction: 0xd1bc0307
   117dc:			; <UNDEFINED> instruction: 0xff04f7f6
   117e0:	ldrdpl	pc, [r0], -r9
   117e4:	strmi	r4, [fp], -r2, lsl #12
   117e8:			; <UNDEFINED> instruction: 0xf7fc4640
   117ec:	strmi	pc, [r4], -r9, ror #23
   117f0:			; <UNDEFINED> instruction: 0xff02f7f6
   117f4:	strmi	r4, [fp], -r2, lsl #12
   117f8:			; <UNDEFINED> instruction: 0xf7fca855
   117fc:	bmi	950788 <backup_type@@Base+0x91c178>
   11800:	tstcs	r1, r3, lsr #12
   11804:	andls	r4, r0, sl, ror r4
   11808:			; <UNDEFINED> instruction: 0xf7f14628
   1180c:			; <UNDEFINED> instruction: 0xe7c8eb50
   11810:			; <UNDEFINED> instruction: 0x46304639
   11814:			; <UNDEFINED> instruction: 0xff20f7f6
   11818:			; <UNDEFINED> instruction: 0xf8d94639
   1181c:	andsls	r4, r6, r0
   11820:			; <UNDEFINED> instruction: 0xf7f64630
   11824:	bmi	7114d0 <backup_type@@Base+0x6dcec0>
   11828:	tstcs	r1, r6, lsl fp
   1182c:	andls	r4, r0, sl, ror r4
   11830:			; <UNDEFINED> instruction: 0xf7f14620
   11834:			; <UNDEFINED> instruction: 0xe7b4eb3c
   11838:	ldrdeq	pc, [r0], -r9
   1183c:	stmdb	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11840:	blt	fec0f844 <backup_type@@Base+0xfebdb234>
   11844:	andeq	r1, r2, r8, lsl #1
   11848:	andeq	r0, r0, r0, asr r2
   1184c:	andeq	r1, r2, ip, lsr r0
   11850:	andeq	r0, r0, r0, lsr r3
   11854:	andeq	r0, r0, ip, ror #4
   11858:	strdeq	sp, [r0], -r0
   1185c:	strdeq	sp, [r0], -r2
   11860:	andeq	lr, r0, r2
   11864:	andeq	r0, r2, r0, lsl #28
   11868:	andeq	sp, r0, r6, lsl #28
   1186c:	andeq	sp, r0, r4, lsl #24
   11870:	ldrdeq	sp, [r0], -r6
   11874:	andeq	r0, r0, r8, lsl #6
   11878:	strdeq	r0, [r0], -ip
   1187c:	muleq	r0, r2, fp
   11880:	andeq	sp, r0, lr, asr #21
   11884:	andeq	r0, r0, r0, lsr r2
   11888:	andeq	r0, r0, r0, lsl #5
   1188c:	andeq	ip, r0, r6, ror #15
   11890:			; <UNDEFINED> instruction: 0x0000c7b4
   11894:	andeq	sp, r0, r0, ror #8
   11898:	mcr2	7, 5, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
   1189c:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   118a0:			; <UNDEFINED> instruction: 0xf8df9f19
   118a4:	ldmpl	lr!, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
   118a8:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}^
   118ac:	ldmdavs	fp!, {r9, sl, sp}
   118b0:	bl	437564 <backup_type@@Base+0x402f54>
   118b4:	ldmdavs	sl!, {r1, r9, fp}^
   118b8:	bleq	1cc5c4 <backup_type@@Base+0x197fb4>
   118bc:	teqls	r6, #67108864	; 0x4000000
   118c0:	movweq	pc, #322	; 0x142	; <UNPREDICTABLE>
   118c4:	andne	lr, ip, #3620864	; 0x374000
   118c8:	stmdbcs	r1, {r0, r1, r2, r4, r5, r8, r9, ip, pc}
   118cc:	movweq	pc, #370	; 0x172	; <UNPREDICTABLE>
   118d0:	sbcshi	pc, r9, #192, 4
   118d4:	ldmib	sp, {r2, r3, r6, sl, fp, ip}^
   118d8:			; <UNDEFINED> instruction: 0xf142670e
   118dc:			; <UNDEFINED> instruction: 0xf04f0500
   118e0:			; <UNDEFINED> instruction: 0xf04f0801
   118e4:	strbmi	r0, [r0], -r0, lsl #18
   118e8:			; <UNDEFINED> instruction: 0xf7f64649
   118ec:	stmdacs	r0!, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   118f0:	strcc	sp, [r1], -r2, lsl #2
   118f4:	streq	pc, [r0, -r7, asr #2]
   118f8:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
   118fc:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   11900:	svclt	0x000845a9
   11904:	mvnle	r4, r0, lsr #11
   11908:	movweq	lr, #31318	; 0x7a56
   1190c:	addhi	pc, pc, #0
   11910:			; <UNDEFINED> instruction: 0x2690f8df
   11914:	ldmdals	r9, {r0, r1, r4, r5, r7, r8, fp, ip}
   11918:	tsteq	r7, r7, asr #22
   1191c:	strmi	lr, [ip, #-2525]	; 0xfffff623
   11920:	tstls	r9, r8, lsl #6
   11924:			; <UNDEFINED> instruction: 0xf8df1ba1
   11928:	smlawbls	r5, r0, r6, r3
   1192c:	bl	1967b38 <backup_type@@Base+0x1933528>
   11930:	eorls	r0, sl, #1879048192	; 0x70000000
   11934:	stmiapl	r2, {r1, r4, r5, r8, ip, pc}^
   11938:	ldrbeq	r6, [r9, fp, lsl #16]
   1193c:	strmi	lr, [r0, #-2514]	; 0xfffff62e
   11940:			; <UNDEFINED> instruction: 0xf1009224
   11944:	ldmib	sp, {r2, r4, r7, r8, pc}^
   11948:	bne	18d6180 <backup_type@@Base+0x18a1b70>
   1194c:	streq	lr, [r2, #-2917]	; 0xfffff49b
   11950:	bl	1157fc4 <backup_type@@Base+0x11239b4>
   11954:	movwcc	r0, #5895	; 0x1707
   11958:	streq	pc, [r0, -r7, asr #2]
   1195c:			; <UNDEFINED> instruction: 0x060aebb3
   11960:	streq	lr, [fp, -r7, ror #22]
   11964:	mrc2	7, 3, pc, cr0, cr6, {7}
   11968:	strmi	r4, [sp], -r4, lsl #12
   1196c:	mcr2	7, 3, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
   11970:	tstls	lr, #143360	; 0x23000
   11974:	movweq	lr, #7013	; 0x1b65
   11978:	ldmib	sp, {r0, r1, r2, r3, r4, r8, r9, ip, pc}^
   1197c:	blcs	5e9fc <backup_type@@Base+0x2a3ec>
   11980:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   11984:			; <UNDEFINED> instruction: 0xf7f6db06
   11988:	stmdacs	r2, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   1198c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   11990:	rsbshi	pc, r4, #192, 4
   11994:	ldrvs	lr, [r4, -sp, asr #19]
   11998:	eorsne	lr, r6, #3620864	; 0x374000
   1199c:	movweq	lr, #7098	; 0x1bba
   119a0:	bl	1af65f0 <backup_type@@Base+0x1ac1fe0>
   119a4:	tstls	r3, #134217728	; 0x8000000
   119a8:	ldrcc	lr, [r2], #-2525	; 0xfffff623
   119ac:	bl	1d22f00 <backup_type@@Base+0x1cee8f0>
   119b0:	vsubw.s8	q8, q0, d11
   119b4:			; <UNDEFINED> instruction: 0xf11a81e3
   119b8:			; <UNDEFINED> instruction: 0x932033ff
   119bc:	mvnscc	pc, #-1073741806	; 0xc0000012
   119c0:	ldmib	sp, {r0, r5, r8, r9, ip, pc}^
   119c4:	stmib	sp, {r1, r4, sl, ip, sp}^
   119c8:	ldmib	sp, {r1, r2, r4, r8, r9, sl, sp, lr}^
   119cc:	addsmi	r1, r9, #1610612737	; 0x60000001
   119d0:	svclt	0x00b841a2
   119d4:	ldrcc	lr, [r6], #-2509	; 0xfffff633
   119d8:	ldrcc	lr, [r6], #-2525	; 0xfffff623
   119dc:			; <UNDEFINED> instruction: 0xf1742b00
   119e0:	vsubw.s8	q8, q0, d0
   119e4:	ldmib	sp, {r0, r2, r7, r9, pc}^
   119e8:			; <UNDEFINED> instruction: 0xf04f120c
   119ec:			; <UNDEFINED> instruction: 0xf04f0800
   119f0:	stmib	sp, {r8, fp}^
   119f4:	vmovne	d26, sl, fp
   119f8:	bcc	fe44d220 <backup_type@@Base+0xfe418c10>
   119fc:	movweq	pc, #322	; 0x142	; <UNPREDICTABLE>
   11a00:	bcc	44d22c <backup_type@@Base+0x418c1c>
   11a04:	tstls	r2, #64, 22	; 0x10000
   11a08:	svcls	0x0025e0a5
   11a0c:	ldcls	8, cr9, [r2], {42}	; 0x2a
   11a10:	andls	r9, r3, r2, lsl #14
   11a14:	ldmib	sp, {r1, r2, sl, ip, pc}^
   11a18:	tstls	r0, r8, lsl #10
   11a1c:	cfmsub32	mvax0, mvfx9, mvfx8, mvfx1
   11a20:	vmov	r0, s19
   11a24:	stmib	sp, {r4, r9, fp, ip}^
   11a28:	movwls	r4, #50436	; 0xc504
   11a2c:			; <UNDEFINED> instruction: 0xf7fe9233
   11a30:	addmi	pc, r4, #25, 30	; 0x64
   11a34:	bl	1d63254 <backup_type@@Base+0x1d2ec44>
   11a38:	strmi	r0, [pc], -r1, lsl #6
   11a3c:	ldmib	sp, {r0, r5, r8, r9, fp, ip, lr, pc}^
   11a40:	bls	cd5b48 <backup_type@@Base+0xca1538>
   11a44:	strmi	lr, [lr, #-2525]	; 0xfffff623
   11a48:			; <UNDEFINED> instruction: 0x932e1a8b
   11a4c:	bl	1838684 <backup_type@@Base+0x1804074>
   11a50:			; <UNDEFINED> instruction: 0x912f0103
   11a54:	ldrdeq	lr, [lr, -sp]!
   11a58:	bl	1d62470 <backup_type@@Base+0x1d2de60>
   11a5c:	ble	412a68 <backup_type@@Base+0x3de458>
   11a60:	streq	lr, [r7], #-2646	; 0xfffff5aa
   11a64:	eorshi	pc, fp, #0
   11a68:	ldrbtcc	pc, [pc], #278	; 11a70 <__assert_fail@plt+0xea08>	; <UNPREDICTABLE>
   11a6c:	strls	r4, [r8], #-1549	; 0xfffff9f3
   11a70:	mvnscc	pc, r7, asr #2
   11a74:	strls	r9, [sl, #-37]!	; 0xffffffdb
   11a78:	tstls	r9, lr
   11a7c:	teqcs	sl, #3358720	; 0x334000
   11a80:			; <UNDEFINED> instruction: 0xf1b8950f
   11a84:	ldmib	sp, {r0, r8, r9, sl, fp}^
   11a88:			; <UNDEFINED> instruction: 0xf1791220
   11a8c:	svclt	0x00ac0300
   11a90:	movwcs	r2, #769	; 0x301
   11a94:			; <UNDEFINED> instruction: 0xf0034541
   11a98:	bl	1c926a4 <backup_type@@Base+0x1c5e094>
   11a9c:	svclt	0x00b80209
   11aa0:	blcs	1a6a8 <renameat2@@Base+0xd80>
   11aa4:	blls	945bdc <backup_type@@Base+0x9115cc>
   11aa8:	andeq	lr, r8, #190464	; 0x2e800
   11aac:	ldrmi	lr, [lr, #-2525]	; 0xfffff623
   11ab0:	ldmdavs	r8, {r0, r1, r2, r3, r4, fp, sp, lr}^
   11ab4:	movweq	lr, #39787	; 0x9b6b
   11ab8:			; <UNDEFINED> instruction: 0xf1401c79
   11abc:	stccs	6, cr0, [r0], {-0}
   11ac0:	streq	pc, [r0], #-373	; 0xfffffe8b
   11ac4:	smlabthi	r7, r0, r2, pc	; <UNPREDICTABLE>
   11ac8:	stmdals	sl!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
   11acc:	smladls	r2, r2, ip, r9
   11ad0:	strls	r9, [r6], #-3
   11ad4:	strmi	lr, [r8, #-2525]	; 0xfffff623
   11ad8:	strls	r9, [r1], -r0, lsl #2
   11adc:	beq	fe44d344 <backup_type@@Base+0xfe418d34>
   11ae0:	bne	44d34c <backup_type@@Base+0x418d3c>
   11ae4:	strmi	lr, [r4, #-2509]	; 0xfffff633
   11ae8:	eorsls	r9, r3, #12, 6	; 0x30000000
   11aec:	mrc2	7, 5, pc, cr10, cr14, {7}
   11af0:	strmi	r4, [r6], -r4, lsl #5
   11af4:	movweq	lr, #7029	; 0x1b75
   11af8:	blle	86333c <backup_type@@Base+0x82ed2c>
   11afc:	ldrdne	lr, [r0], #-157	; 0xffffff63
   11b00:	ldmib	sp, {r0, r1, r4, r5, r9, fp, ip, pc}^
   11b04:	bne	fe2e2f44 <backup_type@@Base+0xfe2ae934>
   11b08:	blls	3367d0 <backup_type@@Base+0x3021c0>
   11b0c:	tsteq	r3, r0, ror #22
   11b10:	ldmib	sp, {r0, r4, r5, r8, ip, pc}^
   11b14:	addmi	r0, r4, #48, 2
   11b18:	streq	lr, [r1], #-2933	; 0xfffff48b
   11b1c:	b	15c8364 <backup_type@@Base+0x1593d54>
   11b20:			; <UNDEFINED> instruction: 0xf0000407
   11b24:			; <UNDEFINED> instruction: 0xf11681d3
   11b28:			; <UNDEFINED> instruction: 0x460d34ff
   11b2c:			; <UNDEFINED> instruction: 0xf1479408
   11b30:	strdls	r3, [r5], -pc	; <UNPREDICTABLE>
   11b34:	andls	r9, lr, sl, lsr #10
   11b38:	stmib	sp, {r0, r3, r8, ip, pc}^
   11b3c:	strls	r2, [pc, #-826]	; 1180a <__assert_fail@plt+0xe7a2>
   11b40:	ldrcc	lr, [r6], #-2525	; 0xfffff623
   11b44:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
   11b48:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   11b4c:	bl	1d23060 <backup_type@@Base+0x1ceea50>
   11b50:	vsubw.s8	q8, q0, d9
   11b54:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, pc}^
   11b58:	strbmi	r3, [r3, #-1044]	; 0xfffffbec
   11b5c:	movweq	lr, #39796	; 0x9b74
   11b60:	blls	9489a4 <backup_type@@Base+0x914394>
   11b64:	andeq	lr, sl, #24, 22	; 0x6000
   11b68:	ldrmi	lr, [lr, #-2525]	; 0xfffff623
   11b6c:	ldmdavs	r8, {r0, r1, r2, r3, r4, fp, sp, lr}^
   11b70:	movweq	lr, #47945	; 0xbb49
   11b74:			; <UNDEFINED> instruction: 0xf1401c79
   11b78:	stccs	6, cr0, [r0], {-0}
   11b7c:	streq	pc, [r0], #-373	; 0xfffffe8b
   11b80:	svcge	0x0043f6bf
   11b84:	bl	1818688 <backup_type@@Base+0x17e4078>
   11b88:	strcc	r0, [r1, -r3]
   11b8c:	andeq	pc, r0, r0, asr #2
   11b90:	blls	3cb88c <backup_type@@Base+0x39727c>
   11b94:			; <UNDEFINED> instruction: 0x670ce9dd
   11b98:	ldmibne	fp, {r3, r4, fp, ip, pc}
   11b9c:	blls	3f67dc <backup_type@@Base+0x3c21cc>
   11ba0:	movweq	lr, #15175	; 0x3b47
   11ba4:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   11ba8:			; <UNDEFINED> instruction: 0xf11aab0e
   11bac:			; <UNDEFINED> instruction: 0xf14b32ff
   11bb0:			; <UNDEFINED> instruction: 0xf7f533ff
   11bb4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   11bb8:	stmibge	r2, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   11bbc:	movwls	r1, #43427	; 0xa9a3
   11bc0:	bl	11634b4 <backup_type@@Base+0x112eea4>
   11bc4:	movwls	r0, #45827	; 0xb303
   11bc8:	bls	478810 <backup_type@@Base+0x444200>
   11bcc:	tstls	r0, #2539520	; 0x26c000
   11bd0:	bl	10a34c4 <backup_type@@Base+0x106eeb4>
   11bd4:	tstls	r1, #201326592	; 0xc000000
   11bd8:	bllt	16cfbdc <backup_type@@Base+0x169b5cc>
   11bdc:	movwcs	lr, #59869	; 0xe9dd
   11be0:			; <UNDEFINED> instruction: 0xf8d94640
   11be4:			; <UNDEFINED> instruction: 0xf7fc5000
   11be8:	ldmib	sp, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   11bec:	strmi	r2, [r4], -ip, lsl #6
   11bf0:			; <UNDEFINED> instruction: 0xf7fca855
   11bf4:	bmi	ffb90390 <backup_type@@Base+0xffb5bd80>
   11bf8:	tstcs	r1, r3, lsr #12
   11bfc:	andls	r4, r0, sl, ror r4
   11c00:			; <UNDEFINED> instruction: 0xf7f14628
   11c04:	strb	lr, [ip, #2388]	; 0x954
   11c08:	bl	6f8460 <backup_type@@Base+0x6c3e50>
   11c0c:	blls	491c2c <backup_type@@Base+0x45d61c>
   11c10:	tsteq	r7, r2, asr #22
   11c14:			; <UNDEFINED> instruction: 0xf7f42200
   11c18:			; <UNDEFINED> instruction: 0xf8d9fe03
   11c1c:	blls	1019c24 <backup_type@@Base+0xfe5614>
   11c20:	andls	r2, r0, r1, lsl #2
   11c24:	bmi	ff8a346c <backup_type@@Base+0xff86ee5c>
   11c28:			; <UNDEFINED> instruction: 0xf7f1447a
   11c2c:	ldr	lr, [r8, #2368]!	; 0x940
   11c30:	strbmi	r4, [r9], -r0, asr #12
   11c34:	ldc2	7, cr15, [r8, #-984]	; 0xfffffc28
   11c38:	strmi	lr, [sl, #-2525]	; 0xfffff623
   11c3c:			; <UNDEFINED> instruction: 0xf7ff4682
   11c40:			; <UNDEFINED> instruction: 0x4605b97a
   11c44:	strbmi	r4, [r0], -r9, asr #12
   11c48:	stc2	7, cr15, [lr, #-984]	; 0xfffffc28
   11c4c:	stccs	6, cr4, [fp, #-520]!	; 0xfffffdf8
   11c50:	stmib	sp, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   11c54:	stmib	sp, {r4, r8, r9, sl, sp, lr}^
   11c58:			; <UNDEFINED> instruction: 0xf47f8912
   11c5c:	blls	23bf88 <backup_type@@Base+0x207978>
   11c60:	strmi	lr, [sl, #-2525]	; 0xfffff623
   11c64:			; <UNDEFINED> instruction: 0xf8934443
   11c68:			; <UNDEFINED> instruction: 0xf7ffb000
   11c6c:	bls	980204 <backup_type@@Base+0x94bbf4>
   11c70:	blls	abbdb4 <backup_type@@Base+0xa877a4>
   11c74:			; <UNDEFINED> instruction: 0xf9a4f7fc
   11c78:	movwcs	lr, #35293	; 0x89dd
   11c7c:	ldmdage	r5, {r2, r4, ip, pc}^
   11c80:			; <UNDEFINED> instruction: 0xf99ef7fc
   11c84:			; <UNDEFINED> instruction: 0x46029914
   11c88:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
   11c8c:	stc2	7, cr15, [r2], {252}	; 0xfc
   11c90:	ldmib	sp, {r0, r3, r4, r6, r9, sl, sp, lr, pc}^
   11c94:			; <UNDEFINED> instruction: 0x4650ab10
   11c98:	mrc	6, 0, r4, cr8, cr9, {2}
   11c9c:			; <UNDEFINED> instruction: 0xf7f62a10
   11ca0:			; <UNDEFINED> instruction: 0xf11afcf3
   11ca4:			; <UNDEFINED> instruction: 0xf14b0a01
   11ca8:	blls	6148b0 <backup_type@@Base+0x5e02a0>
   11cac:	svclt	0x0008455f
   11cb0:	tstvc	r8, r6, asr r5
   11cb4:	bls	646478 <backup_type@@Base+0x611e68>
   11cb8:	strbmi	r2, [r0], -r0, lsl #6
   11cbc:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
   11cc0:	cmpvc	r3, r0, lsl fp
   11cc4:	strmi	lr, [sl, #-2509]	; 0xfffff633
   11cc8:	stc2l	7, cr15, [lr], {246}	; 0xf6
   11ccc:	ldmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   11cd0:			; <UNDEFINED> instruction: 0xf7ff4682
   11cd4:	bne	feffff10 <backup_type@@Base+0xfefcb900>
   11cd8:	andeq	lr, r3, r0, ror #22
   11cdc:			; <UNDEFINED> instruction: 0xf1403701
   11ce0:	ldrbt	r0, [r3], r0
   11ce4:	andne	lr, lr, #3620864	; 0x374000
   11ce8:	rscseq	pc, pc, sp, lsl #2
   11cec:	movweq	lr, #47889	; 0xbb11
   11cf0:	andne	lr, r0, #3358720	; 0x334000
   11cf4:	andeq	lr, sl, #67584	; 0x10800
   11cf8:	mvnscc	pc, #-1073741820	; 0xc0000004
   11cfc:	bne	fe44d568 <backup_type@@Base+0xfe418f58>
   11d00:	rscscc	pc, pc, #-2147483632	; 0x80000010
   11d04:	andcc	lr, r2, #3358720	; 0x334000
   11d08:	ldrbtmi	r4, [sl], #-2731	; 0xfffff555
   11d0c:	ldc2	7, cr15, [r0, #-1016]	; 0xfffffc08
   11d10:	bllt	160fd14 <backup_type@@Base+0x15db704>
   11d14:	strcc	lr, [lr], #-2525	; 0xfffff623
   11d18:	ldrdge	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
   11d1c:	ldrdlt	pc, [ip], #141	; 0x8d	; <UNPREDICTABLE>
   11d20:	stmib	sp, {r1, r2, r3, r4, r9, sl, lr}^
   11d24:	blls	c9ed5c <backup_type@@Base+0xc6a74c>
   11d28:	bfieq	r6, fp, #16, #11
   11d2c:	addhi	pc, r9, r0, lsl #2
   11d30:	eorsne	lr, r6, #3620864	; 0x374000
   11d34:			; <UNDEFINED> instruction: 0x465c4653
   11d38:	strcc	lr, [lr], #-2509	; 0xfffff633
   11d3c:	bl	1ee336c <backup_type@@Base+0x1eaed5c>
   11d40:			; <UNDEFINED> instruction: 0xf04f0302
   11d44:	svclt	0x00b80300
   11d48:	andne	lr, lr, #3358720	; 0x334000
   11d4c:			; <UNDEFINED> instruction: 0xf7fe9320
   11d50:	ldmib	sp, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   11d54:	stmib	sp, {r1, r3, r9, ip}^
   11d58:			; <UNDEFINED> instruction: 0xf8ddab10
   11d5c:	bne	18f9f84 <backup_type@@Base+0x18c5974>
   11d60:	andeq	lr, r2, #103424	; 0x19400
   11d64:	stmdavc	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   11d68:	ldmib	sp, {r1, r2, r4, r9, ip, pc}^
   11d6c:	stmib	sp, {r2, r4, r8, fp, pc}^
   11d70:	tstls	r4, #41943040	; 0x2800000
   11d74:	ldrdcc	pc, [r0], -sl
   11d78:	ldmiblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d7c:	ldrcc	lr, [r2], #-2525	; 0xfffff623
   11d80:	strtcc	lr, [r0], #-2509	; 0xfffff633
   11d84:			; <UNDEFINED> instruction: 0xf1bae61d
   11d88:	svclt	0x00080f3d
   11d8c:	svclt	0x000c285e
   11d90:	movwcs	r2, #769	; 0x301
   11d94:			; <UNDEFINED> instruction: 0xf0409338
   11d98:	andcs	r8, r0, #143	; 0x8f
   11d9c:	rscseq	pc, pc, sp, lsl #2
   11da0:	strcs	r4, [r0], #-1553	; 0xfffff9ef
   11da4:	stmib	sp, {r8, sl, sp}^
   11da8:	stmib	sp, {r1, r8, sl, lr}^
   11dac:			; <UNDEFINED> instruction: 0xf7fe4500
   11db0:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   11db4:			; <UNDEFINED> instruction: 0xf110010e
   11db8:	teqls	ip, #-67108861	; 0xfc000003
   11dbc:			; <UNDEFINED> instruction: 0xf1419b2b
   11dc0:	teqls	sp, pc	; <illegal shifter operand>
   11dc4:	teqeq	ip, sp	; <illegal shifter operand>
   11dc8:	movwcs	lr, #2515	; 0x9d3
   11dcc:	svclt	0x00084299
   11dd0:			; <UNDEFINED> instruction: 0xd1674290
   11dd4:			; <UNDEFINED> instruction: 0xf7f09808
   11dd8:			; <UNDEFINED> instruction: 0xf7ffee9e
   11ddc:	ldmib	sp, {r0, r4, r5, r6, fp, ip, sp, pc}^
   11de0:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
   11de4:			; <UNDEFINED> instruction: 0xf7ff230c
   11de8:	blmi	1d40770 <backup_type@@Base+0x1d0c160>
   11dec:	bne	44d654 <backup_type@@Base+0x419044>
   11df0:	ldrmi	r4, [r8], #-1147	; 0xfffffb85
   11df4:	stmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11df8:	tstvc	lr, r8, lsl fp
   11dfc:	tstcs	r2, #3620864	; 0x374000
   11e00:	bl	1ce3310 <backup_type@@Base+0x1caed00>
   11e04:	ble	1292230 <backup_type@@Base+0x125dc20>
   11e08:			; <UNDEFINED> instruction: 0x461f4616
   11e0c:			; <UNDEFINED> instruction: 0x46394630
   11e10:	bcs	44d678 <backup_type@@Base+0x419068>
   11e14:	ldc2	7, cr15, [r8], #-984	; 0xfffffc28
   11e18:			; <UNDEFINED> instruction: 0xf1473601
   11e1c:	blls	613a24 <backup_type@@Base+0x5df414>
   11e20:	svclt	0x000845b9
   11e24:			; <UNDEFINED> instruction: 0x711845b0
   11e28:			; <UNDEFINED> instruction: 0xf7ffd1f0
   11e2c:	bge	10405dc <backup_type@@Base+0x100bfcc>
   11e30:	andsls	r4, r2, #92, 22	; 0x17000
   11e34:	stmib	sp, {r0, r3, r4, r9, fp, ip, pc}^
   11e38:	strcs	r6, [r0], -ip, lsl #14
   11e3c:	teqls	r2, #13828096	; 0xd30000
   11e40:			; <UNDEFINED> instruction: 0x4652e776
   11e44:	stmdage	r9, {r0, r1, r3, r4, r6, r9, sl, lr}^
   11e48:			; <UNDEFINED> instruction: 0xf8baf7fc
   11e4c:	movwcs	lr, #51677	; 0xc9dd
   11e50:	stmdage	pc, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
   11e54:			; <UNDEFINED> instruction: 0xf7fc910e
   11e58:	ldmib	sp, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}^
   11e5c:	ldclne	8, cr7, [sl], #-32	; 0xffffffe0
   11e60:	movweq	pc, #328	; 0x148	; <UNPREDICTABLE>
   11e64:	ldmdage	r5, {r2, r9, sl, lr}^
   11e68:			; <UNDEFINED> instruction: 0xf8aaf7fc
   11e6c:	strtmi	r9, [r2], -lr, lsl #18
   11e70:	ldmdami	r3, {r0, r1, r9, sl, lr}^
   11e74:			; <UNDEFINED> instruction: 0xf7fc4478
   11e78:	ldrb	pc, [r9, -sp, lsl #23]	; <UNPREDICTABLE>
   11e7c:	strcs	r2, [r0], #-768	; 0xfffffd00
   11e80:	ldrcc	lr, [r4], #-2509	; 0xfffff633
   11e84:	ldmib	sp, {r3, r7, r8, sl, sp, lr, pc}^
   11e88:	blmi	11966c8 <backup_type@@Base+0x11620b8>
   11e8c:	stmib	sp, {r3, r4, r5, r9, sl, fp, ip, pc}^
   11e90:	bge	10166c8 <backup_type@@Base+0xfe20b8>
   11e94:	bls	6766e4 <backup_type@@Base+0x6420d4>
   11e98:	teqls	r2, #13828096	; 0xd30000
   11e9c:	ldrtmi	lr, [r0], -r8, asr #14
   11ea0:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   11ea4:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q3.5>
   11ea8:	stmdbmi	r7, {r1, r2, r9, sp}^
   11eac:	ldrbtmi	r4, [fp], #-2119	; 0xfffff7b9
   11eb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11eb4:	ldm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11eb8:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q2.5>
   11ebc:	stmdbmi	r5, {r0, r3, r4, r5, r6, r9, ip}^
   11ec0:	ldrbtmi	r4, [fp], #-2117	; 0xfffff7bb
   11ec4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11ec8:	stmia	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ecc:	ldmib	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
   11ed0:			; <UNDEFINED> instruction: 0x46923430
   11ed4:			; <UNDEFINED> instruction: 0x461e46bb
   11ed8:	strcc	lr, [ip], #-2509	; 0xfffff633
   11edc:	ldrmi	lr, [pc], -r3, lsr #14
   11ee0:	strtcc	lr, [lr], #-2525	; 0xfffff623
   11ee4:	ssatmi	r4, #28, r2, lsl #13
   11ee8:	stmib	sp, {r1, r2, r3, r4, r9, sl, lr}^
   11eec:	ldr	r3, [sl, -ip, lsl #8]
   11ef0:	strcs	r2, [r0], #-768	; 0xfffffd00
   11ef4:	stmib	sp, {r9, sl, sp}^
   11ef8:	blge	101ef30 <backup_type@@Base+0xfea920>
   11efc:			; <UNDEFINED> instruction: 0xe7129312
   11f00:			; <UNDEFINED> instruction: 0xf44f4b36
   11f04:	ldmdbmi	r6!, {r1, r3, r6, r7, r9, ip, sp, lr}
   11f08:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   11f0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11f10:	stmia	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11f14:	vpadd.i8	d20, d0, d20
   11f18:	ldmdbmi	r4!, {r0, r3, r7, r9, ip}
   11f1c:	ldrbtmi	r4, [fp], #-2100	; 0xfffff7cc
   11f20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11f24:	stmia	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11f28:	sbcscs	r4, sl, #51200	; 0xc800
   11f2c:	ldmdami	r3!, {r1, r4, r5, r8, fp, lr}
   11f30:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11f34:			; <UNDEFINED> instruction: 0xf7f14478
   11f38:	blmi	c8c1a0 <backup_type@@Base+0xc57b90>
   11f3c:	adcvc	pc, sl, #1325400064	; 0x4f000000
   11f40:	ldmdami	r1!, {r4, r5, r8, fp, lr}
   11f44:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11f48:			; <UNDEFINED> instruction: 0xf7f14478
   11f4c:	blmi	c0c18c <backup_type@@Base+0xbd7b7c>
   11f50:	addsvc	pc, r6, #1325400064	; 0x4f000000
   11f54:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   11f58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11f5c:			; <UNDEFINED> instruction: 0xf7f14478
   11f60:			; <UNDEFINED> instruction: 0xf7f0e884
   11f64:	blls	54d80c <backup_type@@Base+0x5191fc>
   11f68:			; <UNDEFINED> instruction: 0xbc10e9dd
   11f6c:	blls	5992d4 <backup_type@@Base+0x564cc4>
   11f70:	strmi	lr, [sl, #-2509]	; 0xfffff633
   11f74:	tsteq	r0, r3, asr #2	; <UNPREDICTABLE>
   11f78:	movweq	lr, #48054	; 0xbbb6
   11f7c:	andeq	lr, ip, #105472	; 0x19c00
   11f80:	bl	1058294 <backup_type@@Base+0x1023c84>
   11f84:	stmib	sp, {r1, r8, r9, fp}^
   11f88:			; <UNDEFINED> instruction: 0x469c6710
   11f8c:	movwcs	r2, #512	; 0x200
   11f90:	movwcs	lr, #51661	; 0xc9cd
   11f94:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f98:	blx	1fcff90 <backup_type@@Base+0x1f9b980>
   11f9c:	andeq	r0, r0, ip, lsl #6
   11fa0:	andeq	r0, r0, r0, lsr r3
   11fa4:	andeq	r0, r0, ip, ror #4
   11fa8:	andeq	r0, r0, r0, lsl r2
   11fac:			; <UNDEFINED> instruction: 0x0000c3bc
   11fb0:	andeq	sp, r0, r4, rrx
   11fb4:	andeq	ip, r0, r2, asr #31
   11fb8:	muleq	r0, lr, pc	; <UNPREDICTABLE>
   11fbc:	strdeq	ip, [r0], -r0
   11fc0:	strdeq	ip, [r0], -r8
   11fc4:	andeq	ip, r0, r6, ror pc
   11fc8:	andeq	ip, r0, r4, ror sp
   11fcc:	andeq	ip, r0, r2, asr pc
   11fd0:	andeq	ip, r0, r2, ror #30
   11fd4:	andeq	ip, r0, r0, ror #26
   11fd8:	andeq	ip, r0, r2, lsl #28
   11fdc:	andeq	ip, r0, sl, lsl pc
   11fe0:	andeq	ip, r0, r8, lsl sp
   11fe4:	andeq	ip, r0, r2, lsr #27
   11fe8:	andeq	ip, r0, r6, lsl #30
   11fec:	andeq	ip, r0, r4, lsl #26
   11ff0:	andeq	ip, r0, r2, ror sp
   11ff4:	strdeq	ip, [r0], -r4
   11ff8:	strdeq	ip, [r0], -r2
   11ffc:	strdeq	ip, [r0], -r8
   12000:	andeq	ip, r0, r0, ror #29
   12004:	ldrdeq	ip, [r0], -lr
   12008:	andeq	ip, r0, r8, ror #26
   1200c:	andeq	ip, r0, ip, asr #29
   12010:	andeq	ip, r0, sl, asr #25
   12014:	andeq	ip, r0, r8, lsr sp
   12018:	blmi	ff440 <backup_type@@Base+0xcae30>
   1201c:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   12020:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   12024:	mrc	7, 6, APSR_nzcv, cr4, cr0, {7}
   12028:	andeq	pc, r1, sl, lsr #25
   1202c:	strdeq	r0, [r0], -r4
   12030:	svcmi	0x00f0e92d
   12034:	strmi	fp, [sp], -r3, lsl #1
   12038:			; <UNDEFINED> instruction: 0x461e4614
   1203c:	andls	r4, r0, #136314880	; 0x8200000
   12040:	mrc	7, 6, APSR_nzcv, cr2, cr0, {7}
   12044:	ldrdlt	pc, [r0], -r5
   12048:	svceq	0x0000f1bb
   1204c:	strcs	sp, [r0, -r5, asr #32]
   12050:			; <UNDEFINED> instruction: 0xf04f4680
   12054:			; <UNDEFINED> instruction: 0x970139ff
   12058:			; <UNDEFINED> instruction: 0xf7f0e00d
   1205c:	blls	8d6fc <backup_type@@Base+0x590ec>
   12060:	svclt	0x00182800
   12064:	movwls	r2, #4865	; 0x1301
   12068:	svclt	0x0004f855
   1206c:	ldrtmi	r3, [r4], #-1793	; 0xfffff8ff
   12070:	svceq	0x0000f1bb
   12074:	strbmi	sp, [r2], -r3, lsr #32
   12078:			; <UNDEFINED> instruction: 0x46584651
   1207c:	svc	0x00caf7f0
   12080:	ldrbmi	r4, [r8], -r2, lsl #12
   12084:	mvnle	r2, r0, lsl #20
   12088:	mcr	7, 5, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   1208c:			; <UNDEFINED> instruction: 0x46214632
   12090:	stmdals	r0, {r0, r1, r9, sl, lr}
   12094:	blx	1a35aa <backup_type@@Base+0x16ef9a>
   12098:	andsle	r0, r9, r9
   1209c:	svccc	0x00fff1b9
   120a0:	ldrtmi	fp, [r9], r8, lsl #30
   120a4:	blls	4642c <backup_type@@Base+0x11e1c>
   120a8:	bicsle	r2, r6, r0, lsl #22
   120ac:	svclt	0x0004f855
   120b0:	strcc	r2, [r1, -r1, lsl #6]
   120b4:	movwls	r4, #5172	; 0x1434
   120b8:	svceq	0x0000f1bb
   120bc:	blls	86830 <backup_type@@Base+0x52220>
   120c0:	svclt	0x00182b00
   120c4:	stmdbeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   120c8:	andlt	r4, r3, r8, asr #12
   120cc:	svchi	0x00f0e8bd
   120d0:			; <UNDEFINED> instruction: 0x464846b9
   120d4:	pop	{r0, r1, ip, sp, pc}
   120d8:			; <UNDEFINED> instruction: 0xf04f8ff0
   120dc:	udf	#13215	; 0x339f
   120e0:	ldrlt	r3, [r0, #-513]!	; 0xfffffdff
   120e4:	addlt	r4, r5, r4, lsl #12
   120e8:	stcmi	0, cr13, [ip, #-84]	; 0xffffffac
   120ec:			; <UNDEFINED> instruction: 0x460a447d
   120f0:	mrscs	r2, (UNDEF: 8)
   120f4:	blx	fe2ce118 <backup_type@@Base+0xfe299b08>
   120f8:	strmi	r4, [r3], -r1, lsr #12
   120fc:	movwls	r2, #12289	; 0x3001
   12100:	stc2	0, cr15, [r0], {7}
   12104:	blls	da50c <backup_type@@Base+0xa5efc>
   12108:	andls	r4, r0, sl, lsr #12
   1210c:			; <UNDEFINED> instruction: 0xf7f04608
   12110:	andlt	lr, r5, r4, ror #27
   12114:	stcmi	13, cr11, [r2, #-192]	; 0xffffff40
   12118:			; <UNDEFINED> instruction: 0xe7e8447d
   1211c:	andeq	ip, r0, r0, ror #26
   12120:	andeq	ip, r0, r8, lsl sp
   12124:	svcmi	0x00f0e92d
   12128:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   1212c:	strmi	r8, [ip], -r2, lsl #22
   12130:	ldrmi	r4, [r7], -ip, lsr #22
   12134:	tstcs	r1, ip, lsr #26
   12138:	stmdami	ip!, {r0, r1, r3, r4, r5, r6, sl, lr}
   1213c:	andscs	fp, r4, #131	; 0x83
   12140:	andls	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   12144:			; <UNDEFINED> instruction: 0xf8d94478
   12148:			; <UNDEFINED> instruction: 0xf7f03000
   1214c:			; <UNDEFINED> instruction: 0xf8d6ed9c
   12150:			; <UNDEFINED> instruction: 0xf1bbb000
   12154:	eorsle	r0, fp, r0, lsl #30
   12158:			; <UNDEFINED> instruction: 0xf04f4b25
   1215c:			; <UNDEFINED> instruction: 0xf8df0800
   12160:			; <UNDEFINED> instruction: 0x4645a094
   12164:	ldrbtmi	r4, [sl], #1147	; 0x47b
   12168:	bcc	44d990 <backup_type@@Base+0x419380>
   1216c:			; <UNDEFINED> instruction: 0x4658e012
   12170:	ldrdhi	pc, [r0], -r9
   12174:	blx	ff3ce19a <backup_type@@Base+0xff399b8a>
   12178:	tstcs	r1, r2, asr r6
   1217c:	strmi	r3, [r3], -r1, lsl #10
   12180:			; <UNDEFINED> instruction: 0xf7f04640
   12184:			; <UNDEFINED> instruction: 0xf856ee94
   12188:	strtmi	fp, [r0], r4, lsl #30
   1218c:			; <UNDEFINED> instruction: 0xf1bb443c
   12190:	andsle	r0, sp, r0, lsl #30
   12194:	ldrtmi	r4, [sl], -r1, lsr #12
   12198:	stccs	6, cr4, [r0, #-256]	; 0xffffff00
   1219c:			; <UNDEFINED> instruction: 0xf7f0d0e7
   121a0:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
   121a4:			; <UNDEFINED> instruction: 0xf8d9d1e3
   121a8:	ldrbmi	r1, [r8], -r0
   121ac:	ldrtmi	r3, [ip], #-1281	; 0xfffffaff
   121b0:			; <UNDEFINED> instruction: 0xf0079101
   121b4:	stmdbls	r1, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   121b8:	bcs	44da20 <backup_type@@Base+0x419410>
   121bc:	strmi	r4, [r8], -r3, lsl #12
   121c0:			; <UNDEFINED> instruction: 0xf7f02101
   121c4:			; <UNDEFINED> instruction: 0xf856ee74
   121c8:			; <UNDEFINED> instruction: 0xf1bbbf04
   121cc:	mvnle	r0, r0, lsl #30
   121d0:	ldrdne	pc, [r0], -r9
   121d4:	andlt	r2, r3, sl
   121d8:	blhi	cd4d4 <backup_type@@Base+0x98ec4>
   121dc:	svcmi	0x00f0e8bd
   121e0:	mcrlt	7, 6, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   121e4:	muleq	r1, r0, fp
   121e8:	andeq	r0, r0, r0, lsl #5
   121ec:	andeq	ip, r0, r8, lsr #26
   121f0:	andeq	ip, r0, r8, lsr #26
   121f4:	andeq	ip, r0, lr, lsl sp
   121f8:			; <UNDEFINED> instruction: 0x460eb5f8
   121fc:			; <UNDEFINED> instruction: 0x461d4614
   12200:			; <UNDEFINED> instruction: 0x4607461a
   12204:	strtmi	r9, [r1], -r6, lsl #22
   12208:			; <UNDEFINED> instruction: 0xf7ff4630
   1220c:	stmdacs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   12210:			; <UNDEFINED> instruction: 0xbdf8db00
   12214:	ldrtmi	r4, [r1], -r2, lsl #12
   12218:			; <UNDEFINED> instruction: 0xf7ff4638
   1221c:	strtmi	pc, [r0], -r1, ror #30
   12220:	strtmi	r9, [r9], -r6, lsl #20
   12224:			; <UNDEFINED> instruction: 0xff7ef7ff
   12228:	ldrmi	r9, [r8, r7, lsl #22]
   1222c:	rscscc	pc, pc, pc, asr #32
   12230:	svclt	0x0000bdf8
   12234:	mvnsmi	lr, sp, lsr #18
   12238:	cmnlt	pc, pc, lsl #16
   1223c:	ldrmi	r4, [r4], -r0, lsl #13
   12240:			; <UNDEFINED> instruction: 0x460d461e
   12244:			; <UNDEFINED> instruction: 0xf855e002
   12248:	teqlt	pc, r4, lsl #30
   1224c:	ldrtmi	r4, [r2], -r1, lsr #12
   12250:	ldrtmi	r4, [r4], #-1600	; 0xfffff9c0
   12254:	stc	7, cr15, [r8], #960	; 0x3c0
   12258:	mvnsle	r2, r0, lsl #16
   1225c:	pop	{r3, r4, r5, r9, sl, lr}
   12260:	svclt	0x000081f0
   12264:	mvnsmi	lr, #737280	; 0xb4000
   12268:	strmi	r4, [r4], -pc, lsl #12
   1226c:	blx	fef4e274 <backup_type@@Base+0xfef19c64>
   12270:			; <UNDEFINED> instruction: 0xf0004605
   12274:	stmdacs	lr, {r0, r1, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   12278:	pop	{r0, fp, ip, lr, pc}
   1227c:	blmi	573264 <backup_type@@Base+0x53ec54>
   12280:			; <UNDEFINED> instruction: 0xf8b54606
   12284:	ldrbtmi	r9, [fp], #-0
   12288:	eorhi	r8, fp, fp, lsl r8
   1228c:	ldcl	7, cr15, [r2, #960]	; 0x3c0
   12290:	mrscs	r2, SP_svc
   12294:	strmi	r6, [r0], r3
   12298:			; <UNDEFINED> instruction: 0xf7f04620
   1229c:	cdpne	12, 0, cr14, cr3, cr0, {0}
   122a0:			; <UNDEFINED> instruction: 0x4618db12
   122a4:			; <UNDEFINED> instruction: 0xf8a54286
   122a8:	stmible	r6!, {ip, pc}^
   122ac:	rsbscs	r1, lr, #3686400	; 0x384000
   122b0:	addmi	r1, r3, #76800	; 0x12c00
   122b4:			; <UNDEFINED> instruction: 0xf100bf2a
   122b8:	cfldrdne	mvd3, [r8], {255}	; 0xff
   122bc:	movwcs	r1, #2345	; 0x929
   122c0:	strtpl	r7, [fp], #-10
   122c4:	mvnshi	lr, #12386304	; 0xbd0000
   122c8:	ldrdcs	pc, [r0], -r8
   122cc:	bcs	1a6d0 <renameat2@@Base+0xda8>
   122d0:	strb	sp, [r6, r8, ror #3]!
   122d4:	andeq	fp, r0, lr
   122d8:			; <UNDEFINED> instruction: 0x4604b510
   122dc:	stmdavc	r3!, {r3, r5, r6, r8, ip, sp, pc}
   122e0:			; <UNDEFINED> instruction: 0x4c0ab92b
   122e4:	blmi	2a34dc <backup_type@@Base+0x26eecc>
   122e8:	andsvs	r4, ip, fp, ror r4
   122ec:			; <UNDEFINED> instruction: 0x4620bd10
   122f0:	blx	1ece2f8 <backup_type@@Base+0x1e99ce8>
   122f4:	mvnsle	r4, r4, lsl #5
   122f8:	stmdami	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   122fc:			; <UNDEFINED> instruction: 0xf7f04478
   12300:	strmi	lr, [r4], -r0, lsl #26
   12304:	rscle	r2, ip, r0, lsl #16
   12308:	svclt	0x0000e7e9
   1230c:			; <UNDEFINED> instruction: 0x0000cbb0
   12310:	andeq	r2, r2, r0, asr r0
   12314:	andeq	sl, r0, r8, lsl r2
   12318:	svcmi	0x00f0e92d
   1231c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   12320:	vstmiami	r6, {d24}
   12324:	addlt	r4, pc, ip, ror r4	; <UNPREDICTABLE>
   12328:	tstls	r4, r9, lsl #4
   1232c:	blx	174e334 <backup_type@@Base+0x1719d24>
   12330:	stmdaeq	sl, {r5, r7, r8, r9, fp, sp, lr, pc}
   12334:	ldcl	7, cr15, [r8, #-960]	; 0xfffffc40
   12338:	bl	22c3cc <backup_type@@Base+0x1f7dbc>
   1233c:	andls	r0, r3, #0, 4
   12340:			; <UNDEFINED> instruction: 0xf0002b00
   12344:			; <UNDEFINED> instruction: 0x46188175
   12348:			; <UNDEFINED> instruction: 0xf7f09d03
   1234c:	stclne	13, cr14, [ip], #-312	; 0xfffffec8
   12350:	bmi	44db78 <backup_type@@Base+0x419568>
   12354:	movwls	r1, #52291	; 0xcc43
   12358:	svclt	0x002c2b09
   1235c:	strcc	r1, [r9], #-2276	; 0xfffff71c
   12360:	strtmi	r9, [r0], -sl, lsl #8
   12364:	ldcl	7, cr15, [r8], {240}	; 0xf0
   12368:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1236c:	rschi	pc, r7, r0
   12370:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12374:			; <UNDEFINED> instruction: 0x464f4bb2
   12378:	ldrbtmi	r4, [fp], #-1729	; 0xfffff93f
   1237c:	stcne	3, cr9, [fp, #-52]!	; 0xffffffcc
   12380:	cdp	3, 1, cr9, cr8, cr11, {0}
   12384:			; <UNDEFINED> instruction: 0x46512a10
   12388:			; <UNDEFINED> instruction: 0xf7f04658
   1238c:	blls	14d33c <backup_type@@Base+0x118d2c>
   12390:			; <UNDEFINED> instruction: 0xf0002b01
   12394:	bl	2f271c <backup_type@@Base+0x2be10c>
   12398:	strbmi	r0, [r0], -r9, lsl #16
   1239c:	blx	ece3a4 <backup_type@@Base+0xe99d94>
   123a0:	svccs	0x00004606
   123a4:	rscshi	pc, r6, r0
   123a8:			; <UNDEFINED> instruction: 0xf7f04638
   123ac:	vldmdbne	r3!, {d14-<overflow reg d76>}
   123b0:	blls	2b6fd8 <backup_type@@Base+0x2829c8>
   123b4:	movwls	r3, #30210	; 0x7602
   123b8:	movwls	r2, #25345	; 0x6301
   123bc:	movwls	r2, #8962	; 0x2302
   123c0:			; <UNDEFINED> instruction: 0xf7f04638
   123c4:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   123c8:	addhi	pc, r9, r0
   123cc:	ldreq	pc, [r3], #-256	; 0xffffff00
   123d0:			; <UNDEFINED> instruction: 0xf7f04620
   123d4:	blls	24d804 <backup_type@@Base+0x2191f4>
   123d8:	mvnsle	r4, #152, 4	; 0x80000009
   123dc:	andeq	lr, r9, fp, lsl #22
   123e0:			; <UNDEFINED> instruction: 0x46214632
   123e4:	bl	ff8503ac <backup_type@@Base+0xff81bd9c>
   123e8:	mvnle	r2, r0, lsl #16
   123ec:	ldrtmi	r5, [r4], #-3493	; 0xfffff25b
   123f0:	teqeq	r1, #1073741865	; 0x40000029	; <UNPREDICTABLE>
   123f4:	stmiale	r3!, {r3, r8, r9, fp, sp}^
   123f8:			; <UNDEFINED> instruction: 0xf1a57863
   123fc:	blx	fed538e8 <backup_type@@Base+0xfed1f2d8>
   12400:			; <UNDEFINED> instruction: 0xf1a3f585
   12404:	bcs	252ccc <backup_type@@Base+0x21e6bc>
   12408:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
   1240c:	adcshi	pc, pc, r0, lsl #4
   12410:			; <UNDEFINED> instruction: 0xf1c41c62
   12414:	blcs	e52820 <backup_type@@Base+0xe1e210>
   12418:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
   1241c:	streq	pc, [r1, #-5]
   12420:	stmdaeq	r2, {r0, r8, r9, fp, sp, lr, pc}
   12424:	svccc	0x0001f812
   12428:	eorseq	pc, r0, r3, lsr #3
   1242c:	ldmible	r2!, {r0, r3, fp, sp}^
   12430:	bicle	r2, r5, lr, ror fp
   12434:	movweq	lr, #35588	; 0x8b04
   12438:	blcs	305ac <quoting_style_vals@@Base+0x101ec>
   1243c:	blls	1c6b44 <backup_type@@Base+0x192534>
   12440:	stmdale	r9, {r3, r4, r7, r8, sl, lr}
   12444:	blls	106b3c <backup_type@@Base+0xd252c>
   12448:	strtmi	r4, [r1], -r2, asr #12
   1244c:	ldrbmi	r1, [r8], #-3224	; 0xfffff368
   12450:	bl	fead0418 <backup_type@@Base+0xfea9be08>
   12454:	ldcle	8, cr2, [r3]
   12458:	bl	238c8c <backup_type@@Base+0x20467c>
   1245c:	movwls	r0, #25349	; 0x6305
   12460:	bls	1d87b4 <backup_type@@Base+0x1a41a4>
   12464:	addsmi	r9, r3, #8388608	; 0x800000
   12468:	sbcshi	pc, r4, r0, asr #4
   1246c:	b	13d25d8 <backup_type@@Base+0x139dfc8>
   12470:			; <UNDEFINED> instruction: 0xf10072d3
   12474:	bcs	327b0 <quote_quoting_options@@Base+0x718>
   12478:	sbchi	pc, sl, r0, asr #32
   1247c:	stmdbls	r7, {r0, r1, r2, r8, ip, pc}
   12480:			; <UNDEFINED> instruction: 0xf7f04658
   12484:			; <UNDEFINED> instruction: 0x9005ebb0
   12488:			; <UNDEFINED> instruction: 0xf0002800
   1248c:	bls	f275c <backup_type@@Base+0xbe14c>
   12490:	blls	163d1c <backup_type@@Base+0x12f70c>
   12494:	ldrmi	r9, [r3], #-3075	; 0xfffff3fd
   12498:	lfmne	f2, 4, [r8], {46}	; 0x2e
   1249c:	stmdals	r5, {r0, r2, sl, lr}
   124a0:	strtmi	r5, [r8], -r2, lsl #10
   124a4:	rsbscs	r4, lr, #1157627904	; 0x45000000
   124a8:	subsvc	r2, sl, r0, lsr r4
   124ac:			; <UNDEFINED> instruction: 0xf108709c
   124b0:			; <UNDEFINED> instruction: 0xf7f00202
   124b4:			; <UNDEFINED> instruction: 0xf815eb56
   124b8:	cdpne	12, 6, cr3, cr10, cr1, {0}
   124bc:	tstle	r4, r9, lsr fp
   124c0:			; <UNDEFINED> instruction: 0xf8127014
   124c4:	blcs	e618d0 <backup_type@@Base+0xe2d2c0>
   124c8:	movwcc	sp, #4346	; 0x10fa
   124cc:	andsvc	r4, r3, r8, lsr r6
   124d0:			; <UNDEFINED> instruction: 0xb014f8dd
   124d4:	stcl	7, cr15, [r0, #-960]	; 0xfffffc40
   124d8:			; <UNDEFINED> instruction: 0xf47f2800
   124dc:	blls	be2c0 <backup_type@@Base+0x89cb0>
   124e0:	suble	r2, r2, r2, lsl #22
   124e4:	blcs	790f4 <backup_type@@Base+0x44ae4>
   124e8:	blls	286620 <backup_type@@Base+0x252010>
   124ec:			; <UNDEFINED> instruction: 0xf0002b00
   124f0:	cmplt	r7, #148	; 0x94
   124f4:			; <UNDEFINED> instruction: 0xf7f04638
   124f8:	cdpne	13, 0, cr14, cr2, cr10, {2}
   124fc:	bl	3023a4 <backup_type@@Base+0x2cdd94>
   12500:	blle	89312c <backup_type@@Base+0x85eb1c>
   12504:	vmlane.f16	s19, s16, s8	; <UNPREDICTABLE>
   12508:	svclt	0x00184651
   1250c:	andls	r2, r0, r1
   12510:	rsbeq	pc, r3, pc, rrx
   12514:	blx	24e538 <backup_type@@Base+0x219f28>
   12518:	rsbsle	r2, lr, r0, lsl #16
   1251c:	stc	7, cr15, [sl], {240}	; 0xf0
   12520:	ldccs	8, cr6, [r1, #-20]	; 0xffffffec
   12524:	svcge	0x002df43f
   12528:	tstlt	r7, r4, lsl #12
   1252c:			; <UNDEFINED> instruction: 0xf7f04638
   12530:			; <UNDEFINED> instruction: 0x4658ed90
   12534:	bleq	4e678 <backup_type@@Base+0x1a068>
   12538:	b	ffb50500 <backup_type@@Base+0xffb1bef0>
   1253c:	ldrbmi	r6, [r8], -r5, lsr #32
   12540:	ldc	0, cr11, [sp], #60	; 0x3c
   12544:	pop	{r1, r8, r9, fp, pc}
   12548:	usub8mi	r8, fp, r0
   1254c:	rsbeq	pc, r3, #111	; 0x6f
   12550:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12554:	blmi	f0c4b4 <backup_type@@Base+0xed7ea4>
   12558:	ldrbtmi	r9, [fp], #-2307	; 0xfffff6fd
   1255c:	bl	2f8d94 <backup_type@@Base+0x2c4784>
   12560:	ldmdavs	r9, {r0}
   12564:	b	fff5052c <backup_type@@Base+0xfff1bf1c>
   12568:	blls	14c46c <backup_type@@Base+0x117e5c>
   1256c:	tstle	r9, r2, lsl #22
   12570:	movwcs	lr, #51677	; 0xc9dd
   12574:	blls	ec5e0 <backup_type@@Base+0xb7fd0>
   12578:	andeq	lr, r3, fp, lsl #22
   1257c:	movwls	r2, #17153	; 0x4301
   12580:	b	ffbd0548 <backup_type@@Base+0xffb9bf38>
   12584:	ldrbmi	r9, [r8], -r3, lsl #18
   12588:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1258c:			; <UNDEFINED> instruction: 0xf04fe7ad
   12590:	strb	r0, [sp, -r1, lsl #16]
   12594:	ldrbmi	r4, [r8], -ip, lsr #22
   12598:			; <UNDEFINED> instruction: 0x5000f8b8
   1259c:	streq	lr, [r6], #-2824	; 0xfffff4f8
   125a0:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   125a4:	andcc	pc, r9, fp, lsr #16
   125a8:			; <UNDEFINED> instruction: 0xf898f000
   125ac:	cmplt	r8, r7, lsl #12
   125b0:			; <UNDEFINED> instruction: 0xf8a84b26
   125b4:	ldrbtmi	r5, [fp], #-0
   125b8:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   125bc:	andeq	pc, r6, r8, asr #16
   125c0:	ldrbt	r7, [r4], r3, lsr #2
   125c4:	ldc	7, cr15, [r6], #-960	; 0xfffffc40
   125c8:			; <UNDEFINED> instruction: 0xf8a84b21
   125cc:	ldrbtmi	r5, [fp], #-0
   125d0:	ldmdavs	r8, {r1, fp, sp, lr}
   125d4:	ldmdbvc	fp, {r2, r3, r9, fp, sp}
   125d8:	andcs	fp, r2, #20, 30	; 0x50
   125dc:	bcs	9adf0 <backup_type@@Base+0x667e0>
   125e0:	andeq	pc, r6, r8, asr #16
   125e4:			; <UNDEFINED> instruction: 0x71239202
   125e8:	blls	c68ec <backup_type@@Base+0x922dc>
   125ec:			; <UNDEFINED> instruction: 0xf47f2b03
   125f0:	usub16mi	sl, r8, r9
   125f4:	bleq	4e738 <backup_type@@Base+0x1a128>
   125f8:	b	fe3505c0 <backup_type@@Base+0xfe31bfb0>
   125fc:	ldc	7, cr15, [sl], {240}	; 0xf0
   12600:	andvs	r2, r3, ip, lsl #6
   12604:	andlt	r4, pc, r8, asr r6	; <UNPREDICTABLE>
   12608:	blhi	cd904 <backup_type@@Base+0x992f4>
   1260c:	svchi	0x00f0e8bd
   12610:	ldr	r9, [r4, -r7, lsl #6]!
   12614:	andslt	pc, r4, sp, asr #17
   12618:	svccs	0x0000e739
   1261c:	ldrtmi	sp, [r8], -pc, lsl #1
   12620:	ldc	7, cr15, [r6, #-960]	; 0xfffffc40
   12624:	andlt	r4, pc, r8, asr r6	; <UNPREDICTABLE>
   12628:	blhi	cd924 <backup_type@@Base+0x99314>
   1262c:	svchi	0x00f0e8bd
   12630:			; <UNDEFINED> instruction: 0xf7ff4618
   12634:	stmdavs	r3!, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   12638:	svclt	0x0000e685
   1263c:	andeq	r2, r2, r4, lsl r0
   12640:			; <UNDEFINED> instruction: 0x00021fbe
   12644:	ldrdeq	r1, [r2], -lr
   12648:	strdeq	sl, [r0], -r4
   1264c:	andeq	ip, r0, r2, ror #17
   12650:	andeq	ip, r0, sl, asr #17
   12654:	bmi	2e5284 <backup_type@@Base+0x2b0c74>
   12658:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   1265c:	ldmpl	sp, {r1, r7, ip, sp, pc}
   12660:	stcmi	6, cr2, [r9], {4}
   12664:	stmdavs	sp!, {r9, sl, ip, pc}
   12668:	bmi	223860 <backup_type@@Base+0x1ef250>
   1266c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   12670:			; <UNDEFINED> instruction: 0xf7ff9501
   12674:			; <UNDEFINED> instruction: 0xf854fdc1
   12678:	andlt	r0, r2, r0, lsr #32
   1267c:	svclt	0x0000bd70
   12680:	andeq	pc, r1, r0, ror r6	; <UNPREDICTABLE>
   12684:	andeq	r0, r0, r8, lsl #5
   12688:	andeq	ip, r0, r0, ror r8
   1268c:	andeq	lr, r1, r2, lsl #28
   12690:	andcs	fp, r0, #8, 10	; 0x2000000
   12694:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   12698:	stfltd	f3, [r8, #-0]
   1269c:	stc2	7, cr15, [r8, #-1004]	; 0xfffffc14
   126a0:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
   126a4:	andcs	fp, r2, fp, lsl #18
   126a8:			; <UNDEFINED> instruction: 0xe7d34770
   126ac:	tstlt	r9, r8, lsl #10
   126b0:	ldmdblt	fp, {r0, r1, r3, fp, ip, sp, lr}^
   126b4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   126b8:	bl	8d0680 <backup_type@@Base+0x89c070>
   126bc:	stmdavc	r3, {r3, r8, ip, sp, pc}
   126c0:	andcs	fp, r2, fp, lsl #18
   126c4:	strmi	fp, [r1], -r8, lsl #26
   126c8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   126cc:			; <UNDEFINED> instruction: 0x4008e8bd
   126d0:	svclt	0x0000e7c0
   126d4:	andeq	r9, r0, r6, lsr #29
   126d8:	andeq	r9, r0, r2, lsr #29
   126dc:	mvnsmi	lr, sp, lsr #18
   126e0:	bl	506a8 <backup_type@@Base+0x1c098>
   126e4:	tstlt	r8, r4, lsl #12
   126e8:	mrrc	7, 15, pc, r0, cr0	; <UNPREDICTABLE>
   126ec:	stmdble	r2, {r1, fp, sp}
   126f0:	pop	{r5, r9, sl, lr}
   126f4:	andcs	r8, r3, #240, 2	; 0x3c
   126f8:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
   126fc:	mcrr2	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
   12700:			; <UNDEFINED> instruction: 0xf7f04606
   12704:	vmovcs.32	d16[0], lr
   12708:	ble	2e3f24 <backup_type@@Base+0x2af914>
   1270c:	ldrdhi	pc, [r0], -r0
   12710:	strtmi	r2, [r0], -r0, lsl #14
   12714:			; <UNDEFINED> instruction: 0xf7f0463c
   12718:			; <UNDEFINED> instruction: 0x4620ec9c
   1271c:	andhi	pc, r0, r5, asr #17
   12720:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12724:			; <UNDEFINED> instruction: 0xf7f04630
   12728:			; <UNDEFINED> instruction: 0xf8d5ec1e
   1272c:	strmi	r8, [r7], -r0
   12730:	mvnle	r2, r0, lsl #16
   12734:			; <UNDEFINED> instruction: 0xf7f04630
   12738:	strb	lr, [sl, r0, lsl #25]!
   1273c:			; <UNDEFINED> instruction: 0xf000b508
   12740:	tstlt	r0, r9, lsr r8	; <UNPREDICTABLE>
   12744:			; <UNDEFINED> instruction: 0xf7fbbd08
   12748:	svclt	0x0000fcb3
   1274c:			; <UNDEFINED> instruction: 0x4605b538
   12750:			; <UNDEFINED> instruction: 0xf84af000
   12754:	cmnlt	r3, r3, lsl #16
   12758:			; <UNDEFINED> instruction: 0xf0004604
   1275c:	stcpl	8, cr15, [r3], #-364	; 0xfffffe94
   12760:	strtmi	r4, [r0], -r1, lsl #12
   12764:	svclt	0x00082b2f
   12768:	pop	{r0, r8, ip, sp}
   1276c:			; <UNDEFINED> instruction: 0xf0074038
   12770:	strtmi	fp, [r8], -r7, lsl #24
   12774:			; <UNDEFINED> instruction: 0xf84ef000
   12778:	strtmi	r4, [r8], -r1, lsl #12
   1277c:	ldrhtmi	lr, [r8], -sp
   12780:	bllt	fffce7a4 <backup_type@@Base+0xfff9a194>
   12784:			; <UNDEFINED> instruction: 0x4604b538
   12788:			; <UNDEFINED> instruction: 0xf0007805
   1278c:			; <UNDEFINED> instruction: 0xf1a5f82d
   12790:	blx	fed53c54 <backup_type@@Base+0xfed1f644>
   12794:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   12798:	blne	23fac <quoting_style_vals@@Base+0x3bec>
   1279c:			; <UNDEFINED> instruction: 0xf813e004
   127a0:	stmdbcs	pc!, {r0, r8, sl, fp, ip}	; <UNPREDICTABLE>
   127a4:	ldrmi	sp, [r0], -r4, lsl #2
   127a8:			; <UNDEFINED> instruction: 0xf10042a8
   127ac:	ldmle	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   127b0:	svclt	0x0000bd38
   127b4:			; <UNDEFINED> instruction: 0x4606b570
   127b8:			; <UNDEFINED> instruction: 0xffe4f7ff
   127bc:	andcc	r4, r1, r4, lsl #12
   127c0:	svclt	0x00082c00
   127c4:			; <UNDEFINED> instruction: 0xf7f03001
   127c8:	strmi	lr, [r5], -r8, lsr #21
   127cc:			; <UNDEFINED> instruction: 0x4631b130
   127d0:			; <UNDEFINED> instruction: 0xf7f04622
   127d4:	tstlt	ip, r6, asr #19
   127d8:	strpl	r2, [fp, #-768]!	; 0xfffffd00
   127dc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   127e0:	strcs	r2, [r1], #-814	; 0xfffffcd2
   127e4:	ldrb	r7, [r7, fp, lsr #32]!
   127e8:	blcs	bf07fc <backup_type@@Base+0xbbc1ec>
   127ec:			; <UNDEFINED> instruction: 0xf810d103
   127f0:	blcs	be23fc <backup_type@@Base+0xbaddec>
   127f4:	strdlt	sp, [r3, #-11]!
   127f8:	tstcs	r0, r2, lsl #12
   127fc:	svclt	0x00082b2f
   12800:	andle	r2, r2, r1, lsl #2
   12804:	ldrmi	fp, [r0], -r9, lsl #2
   12808:			; <UNDEFINED> instruction: 0xf8122100
   1280c:	blcs	22418 <quoting_style_vals@@Base+0x2058>
   12810:			; <UNDEFINED> instruction: 0x4770d1f4
   12814:			; <UNDEFINED> instruction: 0x4604b510
   12818:	b	ff9d07e0 <backup_type@@Base+0xff99c1d0>
   1281c:	stmdacs	r1, {r0, r1, r5, fp, ip}
   12820:	mvnscc	pc, r0, lsl #2
   12824:			; <UNDEFINED> instruction: 0xf813d903
   12828:	bcs	bddc34 <backup_type@@Base+0xba9624>
   1282c:	ldclt	0, cr13, [r0, #-0]
   12830:	ldrb	r4, [r4, r8, lsl #12]!
   12834:			; <UNDEFINED> instruction: 0x4614b5f8
   12838:			; <UNDEFINED> instruction: 0x4607b1ba
   1283c:	strcs	r4, [r0], -sp, lsl #12
   12840:	cmnlt	r0, r3
   12844:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   12848:	strtmi	sp, [r9], -r7
   1284c:	ldrtmi	r4, [r8], -r2, lsr #12
   12850:			; <UNDEFINED> instruction: 0xf934f007
   12854:	strmi	r1, [r5], #-3139	; 0xfffff3bd
   12858:			; <UNDEFINED> instruction: 0x4630d1f3
   1285c:			; <UNDEFINED> instruction: 0xf7f0bdf8
   12860:	tstcs	ip, #958464	; 0xea000
   12864:	ldrtmi	r6, [r0], -r3
   12868:			; <UNDEFINED> instruction: 0x4616bdf8
   1286c:	svclt	0x0000e7f5
   12870:	blmi	5250c4 <backup_type@@Base+0x4f0ab4>
   12874:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   12878:	ldmpl	r3, {r2, r9, sl, lr}^
   1287c:	andcs	fp, r0, r4, lsl #1
   12880:	ldmdavs	fp, {r0, r5, r9, sl, lr}
   12884:			; <UNDEFINED> instruction: 0xf04f9303
   12888:			; <UNDEFINED> instruction: 0xf7f00300
   1288c:	cmplt	r8, ip, asr r9
   12890:	stmdage	r1, {r8, sp}
   12894:	b	3d085c <backup_type@@Base+0x39c24c>
   12898:	vst2.8	{d25,d27}, [pc], r2
   1289c:	bls	6f68c <backup_type@@Base+0x3b07c>
   128a0:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   128a4:	movwcs	lr, #2500	; 0x9c4
   128a8:	blmi	1a50cc <backup_type@@Base+0x170abc>
   128ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   128b0:	blls	ec920 <backup_type@@Base+0xb8310>
   128b4:	qaddle	r4, sl, r1
   128b8:	ldclt	0, cr11, [r0, #-16]
   128bc:	ldmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128c0:	andeq	pc, r1, r4, asr r4	; <UNPREDICTABLE>
   128c4:	andeq	r0, r0, r0, asr r2
   128c8:	andeq	pc, r1, ip, lsl r4	; <UNPREDICTABLE>
   128cc:	andeq	r0, r0, r0
   128d0:	b	13ffcf8 <backup_type@@Base+0x13cb6e8>
   128d4:			; <UNDEFINED> instruction: 0xf00900f0
   128d8:			; <UNDEFINED> instruction: 0x4608f8d5
   128dc:	svclt	0x0000bd08
   128e0:	blx	fec19108 <backup_type@@Base+0xfebe4af8>
   128e4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   128e8:	svclt	0x00004770
   128ec:			; <UNDEFINED> instruction: 0x4604b510
   128f0:	strmi	r6, [r8], -r3, lsr #19
   128f4:	ldrmi	r6, [r8, r1, lsr #17]
   128f8:	addmi	r6, r3, #10682368	; 0xa30000
   128fc:	stmdavs	r3!, {r0, r1, r8, fp, ip, lr, pc}
   12900:	sbceq	lr, r0, r3, lsl #22
   12904:			; <UNDEFINED> instruction: 0xf7f0bd10
   12908:	svclt	0x0000eb8c
   1290c:	mvnsmi	lr, sp, lsr #18
   12910:			; <UNDEFINED> instruction: 0x460d4690
   12914:			; <UNDEFINED> instruction: 0x4606461f
   12918:			; <UNDEFINED> instruction: 0xffe8f7ff
   1291c:	andeq	pc, r0, r8, asr #17
   12920:	movwlt	r6, #38913	; 0x9801
   12924:	strmi	r4, [r4], -r9, lsr #5
   12928:	ldmibvs	r3!, {r1, r4, r5, ip, lr, pc}^
   1292c:	ldrmi	r4, [r8, r8, lsr #12]
   12930:	stmdavs	r3!, {r3, r4, r5, r7, r8, ip, sp, pc}
   12934:	stmdavs	r2!, {r0, r1, r2, r3, r6, r7, r8, ip, sp, pc}^
   12938:	ldm	r2, {r1, r6, r8, r9, ip, sp, pc}
   1293c:	strcs	r0, [r0, #-3]
   12940:	andeq	lr, r3, r4, lsl #17
   12944:	andsvs	r4, r5, r8, lsl r6
   12948:	subsvs	r6, r1, r1, ror sl
   1294c:	pop	{r1, r4, r5, r6, r9, sp, lr}
   12950:	ldmdavs	r1, {r4, r5, r6, r7, r8, pc}
   12954:	adcmi	r4, r9, #40, 12	; 0x2800000
   12958:	ldmibvs	r2!, {r1, r3, ip, lr, pc}^
   1295c:	ldmdblt	r8!, {r4, r7, r8, r9, sl, lr}
   12960:	stmdavs	r2!, {r2, r5, r6, fp, sp, lr}^
   12964:	mvnsle	r2, r0, lsl #20
   12968:	ldrmi	r2, [r8], -r0, lsl #6
   1296c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12970:	ldmdavs	r3, {r1, r5, r6, fp, sp, lr}
   12974:	rscsle	r2, r8, r0, lsl #30
   12978:	tstcs	r0, r0, asr r8
   1297c:	ldrmi	r6, [r8], -r0, rrx
   12980:	bvs	1c6a9cc <backup_type@@Base+0x1c363bc>
   12984:	rsbsvs	r6, r2, #81	; 0x51
   12988:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1298c:	strb	r6, [ip, r2, lsr #32]!
   12990:	strb	r4, [pc, fp, lsl #12]
   12994:	strmi	r4, [r3], -r3, lsr #20
   12998:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
   1299c:	mlasle	r9, r1, r2, r4
   129a0:	bvc	ce0ec <backup_type@@Base+0x99adc>
   129a4:	bvc	74e028 <backup_type@@Base+0x719a18>
   129a8:	bvc	ff20e580 <backup_type@@Base+0xff1d9f70>
   129ac:	blx	44e578 <backup_type@@Base+0x419f68>
   129b0:	ldcl	13, cr13, [pc, #172]	; 12a64 <__assert_fail@plt+0xf9fc>
   129b4:			; <UNDEFINED> instruction: 0xeef46a1a
   129b8:	vsqrt.f32	s15, s13
   129bc:	strle	pc, [r4, #-2576]!	; 0xfffff5f0
   129c0:	bvs	60e144 <backup_type@@Base+0x5d9b34>
   129c4:	bvs	10e010 <backup_type@@Base+0xd9a00>
   129c8:	bvs	ff9ce4a0 <backup_type@@Base+0xff999e90>
   129cc:	blx	44e598 <backup_type@@Base+0x419f88>
   129d0:	ldcl	13, cr13, [r1, #108]	; 0x6c
   129d4:	vmov.f32	s13, #80	; 0x3e800000  0.250
   129d8:	vsqrt.f32	s13, s0
   129dc:	blle	551224 <backup_type@@Base+0x51cc14>
   129e0:	bvc	fe20e2c0 <backup_type@@Base+0xfe1d9cb0>
   129e4:	bvs	8e130 <backup_type@@Base+0x59b20>
   129e8:	bvc	ff9ce4c0 <backup_type@@Base+0xff999eb0>
   129ec:	blx	44e5b8 <backup_type@@Base+0x419fa8>
   129f0:	cdp	5, 11, cr13, cr7, cr11, {0}
   129f4:	vmov.f32	s13, #64	; 0x3e000000  0.125
   129f8:	vsqrt.f32	s13, s12
   129fc:	stmdale	r4, {r4, r9, fp, ip, sp, lr, pc}
   12a00:	bvc	ff20e5d8 <backup_type@@Base+0xff1d9fc8>
   12a04:	blx	44e5d0 <backup_type@@Base+0x419fc0>
   12a08:	bmi	209a20 <backup_type@@Base+0x1d5410>
   12a0c:	ldrbtmi	r2, [sl], #-0
   12a10:			; <UNDEFINED> instruction: 0x4770601a
   12a14:	ldrbmi	r2, [r0, -r1]!
   12a18:	stclcc	12, cr12, [ip, #820]	; 0x334
   12a1c:	svccc	0x00666666
   12a20:	svccc	0x008ccccd
   12a24:	andeq	ip, r0, sl, asr #11
   12a28:	andeq	ip, r0, r6, asr r5
   12a2c:	mvnsmi	lr, sp, lsr #18
   12a30:	vmla.f16	s22, s15, s2
   12a34:	vldr	s0, [pc, #576]	; 12c7c <__assert_fail@plt+0xfc14>
   12a38:			; <UNDEFINED> instruction: 0xeef87a23
   12a3c:			; <UNDEFINED> instruction: 0xeec66a67
   12a40:			; <UNDEFINED> instruction: 0xeef47a80
   12a44:	vsqrt.f32	s15, s14
   12a48:	ble	b51290 <backup_type@@Base+0xb1cc80>
   12a4c:	bvc	ffa0e644 <backup_type@@Base+0xff9da034>
   12a50:	beq	fe44e2b4 <backup_type@@Base+0xfe419ca4>
   12a54:	svclt	0x0038280a
   12a58:			; <UNDEFINED> instruction: 0xf040200a
   12a5c:	ldclne	7, cr0, [r8], #-4
   12a60:			; <UNDEFINED> instruction: 0xf64ad021
   12a64:			; <UNDEFINED> instruction: 0xf6ca28ab
   12a68:	blx	fea1cd1a <backup_type@@Base+0xfe9e870a>
   12a6c:	svccs	0x00093207
   12a70:	movweq	pc, #4130	; 0x1022	; <UNPREDICTABLE>
   12a74:	cmpeq	r2, #3072	; 0xc00
   12a78:	movweq	lr, #15271	; 0x3ba7
   12a7c:	cmnlt	fp, pc, lsl #18
   12a80:	strcs	r2, [r9, #-1552]	; 0xfffff9f0
   12a84:	and	r2, r0, r3, lsl #8
   12a88:	strcc	fp, [r2], #-337	; 0xfffffeaf
   12a8c:	ldrtmi	r4, [r5], #-1592	; 0xfffff9c8
   12a90:	strtmi	r3, [r1], -r8, lsl #12
   12a94:			; <UNDEFINED> instruction: 0xfff6f008
   12a98:	strmi	r4, [fp], -pc, lsr #5
   12a9c:	ldmdblt	r3!, {r2, r4, r5, r6, r7, fp, ip, lr, pc}
   12aa0:	ldclne	7, cr3, [r9], #-8
   12aa4:	strcs	sp, [r0, -r1, ror #3]
   12aa8:	pop	{r3, r4, r5, r9, sl, lr}
   12aac:	svceq	0x00bb81f0
   12ab0:	movwcs	fp, #7956	; 0x1f14
   12ab4:	adcseq	r2, sl, r0, lsl #6
   12ab8:	blcs	47e94 <backup_type@@Base+0x13884>
   12abc:			; <UNDEFINED> instruction: 0x4638d1f3
   12ac0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12ac4:	svcmi	0x00800000
   12ac8:	ldrbmi	lr, [r0, sp, lsr #18]!
   12acc:	ldmib	r1, {r1, r7, ip, sp, pc}^
   12ad0:	adcmi	r5, r5, #0, 8
   12ad4:	strcc	sp, [r8, #-556]	; 0xfffffdd4
   12ad8:	strmi	r4, [r1], lr, lsl #12
   12adc:			; <UNDEFINED> instruction: 0xf04f4692
   12ae0:	and	r0, r4, r0, lsl #16
   12ae4:			; <UNDEFINED> instruction: 0xf10542ac
   12ae8:	stmdble	r1!, {r3, r8, r9}
   12aec:			; <UNDEFINED> instruction: 0xf855461d
   12af0:	stmdbcs	r0, {r3, sl, fp, ip}
   12af4:			; <UNDEFINED> instruction: 0xf855d0f6
   12af8:	cmnlt	ip, r4, lsl #24
   12afc:	strbmi	r6, [r8], -r7, lsr #16
   12b00:			; <UNDEFINED> instruction: 0xf7ff4639
   12b04:			; <UNDEFINED> instruction: 0x4623fef3
   12b08:	stmdavs	r2, {r2, r5, r6, fp, sp, lr}
   12b0c:	stmdavs	r2, {r1, r5, r7, r8, ip, sp, pc}^
   12b10:	subvs	r6, r3, sl, asr r0
   12b14:	mvnsle	r2, r0, lsl #24
   12b18:	stcne	8, cr15, [r8], {85}	; 0x55
   12b1c:	stchi	8, cr15, [r4], {69}	; 0x45
   12b20:	svceq	0x0000f1ba
   12b24:	ldmdavs	r4!, {r0, r1, r2, r4, ip, lr, pc}^
   12b28:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   12b2c:	ldmle	sp, {r2, r3, r5, r7, r9, lr}^
   12b30:	andlt	r2, r2, r1
   12b34:			; <UNDEFINED> instruction: 0x87f0e8bd
   12b38:	ldrdne	pc, [ip], -r9
   12b3c:	tstcc	r1, r7
   12b40:	andne	pc, ip, r9, asr #17
   12b44:			; <UNDEFINED> instruction: 0xf8d9601a
   12b48:	subsvs	r2, sl, r4, lsr #32
   12b4c:	eorcc	pc, r4, r9, asr #17
   12b50:	bicsle	r2, r3, r0, lsl #24
   12b54:	strbmi	lr, [r8], -r0, ror #15
   12b58:			; <UNDEFINED> instruction: 0xf7ff9101
   12b5c:	stmdbls	r1, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   12b60:	strmi	r6, [r4], -r3, lsl #16
   12b64:			; <UNDEFINED> instruction: 0xf8d9b183
   12b68:	lsrlt	r0, r4, #32
   12b6c:			; <UNDEFINED> instruction: 0xf8c96843
   12b70:	stmdavs	r3!, {r2, r5, ip, sp}^
   12b74:	movwne	lr, #2496	; 0x9c0
   12b78:	ldmvs	r3!, {r5, r6, sp, lr}^
   12b7c:	stchi	8, cr15, [r8], {69}	; 0x45
   12b80:	ldmdavs	r4!, {r0, r8, r9, fp, ip, sp}^
   12b84:			; <UNDEFINED> instruction: 0xe7ad60f3
   12b88:	ldrdcc	pc, [ip], -r9
   12b8c:	movwcc	r6, #4097	; 0x1001
   12b90:	andcc	pc, ip, r9, asr #17
   12b94:	strdcs	lr, [r8], -r1
   12b98:			; <UNDEFINED> instruction: 0xf7f09101
   12b9c:	stmdbls	r1, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   12ba0:	mvnle	r2, r0, lsl #16
   12ba4:	andlt	r4, r2, r0, asr r6
   12ba8:			; <UNDEFINED> instruction: 0x87f0e8bd
   12bac:	ldrbmi	r6, [r0, -r0, lsl #17]!
   12bb0:	ldrbmi	r6, [r0, -r0, asr #17]!
   12bb4:	ldrbmi	r6, [r0, -r0, lsl #18]!
   12bb8:	ldmib	r0, {r4, sl, ip, sp, pc}^
   12bbc:	adcmi	r1, r1, #0, 8
   12bc0:	sfmcc	f5, 1, [r1], {34}	; 0x22
   12bc4:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   12bc8:	andcs	r1, r0, r4, ror #20
   12bcc:	streq	pc, [r7], #-36	; 0xffffffdc
   12bd0:	ldrmi	r3, [ip], #-264	; 0xfffffef8
   12bd4:	tstcc	r8, r2
   12bd8:	andsle	r4, r2, r1, lsr #5
   12bdc:	stccc	8, cr15, [r8], {81}	; 0x51
   12be0:	rscsle	r2, r8, r0, lsl #22
   12be4:	stccc	8, cr15, [r4], {81}	; 0x51
   12be8:	tstlt	fp, r1, lsl #4
   12bec:	andcc	r6, r1, #5963776	; 0x5b0000
   12bf0:	mvnsle	r2, r0, lsl #22
   12bf4:			; <UNDEFINED> instruction: 0xf1014290
   12bf8:	svclt	0x00380108
   12bfc:	adcmi	r4, r1, #16, 12	; 0x1000000
   12c00:			; <UNDEFINED> instruction: 0xf85dd1ec
   12c04:	ldrbmi	r4, [r0, -r4, lsl #22]!
   12c08:			; <UNDEFINED> instruction: 0xf85d2000
   12c0c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   12c10:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
   12c14:	adcmi	r1, r1, #0, 8
   12c18:	sfmcc	f5, 1, [r1], {42}	; 0x2a
   12c1c:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   12c20:	andcs	r1, r0, #100, 20	; 0x64000
   12c24:	streq	pc, [r7], #-36	; 0xffffffdc
   12c28:	ldrmi	r3, [ip], #-264	; 0xfffffef8
   12c2c:	and	r4, r2, r5, lsl r6
   12c30:	adcmi	r3, r1, #8, 2
   12c34:			; <UNDEFINED> instruction: 0xf851d010
   12c38:	blcs	21c60 <quoting_style_vals@@Base+0x18a0>
   12c3c:			; <UNDEFINED> instruction: 0xf851d0f8
   12c40:	strcc	r3, [r1, #-3076]	; 0xfffff3fc
   12c44:	blcs	1f450 <_IO_stdin_used@@Base+0x34b4>
   12c48:	ldmdavs	fp, {r1, r4, r5, r6, r7, ip, lr, pc}^
   12c4c:	blcs	1f458 <_IO_stdin_used@@Base+0x34bc>
   12c50:	strdcc	sp, [r8, -fp]
   12c54:	mvnle	r4, r1, lsr #5
   12c58:	adcmi	r6, fp, #12779520	; 0xc30000
   12c5c:	svclt	0x0011bc30
   12c60:	stmdbvs	r0, {sp}
   12c64:	blx	fec1966c <backup_type@@Base+0xfebe505c>
   12c68:	svclt	0x0008f080
   12c6c:	ldrbmi	r0, [r0, -r0, asr #18]!
   12c70:	ldrmi	r2, [r5], -r0, lsl #4
   12c74:	svclt	0x0000e7f0
   12c78:	mvnsmi	lr, #737280	; 0xb4000
   12c7c:	ldmib	r0, {r1, r2, r3, r9, sl, lr}^
   12c80:	addlt	r4, r3, r0, lsl #10
   12c84:	adcmi	r6, ip, #49152	; 0xc000
   12c88:	stmdavc	r2, {r4, r6, r7, r8, fp, sp, lr, pc}
   12c8c:	sfmcc	f5, 1, [r1, #-312]	; 0xfffffec8
   12c90:	andseq	pc, r0, #4, 2
   12c94:			; <UNDEFINED> instruction: 0xf04f1b2d
   12c98:			; <UNDEFINED> instruction: 0xf0250900
   12c9c:	strcc	r0, [r8], #-1287	; 0xfffffaf9
   12ca0:	and	r4, r2, r5, lsl r4
   12ca4:	adcmi	r3, ip, #8, 8	; 0x8000000
   12ca8:			; <UNDEFINED> instruction: 0xf854d012
   12cac:	bcs	1dcd4 <_IO_stdin_used@@Base+0x1d38>
   12cb0:			; <UNDEFINED> instruction: 0xf854d0f8
   12cb4:	andcs	r2, r1, r4, lsl #24
   12cb8:	ldmdavs	r2, {r1, r3, r4, r8, ip, sp, pc}^
   12cbc:	bcs	1ecc8 <_IO_stdin_used@@Base+0x2d2c>
   12cc0:	strmi	sp, [r1, #507]	; 0x1fb
   12cc4:	streq	pc, [r8], #-260	; 0xfffffefc
   12cc8:			; <UNDEFINED> instruction: 0x4681bf38
   12ccc:	mvnle	r4, ip, lsr #5
   12cd0:	tstcs	r1, fp, lsl sl
   12cd4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   12cd8:	stmia	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12cdc:			; <UNDEFINED> instruction: 0x463b4a19
   12ce0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   12ce4:			; <UNDEFINED> instruction: 0xf7f04630
   12ce8:	cdp	8, 0, cr14, cr7, cr2, {7}
   12cec:	bmi	5b5734 <backup_type@@Base+0x581124>
   12cf0:	cdp	6, 11, cr4, cr8, cr3, {2}
   12cf4:	tstcs	r1, r7, ror #22
   12cf8:	blvc	40e37c <backup_type@@Base+0x3d9d6c>
   12cfc:			; <UNDEFINED> instruction: 0x4630447a
   12d00:	blvs	20e5a0 <backup_type@@Base+0x1d9f90>
   12d04:	bvc	fe44e528 <backup_type@@Base+0xfe419f18>
   12d08:	blvc	1a0e7f0 <backup_type@@Base+0x19da1e0>
   12d0c:	blpl	20e72c <backup_type@@Base+0x1da11c>
   12d10:	blpl	4e34c <backup_type@@Base+0x19d3c>
   12d14:	stmia	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d18:	strbmi	r4, [fp], -ip, lsl #20
   12d1c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   12d20:	andlt	r2, r3, r1, lsl #2
   12d24:	mvnsmi	lr, #12386304	; 0xbd0000
   12d28:	ldmlt	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d2c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12d30:	svclt	0x0000e7ce
   12d34:	andhi	pc, r0, pc, lsr #7
   12d38:	andeq	r0, r0, r0
   12d3c:	subsmi	r0, r9, r0
   12d40:	andeq	ip, r0, r2, lsr #4
   12d44:	andeq	ip, r0, lr, lsr #4
   12d48:	andeq	ip, r0, ip, lsr #4
   12d4c:	andeq	ip, r0, lr, lsr #4
   12d50:			; <UNDEFINED> instruction: 0x460db570
   12d54:			; <UNDEFINED> instruction: 0xf7ff4606
   12d58:	stmdavs	r1, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   12d5c:			; <UNDEFINED> instruction: 0x4604b159
   12d60:	stmdavs	r1!, {sp, lr, pc}
   12d64:	strtmi	r4, [r8], -r9, lsr #5
   12d68:	ldmibvs	r3!, {r3, ip, lr, pc}^
   12d6c:	stmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}
   12d70:	stccs	8, cr6, [r0], {100}	; 0x64
   12d74:	strdcs	sp, [r0], -r5
   12d78:	stmdavs	r5!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   12d7c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   12d80:	stmdbvs	r3, {r3, r8, sl, ip, sp, pc}
   12d84:	ldmib	r0, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   12d88:	addsmi	r3, r3, #0, 4
   12d8c:	and	sp, r8, r3, lsl #6
   12d90:	addsmi	r3, r3, #8, 6	; 0x20000000
   12d94:	ldmdavs	r8, {r0, r2, r9, ip, lr, pc}
   12d98:	rscsle	r2, r9, r0, lsl #16
   12d9c:	ldrmi	fp, [r8], -r8, lsl #26
   12da0:			; <UNDEFINED> instruction: 0xf7f0bd08
   12da4:	svclt	0x0000e93e
   12da8:			; <UNDEFINED> instruction: 0x4606b570
   12dac:			; <UNDEFINED> instruction: 0xf7ff460d
   12db0:			; <UNDEFINED> instruction: 0x4602fd9d
   12db4:	and	r4, r0, r3, lsl #12
   12db8:	ldmib	r3, {r0, r1, r5, r8, ip, sp, pc}^
   12dbc:	adcmi	r4, ip, #0, 6
   12dc0:	stmdblt	r3, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   12dc4:	and	r6, r1, r3, ror r8
   12dc8:	ldmdblt	r8, {r4, fp, sp, lr}
   12dcc:	addsmi	r3, r3, #8, 4	; 0x80000000
   12dd0:	strdcs	sp, [r0], -sl
   12dd4:	ldmdavs	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   12dd8:	svclt	0x0000bd70
   12ddc:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
   12de0:	adcsmi	r6, r4, #0, 8
   12de4:			; <UNDEFINED> instruction: 0x4607d916
   12de8:	ldmdavs	r3!, {sp}
   12dec:	strcc	fp, [r8], -r3, lsr #18
   12df0:	ldmle	sl!, {r2, r4, r5, r7, r9, lr}^
   12df4:			; <UNDEFINED> instruction: 0x4770bcf0
   12df8:	streq	lr, [r0], #2817	; 0xb01
   12dfc:	addmi	r4, r2, #53477376	; 0x3300000
   12e00:	ldmdavs	sp, {r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   12e04:			; <UNDEFINED> instruction: 0xf8443001
   12e08:	ldmdavs	fp, {r2, r8, r9, fp, ip, lr}^
   12e0c:	mvnsle	r2, r0, lsl #22
   12e10:			; <UNDEFINED> instruction: 0xe7ec687c
   12e14:	strb	r2, [sp, r0]!
   12e18:	mvnsmi	lr, #737280	; 0xb4000
   12e1c:	movwhi	lr, #2512	; 0x9d0
   12e20:	ldmdble	fp, {r0, r1, r6, r8, sl, lr}
   12e24:	strmi	r4, [lr], -r1, lsl #13
   12e28:	strcs	r4, [r0, #-1559]	; 0xfffff9e9
   12e2c:	ldrdeq	pc, [r0], -r8
   12e30:			; <UNDEFINED> instruction: 0xf108b930
   12e34:	strbmi	r0, [r3, #-2056]	; 0xfffff7f8
   12e38:			; <UNDEFINED> instruction: 0x4628d8f8
   12e3c:	mvnshi	lr, #12386304	; 0xbd0000
   12e40:	and	r4, r0, r4, asr #12
   12e44:	ldrtmi	r6, [r9], -r0, lsr #16
   12e48:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   12e4c:	stmdavs	r4!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
   12e50:	cfstr32cs	mvfx3, [r0], {1}
   12e54:			; <UNDEFINED> instruction: 0xf8d9d1f6
   12e58:	strb	r3, [sl, r4]!
   12e5c:	strb	r2, [ip, r0, lsl #10]!
   12e60:			; <UNDEFINED> instruction: 0x4604b538
   12e64:	cmnlt	r8, r0, lsl #16
   12e68:	tstcs	r0, sp, lsl #12
   12e6c:	movtne	lr, #7105	; 0x1bc1
   12e70:	ldrmi	r4, [r8], #-1577	; 0xfffff9d7
   12e74:	cdp2	0, 0, cr15, cr6, cr8, {0}
   12e78:	svceq	0x0001f814
   12e7c:	mvnsle	r2, r0, lsl #16
   12e80:	ldclt	6, cr4, [r8, #-32]!	; 0xffffffe0
   12e84:	strmi	r4, [r8], -r1, lsl #12
   12e88:	svclt	0x0000bd38
   12e8c:			; <UNDEFINED> instruction: 0x4604b430
   12e90:	ldrbtmi	r4, [sp], #-3331	; 0xfffff2fd
   12e94:	stmdavs	sp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
   12e98:	eorvs	ip, r5, pc, lsl #8
   12e9c:			; <UNDEFINED> instruction: 0x4770bc30
   12ea0:	ldrdeq	ip, [r0], -r2
   12ea4:	mvnsmi	lr, sp, lsr #18
   12ea8:	strmi	r4, [sp], -r0, lsl #13
   12eac:			; <UNDEFINED> instruction: 0x4617461e
   12eb0:	cmplt	lr, #134217729	; 0x8000001
   12eb4:			; <UNDEFINED> instruction: 0xf7ef2028
   12eb8:			; <UNDEFINED> instruction: 0x4604ef30
   12ebc:	cmnlt	sp, #248, 2	; 0x3e
   12ec0:			; <UNDEFINED> instruction: 0xf8404620
   12ec4:			; <UNDEFINED> instruction: 0xf7ff5f14
   12ec8:	tstlt	r0, #6464	; 0x1940	; <UNPREDICTABLE>
   12ecc:	beq	ce528 <backup_type@@Base+0x99f18>
   12ed0:	stcvc	6, cr4, [r9], #-256	; 0xffffff00
   12ed4:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   12ed8:	adcvs	r4, r0, r5, lsl #12
   12edc:	smlabtcs	r8, r8, r1, fp
   12ee0:	ldc	7, cr15, [r0, #956]!	; 0x3bc
   12ee4:	lsrlt	r6, r0, #32
   12ee8:	movwcs	r9, #2566	; 0xa06
   12eec:	sbceq	lr, r5, r0, lsl #22
   12ef0:	rsbvs	r6, r0, r7, lsr #3
   12ef4:	eorvs	r6, r2, #-2147483591	; 0x80000039
   12ef8:	movwcc	lr, #14788	; 0x39c4
   12efc:	strtmi	r6, [r0], -r3, ror #4
   12f00:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12f04:	ldrbtmi	r4, [pc], #-3848	; 12f0c <__assert_fail@plt+0xfea4>
   12f08:	bicsle	r2, r3, r0, lsl #28
   12f0c:	ldrbtmi	r4, [lr], #-3591	; 0xfffff1f9
   12f10:			; <UNDEFINED> instruction: 0x4620e7d0
   12f14:			; <UNDEFINED> instruction: 0xf7ef2400
   12f18:			; <UNDEFINED> instruction: 0x4620edfe
   12f1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12f20:	ldrbtmi	r4, [sp], #-3331	; 0xfffff2fd
   12f24:	svclt	0x0000e7cc
   12f28:			; <UNDEFINED> instruction: 0xfffff9c7
   12f2c:			; <UNDEFINED> instruction: 0xfffff9cf
   12f30:	andeq	ip, r0, r2, asr #32
   12f34:			; <UNDEFINED> instruction: 0x4605b5f8
   12f38:	andvs	lr, r0, #208, 18	; 0x340000
   12f3c:	svclt	0x003c4296
   12f40:	strcs	r3, [r0, -r8, lsl #12]
   12f44:	eor	sp, r3, r5, lsl #6
   12f48:			; <UNDEFINED> instruction: 0xf10642b2
   12f4c:	ldmdble	pc, {r3, r8, r9}	; <UNPREDICTABLE>
   12f50:			; <UNDEFINED> instruction: 0xf856461e
   12f54:	blcs	21f7c <quoting_style_vals@@Base+0x1bbc>
   12f58:			; <UNDEFINED> instruction: 0xf856d0f6
   12f5c:	bvs	aa5f74 <backup_type@@Base+0xa71964>
   12f60:	tstlt	r2, ip, asr r1
   12f64:	ldrmi	r6, [r0, r0, lsr #16]
   12f68:	stmdavs	r3!, {r1, r3, r5, r9, fp, sp, lr}^
   12f6c:	stmib	r4, {r0, r3, r5, r6, r9, fp, sp, lr}^
   12f70:	rsbvs	r7, ip, #0, 2
   12f74:	blcs	247ec <quoting_style_vals@@Base+0x442c>
   12f78:			; <UNDEFINED> instruction: 0xb112d1f3
   12f7c:	stceq	8, cr15, [r8], {86}	; 0x56
   12f80:	stmdb	r6, {r4, r7, r8, r9, sl, lr}^
   12f84:			; <UNDEFINED> instruction: 0xf1067702
   12f88:	stmdavs	sl!, {r3, r8, r9}^
   12f8c:	ldmle	pc, {r1, r4, r5, r7, r9, lr}^	; <UNPREDICTABLE>
   12f90:	stmib	r5, {r8, r9, sp}^
   12f94:	ldcllt	3, cr3, [r8, #12]!
   12f98:	ldrblt	r6, [r0, #-2562]!	; 0xfffff5fe
   12f9c:	ldmib	r0, {r1, r2, r9, sl, lr}^
   12fa0:			; <UNDEFINED> instruction: 0xb1ba5300
   12fa4:			; <UNDEFINED> instruction: 0xb1aa6902
   12fa8:	movwle	r4, #12957	; 0x329d
   12fac:	strcc	lr, [r8, #-32]	; 0xffffffe0
   12fb0:	stmdble	lr, {r0, r1, r3, r5, r7, r9, lr}
   12fb4:	stmdacs	r0, {r3, r5, fp, sp, lr}
   12fb8:			; <UNDEFINED> instruction: 0x462cd0f9
   12fbc:	stmdavs	r0!, {sp, lr, pc}
   12fc0:			; <UNDEFINED> instruction: 0x47986a33
   12fc4:	stccs	8, cr6, [r0], {100}	; 0x64
   12fc8:	ldmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   12fcc:	adcmi	r3, fp, #8, 10	; 0x2000000
   12fd0:	ldmdavs	r5!, {r4, r5, r6, r7, fp, ip, lr, pc}
   12fd4:	andle	r4, fp, #-805306359	; 0xd0000009
   12fd8:	teqlt	r4, ip, ror #16
   12fdc:	stmdavs	r4!, {r5, r9, sl, lr}^
   12fe0:	ldc	7, cr15, [r8, #956]	; 0x3bc
   12fe4:	mvnsle	r2, r0, lsl #24
   12fe8:	strcc	r6, [r8, #-2163]	; 0xfffff78d
   12fec:	ldmle	r3!, {r0, r1, r3, r5, r7, r9, lr}^
   12ff0:			; <UNDEFINED> instruction: 0xb12c6a74
   12ff4:	stmdavs	r4!, {r5, r9, sl, lr}^
   12ff8:	stc	7, cr15, [ip, #956]	; 0x3bc
   12ffc:	mvnsle	r2, r0, lsl #24
   13000:			; <UNDEFINED> instruction: 0xf7ef6830
   13004:	ldrtmi	lr, [r0], -r8, lsl #27
   13008:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1300c:	stclt	7, cr15, [r0, #956]	; 0x3bc
   13010:	ldrblt	r4, [r0, #2611]!	; 0xa33
   13014:	blmi	ce482c <backup_type@@Base+0xcb021c>
   13018:	stmdbvs	r6!, {r1, r3, r4, r5, r6, sl, lr}^
   1301c:	strmi	fp, [r8], -sp, lsl #1
   13020:	ldc	8, cr5, [r6, #844]	; 0x34c
   13024:			; <UNDEFINED> instruction: 0x7c310a02
   13028:	movwls	r6, #47131	; 0xb81b
   1302c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13030:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
   13034:	eorsle	r2, lr, r0, lsl #16
   13038:	strmi	r6, [r5], -r3, lsr #17
   1303c:	eorsle	r4, r8, r3, lsl #5
   13040:			; <UNDEFINED> instruction: 0xf7ef2108
   13044:	andls	lr, r1, r0, lsl #26
   13048:	eorsle	r2, r4, r0, lsl #16
   1304c:	bl	2d7e0 <quoting_style_vals@@Base+0xd420>
   13050:	stmibvs	r1!, {r0, r2, r6, r7}
   13054:	strls	sl, [r3, #-3841]	; 0xfffff0ff
   13058:	movwls	r2, #33280	; 0x8200
   1305c:	movwpl	lr, #35284	; 0x89d4
   13060:	ldrtmi	r9, [r8], -r2
   13064:	smlabtvs	r6, sp, r9, lr
   13068:	stmib	sp, {r0, r5, r9, sl, lr}^
   1306c:	andls	r5, r4, #603979776	; 0x24000000
   13070:			; <UNDEFINED> instruction: 0xf7ff9205
   13074:	strmi	pc, [r5], -r9, lsr #26
   13078:	blls	2c1860 <backup_type@@Base+0x28d250>
   1307c:	ldrtmi	r2, [r9], -r1, lsl #4
   13080:	rsbvs	r4, r3, #32, 12	; 0x2000000
   13084:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
   13088:			; <UNDEFINED> instruction: 0x4639b338
   1308c:	strtmi	r4, [sl], -r0, lsr #12
   13090:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   13094:	stmdals	r1, {r3, r8, r9, ip, sp, pc}
   13098:	ldc	7, cr15, [ip, #-956]!	; 0xfffffc44
   1309c:	blmi	4658ec <backup_type@@Base+0x4312dc>
   130a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   130a4:	blls	2ed114 <backup_type@@Base+0x2b8b04>
   130a8:	tstle	r4, sl, asr r0
   130ac:	andlt	r4, sp, r8, lsr #12
   130b0:	strcs	fp, [r1, #-3568]	; 0xfffff210
   130b4:	strcs	lr, [r0, #-2034]	; 0xfffff80e
   130b8:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   130bc:	stc	7, cr15, [sl, #-956]!	; 0xfffffc44
   130c0:	ldrdvs	lr, [r1], -sp
   130c4:	andne	lr, r3, #3620864	; 0x374000
   130c8:	stmib	r4, {r1, r3, r8, r9, fp, ip, pc}^
   130cc:	stmib	r4, {sp, lr}^
   130d0:	rsbvs	r1, r3, #536870912	; 0x20000000
   130d4:			; <UNDEFINED> instruction: 0xf7efe7e2
   130d8:			; <UNDEFINED> instruction: 0xf7efed6e
   130dc:	svclt	0x0000efa2
   130e0:			; <UNDEFINED> instruction: 0x0001ecb0
   130e4:	andeq	r0, r0, r0, asr r2
   130e8:	andeq	lr, r1, r8, lsr #24
   130ec:			; <UNDEFINED> instruction: 0x4615b5f0
   130f0:	addlt	r4, r3, fp, asr #20
   130f4:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
   130f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   130fc:			; <UNDEFINED> instruction: 0xf04f9301
   13100:	stmdbcs	r0, {r8, r9}
   13104:	addhi	pc, r6, r0
   13108:	movwcs	r4, #1647	; 0x66f
   1310c:			; <UNDEFINED> instruction: 0x4604463a
   13110:			; <UNDEFINED> instruction: 0xf7ff460e
   13114:	strdlt	pc, [r8, #-187]!	; 0xffffff45
   13118:	eorle	r2, pc, r0, lsl #26
   1311c:	andcs	r6, r0, r8, lsr #32
   13120:	blmi	1025a2c <backup_type@@Base+0xff141c>
   13124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13128:	blls	6d198 <backup_type@@Base+0x38b88>
   1312c:	cmnle	r3, sl, asr r0
   13130:	ldcllt	0, cr11, [r0, #12]!
   13134:	bvc	ce88c <backup_type@@Base+0x9a27c>
   13138:	vcvt.f16.u32	s13, s7
   1313c:	vldr	s14, [r3, #412]	; 0x19c
   13140:	vmul.f32	s15, s14, s4
   13144:	vldr	s14, [r4, #540]	; 0x21c
   13148:	vmov.f32	s14, #131	; 0xc0180000 -2.375
   1314c:	vcmp.f32	s14, s14
   13150:	vsqrt.f32	s15, s15
   13154:			; <UNDEFINED> instruction: 0xdc13fa10
   13158:	stmdavs	fp!, {r8, sl, fp, ip, pc}
   1315c:	eorsle	r2, r5, r0, lsl #22
   13160:	blcs	2daf4 <quoting_style_vals@@Base+0xd734>
   13164:	ldmdavs	sl, {r0, r1, r3, r4, r5, ip, lr, pc}^
   13168:	stmdavs	r9!, {r1, r5, r6, r9, sp, lr}^
   1316c:	stmdbvs	r2!, {r0, sp}
   13170:	subsvs	r6, r9, lr, lsl r0
   13174:	rsbvs	r4, fp, r2, lsl #8
   13178:	ldrb	r6, [r1, r2, lsr #2]
   1317c:	strb	r4, [pc, r8, lsr #12]
   13180:	andseq	pc, r4, r4, lsl #2
   13184:	stc2	7, cr15, [r6], {255}	; 0xff
   13188:	bvc	ce8e0 <backup_type@@Base+0x9a2d0>
   1318c:	vldr.16	s12, [r4, #198]	; 0xc6
   13190:	vmov.f32	s15, #131	; 0xc0180000 -2.375
   13194:	vldr	s15, [r3, #412]	; 0x19c
   13198:	vmul.f32	s12, s12, s4
   1319c:			; <UNDEFINED> instruction: 0xeeb86aa7
   131a0:	vcmp.f32	s14, s14
   131a4:	vsqrt.f32	s15, s12
   131a8:	vldrle	s31, [r5, #64]	; 0x40
   131ac:	bvc	10e800 <backup_type@@Base+0xda1f0>
   131b0:	mcr	12, 3, r7, cr7, cr11, {0}
   131b4:	biclt	r7, fp, r7, lsl #21
   131b8:	bvc	64e83c <backup_type@@Base+0x61a22c>
   131bc:	bvc	ff20ed94 <backup_type@@Base+0xff1da784>
   131c0:	blx	44ed8c <backup_type@@Base+0x41a77c>
   131c4:			; <UNDEFINED> instruction: 0xf04fdb15
   131c8:			; <UNDEFINED> instruction: 0xe7a930ff
   131cc:	andcs	r6, r1, r2, lsr #18
   131d0:	strmi	r6, [r2], #-2275	; 0xfffff71d
   131d4:	strmi	r6, [r3], #-46	; 0xffffffd2
   131d8:	andcc	lr, r3, #196, 18	; 0x310000
   131dc:	andcs	lr, r8, r0, lsr #15
   131e0:	ldc	7, cr15, [sl, #956]	; 0x3bc
   131e4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   131e8:	ldr	sp, [lr, sp, ror #1]!
   131ec:	bvc	fe9ceb90 <backup_type@@Base+0xfe99a580>
   131f0:	cdp	7, 15, cr14, cr12, cr2, {7}
   131f4:	strtmi	r7, [r0], -r7, ror #21
   131f8:	bne	fe44ea5c <backup_type@@Base+0xfe41a44c>
   131fc:			; <UNDEFINED> instruction: 0xff08f7ff
   13200:	rscle	r2, r0, r0, lsl #16
   13204:	movwcs	r4, #1594	; 0x63a
   13208:			; <UNDEFINED> instruction: 0x46204631
   1320c:	blx	1fd1212 <backup_type@@Base+0x1f9cc02>
   13210:	adcle	r2, r1, r0, lsl #16
   13214:	svc	0x0004f7ef
   13218:	stcl	7, cr15, [ip], {239}	; 0xef
   1321c:	svcmi	0x00800000
   13220:	ldrdeq	lr, [r1], -r2
   13224:	andeq	r0, r0, r0, asr r2
   13228:	andeq	lr, r1, r4, lsr #23
   1322c:	addlt	fp, r2, r0, lsl r5
   13230:	blmi	426274 <backup_type@@Base+0x3f1c64>
   13234:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   13238:	strmi	r5, [ip], -r3, ror #17
   1323c:	movwls	r6, #6171	; 0x181b
   13240:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13244:			; <UNDEFINED> instruction: 0xff52f7ff
   13248:	svclt	0x00081c43
   1324c:	andle	r2, r1, r0
   13250:	stmdals	r0, {r4, r6, r8, fp, ip, sp, pc}
   13254:	blmi	1e5a7c <backup_type@@Base+0x1b146c>
   13258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1325c:	blls	6d2cc <backup_type@@Base+0x38cbc>
   13260:	qaddle	r4, sl, r3
   13264:	ldclt	0, cr11, [r0, #-8]
   13268:	ldrb	r4, [r3, r0, lsr #12]!
   1326c:	stc	7, cr15, [r2], #956	; 0x3bc
   13270:	muleq	r1, r2, sl
   13274:	andeq	r0, r0, r0, asr r2
   13278:	andeq	lr, r1, r0, ror sl
   1327c:	addlt	fp, r2, r0, ror r5
   13280:	movwcs	r4, #7477	; 0x1d35
   13284:			; <UNDEFINED> instruction: 0x466a4c35
   13288:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1328c:	strls	r6, [r1], #-2084	; 0xfffff7dc
   13290:	streq	pc, [r0], #-79	; 0xffffffb1
   13294:			; <UNDEFINED> instruction: 0xf7ff4604
   13298:			; <UNDEFINED> instruction: 0x4605fb39
   1329c:	bls	3f744 <backup_type@@Base+0xb134>
   132a0:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
   132a4:			; <UNDEFINED> instruction: 0x61233b01
   132a8:	bmi	b7f7f8 <backup_type@@Base+0xb4b1e8>
   132ac:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   132b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   132b4:	subsmi	r9, sl, r1, lsl #22
   132b8:	strtmi	sp, [r8], -fp, asr #2
   132bc:	ldcllt	0, cr11, [r0, #-8]!
   132c0:	bvc	cea18 <backup_type@@Base+0x9a408>
   132c4:	stmiavs	r3!, {r1, r5, r6, r8, fp, sp, lr}^
   132c8:	bvc	1a0edb0 <backup_type@@Base+0x19da7a0>
   132cc:	vldr	d19, [r2, #4]
   132d0:	rscvs	r7, r3, r0, lsl #20
   132d4:	bvc	a0eb78 <backup_type@@Base+0x9da568>
   132d8:	bcc	fe44eafc <backup_type@@Base+0xfe41a4ec>
   132dc:	bvc	1a0eec4 <backup_type@@Base+0x19da8b4>
   132e0:	bvc	ff20eeb8 <backup_type@@Base+0xff1da8a8>
   132e4:	blx	44eeb0 <backup_type@@Base+0x41a8a0>
   132e8:			; <UNDEFINED> instruction: 0xf104d5df
   132ec:			; <UNDEFINED> instruction: 0xf7ff0014
   132f0:	vldr	d31, [r4, #324]	; 0x144
   132f4:	stmdbvs	r3!, {r1, r9, fp, ip, sp, lr}^
   132f8:	bvs	10ea50 <backup_type@@Base+0xda440>
   132fc:	bvc	1a0eee4 <backup_type@@Base+0x19da8d4>
   13300:	bvc	4e954 <backup_type@@Base+0x1a344>
   13304:	bvc	fe20eba8 <backup_type@@Base+0xfe1da598>
   13308:	bvs	19ceef0 <backup_type@@Base+0x199a8e0>
   1330c:	bvs	ff20eee4 <backup_type@@Base+0xff1da8d4>
   13310:	blx	44eedc <backup_type@@Base+0x41a8cc>
   13314:	cfldr32	mvfx13, [r3, #804]	; 0x324
   13318:			; <UNDEFINED> instruction: 0x7c1a7a01
   1331c:	bvc	fe20ecc0 <backup_type@@Base+0xfe1da6b0>
   13320:	vldr.16	s22, [r3, #52]	; 0x34
   13324:	vmul.f32	s15, s14, s4
   13328:	strtmi	r7, [r0], -r7, lsl #21
   1332c:	bvc	ffa0ef24 <backup_type@@Base+0xff9da914>
   13330:	bne	fe44eb94 <backup_type@@Base+0xfe41a584>
   13334:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   13338:			; <UNDEFINED> instruction: 0xd1b62800
   1333c:			; <UNDEFINED> instruction: 0xb12e6a66
   13340:	ldmdavs	r6!, {r4, r5, r9, sl, lr}^
   13344:	bl	ff9d1308 <backup_type@@Base+0xff99ccf8>
   13348:	mvnsle	r2, r0, lsl #28
   1334c:	rsbvs	r2, r3, #0, 6
   13350:			; <UNDEFINED> instruction: 0xf7efe7ab
   13354:	svclt	0x0000ec30
   13358:	andeq	lr, r1, r0, asr #20
   1335c:	andeq	r0, r0, r0, asr r2
   13360:	andeq	lr, r1, sl, lsl sl
   13364:	ldrbmi	r6, [r0, -r0, lsl #20]!
   13368:	ldrbmi	r6, [r0, -r8, lsl #17]!
   1336c:	addvs	r2, sl, r0
   13370:	svclt	0x00004770
   13374:	andscc	r6, r4, fp, lsl #16
   13378:	svclt	0x00144283
   1337c:	andcs	r4, r0, r8, lsl r6
   13380:	svclt	0x00004770
   13384:	andscc	r6, r4, fp, asr #16
   13388:	svclt	0x00144283
   1338c:	andcs	r4, r0, r8, lsl r6
   13390:	svclt	0x00004770
   13394:			; <UNDEFINED> instruction: 0xf101b430
   13398:	stmdbvs	sp, {r2, r4, r9}^
   1339c:	subvs	r6, r1, ip, lsl #16
   133a0:	andvs	r6, r4, r5, asr #1
   133a4:	ldflts	f6, [r0], #-8
   133a8:	svclt	0x00004770
   133ac:	stmiavs	r0, {r0, r1, r9, sl, lr}^
   133b0:	ldmdbvs	ip, {r4, sl, ip, sp, pc}
   133b4:	svclt	0x000842a0
   133b8:	andle	r2, r6, r0
   133bc:	andvs	r6, ip, r4, lsl #17
   133c0:	andsvs	fp, r0, r2, lsl #2
   133c4:	andcs	r6, r1, r2, lsl #16
   133c8:			; <UNDEFINED> instruction: 0xf85d60da
   133cc:	ldrbmi	r4, [r0, -r4, lsl #22]!
   133d0:	svclt	0x00004770
   133d4:			; <UNDEFINED> instruction: 0x4605b5f8
   133d8:	svcmi	0x0014f855
   133dc:	andle	r4, fp, ip, lsr #5
   133e0:	ldrmi	r4, [r6], -pc, lsl #12
   133e4:	andle	lr, r8, r3
   133e8:	adcmi	r6, ip, #36, 16	; 0x240000
   133ec:	stmiavs	r0!, {r2, ip, lr, pc}
   133f0:			; <UNDEFINED> instruction: 0x47b84631
   133f4:	ldclle	8, cr2, [r6]
   133f8:	strtmi	r2, [r0], -r0, lsl #8
   133fc:	svclt	0x0000bdf8
   13400:	mvnsmi	lr, sp, lsr #18
   13404:			; <UNDEFINED> instruction: 0xf8564606
   13408:	adcsmi	r4, r4, #20, 30	; 0x50
   1340c:	strmi	sp, [pc], -sp
   13410:	strcs	r4, [r0, #-1680]	; 0xfffff970
   13414:	andle	lr, sl, r4
   13418:	strcc	r6, [r1, #-2084]	; 0xfffff7dc
   1341c:			; <UNDEFINED> instruction: 0xd00442b4
   13420:	strbmi	r6, [r1], -r0, lsr #17
   13424:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
   13428:			; <UNDEFINED> instruction: 0xf04fddf5
   1342c:			; <UNDEFINED> instruction: 0x462835ff
   13430:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13434:	mvnsmi	lr, sp, lsr #18
   13438:	bvs	1a4c94 <backup_type@@Base+0x170684>
   1343c:			; <UNDEFINED> instruction: 0x8018f8dd
   13440:	svclt	0x002c429e
   13444:	andcs	r2, r1, #0, 4
   13448:	svclt	0x0088429d
   1344c:	andeq	pc, r1, #66	; 0x42
   13450:	blne	1702140 <backup_type@@Base+0x16cdb30>
   13454:	mrcne	0, 3, sp, cr2, cr6, {0}
   13458:	bl	fed64c9c <backup_type@@Base+0xfed3068c>
   1345c:	ldmdale	r5, {r1, r4, r6, r8, r9, sl, fp}
   13460:	tstlt	sp, r4, asr #18
   13464:	bcc	64d14 <backup_type@@Base+0x30704>
   13468:	mvnsle	r6, r4, lsr #16
   1346c:	and	r1, r4, lr, asr r9
   13470:	strcc	sp, [r1, #-20]	; 0xffffffec
   13474:	adcmi	r6, lr, #36, 16	; 0x240000
   13478:	stmiavs	r0!, {r2, ip, lr, pc}
   1347c:	ldrmi	r4, [r8, r1, asr #12]!
   13480:	ldclle	8, cr2, [r5]
   13484:	rscscc	pc, pc, pc, asr #32
   13488:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1348c:	ldmibne	r2, {r1, r3, r5, r6, r7, r8, r9, lr}
   13490:	rscle	r6, fp, r4, lsl #19
   13494:	stmdavs	r4!, {r0, r9, fp, ip, sp}^
   13498:			; <UNDEFINED> instruction: 0xe7e7d1fc
   1349c:	pop	{r3, r5, r9, sl, lr}
   134a0:			; <UNDEFINED> instruction: 0xf7ef81f0
   134a4:	svclt	0x0000edbe
   134a8:			; <UNDEFINED> instruction: 0xf8d0429a
   134ac:	ldrblt	ip, [r8, #32]!
   134b0:	strcs	fp, [r0], #-3988	; 0xfffff06c
   134b4:	ldrmi	r2, [ip, #1025]	; 0x401
   134b8:			; <UNDEFINED> instruction: 0xf044bf38
   134bc:	svcls	0x00060401
   134c0:	bne	fe782198 <backup_type@@Base+0xfe74db88>
   134c4:			; <UNDEFINED> instruction: 0xf10cd018
   134c8:			; <UNDEFINED> instruction: 0x460e33ff
   134cc:	svceq	0x0053ebb2
   134d0:	stmdbvs	r4, {r0, r2, r4, fp, ip, lr, pc}^
   134d4:	bcc	7fa44 <backup_type@@Base+0x4b434>
   134d8:	mvnsle	r6, r4, lsr #16
   134dc:	ldrtmi	r6, [r9], -r0, lsr #17
   134e0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   134e4:	andle	sp, r8, r8, lsl #24
   134e8:	stmdavs	r4!, {r0, r8, sl, fp, ip, sp}
   134ec:	stmiavs	r0!, {r2, ip, lr, pc}
   134f0:			; <UNDEFINED> instruction: 0x47b04639
   134f4:	ldclle	8, cr2, [r6]
   134f8:	strtmi	r2, [r0], -r0, lsl #8
   134fc:	bicsmi	fp, r2, #248, 26	; 0x3e00
   13500:	andeq	lr, ip, #18432	; 0x4800
   13504:	rscsle	r6, r2, r4, lsl #19
   13508:	stmdavs	r4!, {r0, r9, fp, ip, sp}^
   1350c:			; <UNDEFINED> instruction: 0xe7eed1fc
   13510:	stc	7, cr15, [r6, #956]	; 0x3bc
   13514:	ldrblt	r4, [r0, #-666]!	; 0xfffffd66
   13518:	bvs	349614 <backup_type@@Base+0x315004>
   1351c:	teqle	sl, #156, 4	; 0xc0000009
   13520:	bne	fe6da0b8 <backup_type@@Base+0xfe6a5aa8>
   13524:	stmdavs	lr, {r0, r1, r5, r7, r9, lr}
   13528:	svclt	0x0038461d
   1352c:	adcmi	r4, sl, #38797312	; 0x2500000
   13530:			; <UNDEFINED> instruction: 0xf101d90f
   13534:	tstlt	r4, r4, lsl r2
   13538:	ldmdavs	r2, {r0, sl, fp, ip, sp}^
   1353c:			; <UNDEFINED> instruction: 0x4615d1fc
   13540:	blcc	7f994 <backup_type@@Base+0x4b384>
   13544:	mvnsle	r6, sp, ror #16
   13548:	smlabtvs	r0, r0, r9, lr
   1354c:	andpl	lr, r3, #192, 18	; 0x300000
   13550:	adcmi	fp, r3, #112, 26	; 0x1c00
   13554:	stmdble	pc, {r0, r2, r3, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
   13558:	bcc	7f9a8 <backup_type@@Base+0x4b398>
   1355c:	mvnsle	r6, sp, lsr #16
   13560:	andseq	pc, r4, #1073741824	; 0x40000000
   13564:	rscle	r2, pc, r0, lsl #24
   13568:	ldmdavs	r2, {r0, sl, fp, ip, sp}^
   1356c:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   13570:	stmib	r0, {r8, sp, lr}^
   13574:	lfmlt	f5, 2, [r0, #-12]!
   13578:	bcc	7f9c8 <backup_type@@Base+0x4b3b8>
   1357c:	mvnsle	r6, sp, lsr #16
   13580:	blcs	24e30 <quoting_style_vals@@Base+0x4a70>
   13584:	blcc	8790c <backup_type@@Base+0x532fc>
   13588:	mvnsle	r6, r2, lsl r8
   1358c:	smlabtvs	r0, r0, r9, lr
   13590:	andpl	lr, r3, #192, 18	; 0x300000
   13594:			; <UNDEFINED> instruction: 0xf7efbd70
   13598:	svclt	0x0000ed44
   1359c:	push	{r0, r4, r7, r9, lr}
   135a0:			; <UNDEFINED> instruction: 0x461641f0
   135a4:	svclt	0x00946a07
   135a8:	andcs	r2, r1, #0, 4
   135ac:	svclt	0x003842b7
   135b0:	andeq	pc, r1, #66	; 0x42
   135b4:			; <UNDEFINED> instruction: 0xf8d0bb52
   135b8:	strmi	r8, [sp], -r4
   135bc:	ldrmi	r6, [pc], -r4, asr #18
   135c0:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
   135c4:	mvnsle	r6, r4, lsr #16
   135c8:	svceq	0x0000f1b8
   135cc:	adcsmi	sp, r5, #18
   135d0:	and	sp, fp, r4, lsl #6
   135d4:	stmdavs	r4!, {r0, r8, sl, ip, sp}
   135d8:	andle	r4, r7, lr, lsr #5
   135dc:	ldrtmi	r6, [r8], -r1, lsr #17
   135e0:	stmdacs	r0, {r6, r7, r8, r9, sl, lr}
   135e4:			; <UNDEFINED> instruction: 0x4628d0f6
   135e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   135ec:	rscscc	pc, pc, pc, asr #32
   135f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   135f4:	movwle	r4, #17077	; 0x42b5
   135f8:	strcc	lr, [r1, #-2040]	; 0xfffff808
   135fc:	adcmi	r6, lr, #36, 16	; 0x240000
   13600:	stmiavs	r3!, {r2, r4, r5, r6, r7, ip, lr, pc}
   13604:	ldrhle	r4, [r8, #43]!	; 0x2b
   13608:	strb	r4, [sp, r8, lsr #12]!
   1360c:	stc	7, cr15, [r8, #-956]	; 0xfffffc44
   13610:	addsmi	fp, r1, #248, 10	; 0x3e000000
   13614:	svclt	0x00946a05
   13618:	strcs	r2, [r1], #-1024	; 0xfffffc00
   1361c:	svclt	0x00384295
   13620:	streq	pc, [r1], #-68	; 0xffffffbc
   13624:	stmdavs	r7, {r2, r3, r8, r9, fp, ip, sp, pc}^
   13628:	stmdbvs	r4, {r0, r2, r4, r6, r9, fp, ip}^
   1362c:	tstlt	r1, lr, lsl r6
   13630:	stmdavs	r4!, {r0, r8, fp, ip, sp}
   13634:	ldrshlt	sp, [r7, #-28]!	; 0xffffffe4
   13638:	and	fp, r9, sp, lsl r9
   1363c:	stmdavs	r4!, {r0, r8, sl, fp, ip, sp}
   13640:	stmiavs	r1!, {r1, r2, ip, lr, pc}
   13644:			; <UNDEFINED> instruction: 0x47b84630
   13648:	rscsle	r2, r7, r0, lsl #16
   1364c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   13650:	strtmi	r2, [r0], -r0, lsl #8
   13654:	ldmdblt	sp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   13658:	stccc	7, cr14, [r1, #-1000]	; 0xfffffc18
   1365c:	rscsle	r6, r7, r4, lsr #16
   13660:	adcsmi	r6, r3, #10682368	; 0xa30000
   13664:			; <UNDEFINED> instruction: 0x4620d1f9
   13668:			; <UNDEFINED> instruction: 0xf7efbdf8
   1366c:	svclt	0x0000ecda
   13670:	ldrlt	r6, [r0, #-2563]	; 0xfffff5fd
   13674:	ldmdble	r5, {r0, r1, r3, r7, r9, lr}
   13678:	bl	fec5aff0 <backup_type@@Base+0xfec269e0>
   1367c:	stmdale	r6, {r2, r4, r6, r8, r9, sl, fp}
   13680:	tstlt	r1, r0, asr #18
   13684:	stmdavs	r0, {r0, r8, fp, ip, sp}
   13688:	strdvs	sp, [r2], ip
   1368c:	bicmi	fp, r9, #16, 26	; 0x400
   13690:	stmibvs	r0, {r0, r3, r6, r7, fp, ip}
   13694:	stmdbcc	r1, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   13698:	rscsle	r6, r6, r0, asr #16
   1369c:	stmdavs	r0, {r0, r8, fp, ip, sp}^
   136a0:	udf	#11545	; 0x2d19
   136a4:	ldc	7, cr15, [ip], #956	; 0x3bc
   136a8:	strlt	r6, [r8, #-2562]	; 0xfffff5fe
   136ac:	ldmdble	r5, {r1, r3, r7, r9, lr}
   136b0:	bl	fec5b004 <backup_type@@Base+0xfec269f4>
   136b4:	stmdale	r6, {r0, r1, r4, r6, r8, r9, sl, fp}
   136b8:	tstlt	r1, r3, asr #18
   136bc:	ldmdavs	fp, {r0, r8, fp, ip, sp}
   136c0:	ldmvs	r8, {r2, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   136c4:	bicmi	fp, r9, #8, 26	; 0x200
   136c8:	stmibvs	r3, {r0, r3, r7, fp, ip}
   136cc:	stmdbcc	r1, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   136d0:	rscsle	r6, r6, fp, asr r8
   136d4:	ldmdavs	fp, {r0, r8, fp, ip, sp}^
   136d8:	udf	#11545	; 0x2d19
   136dc:	stc	7, cr15, [r0], #956	; 0x3bc
   136e0:	mvnsmi	lr, sp, lsr #18
   136e4:			; <UNDEFINED> instruction: 0xf8574607
   136e8:	pkhbtmi	r4, r0, r4, lsl #30
   136ec:	adcsmi	r6, ip, #12976128	; 0xc60000
   136f0:	strtmi	sp, [r5], -r9
   136f4:	tstlt	lr, r4, lsr #16
   136f8:	ldrmi	r6, [r0, r8, lsr #17]!
   136fc:			; <UNDEFINED> instruction: 0xf7ef4628
   13700:	adcsmi	lr, ip, #40960	; 0xa000
   13704:			; <UNDEFINED> instruction: 0x4640d1f5
   13708:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1370c:	blt	516d0 <backup_type@@Base+0x1d0c0>
   13710:	ldrlt	r6, [r8, #-2562]!	; 0xfffff5fe
   13714:	stmdble	r2!, {r1, r3, r7, r9, lr}
   13718:			; <UNDEFINED> instruction: 0xf1001e55
   1371c:	bl	fec54374 <backup_type@@Base+0xfec1fd64>
   13720:	ldmdale	r1, {r0, r2, r4, r6, r8, r9, sl, fp}
   13724:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
   13728:	mvnsle	r6, fp, lsl r8
   1372c:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
   13730:	subsvs	r6, r3, sl, lsl r0
   13734:	andvs	r6, r5, #12779520	; 0xc30000
   13738:	stmiavs	r0!, {r0, r1, r3, r8, ip, sp, pc}
   1373c:			; <UNDEFINED> instruction: 0x46204798
   13740:	stmib	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13744:	ldclt	0, cr2, [r8, #-4]!
   13748:	stmne	r9, {r0, r3, r6, r7, r8, r9, lr}
   1374c:	stmdbcc	r1, {r1, ip, lr, pc}
   13750:	mvnsle	r6, fp, asr r8
   13754:	stmdavs	r2!, {r2, r3, r4, r6, fp, sp, lr}^
   13758:	andsvs	r6, r3, sl, asr r0
   1375c:			; <UNDEFINED> instruction: 0xf7efe7ea
   13760:	svclt	0x0000ec60
   13764:			; <UNDEFINED> instruction: 0x460cb538
   13768:	stmdavs	r9, {r1, r5, fp, sp, lr}^
   1376c:	bvs	eda88 <backup_type@@Base+0xb9478>
   13770:	blcc	6b7a0 <backup_type@@Base+0x37190>
   13774:	andvs	r6, r3, #81	; 0x51
   13778:	stmiavs	r0!, {r0, r2, r3, r8, ip, sp, pc}
   1377c:	strtmi	r4, [r0], -r8, lsr #15
   13780:	stmib	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13784:	ldclt	0, cr2, [r8, #-4]!
   13788:	mvnsmi	lr, sp, lsr #18
   1378c:			; <UNDEFINED> instruction: 0xf8554605
   13790:	adcmi	r4, ip, #20, 30	; 0x50
   13794:	strmi	sp, [r0], ip
   13798:	ldrmi	r4, [r6], -pc, lsl #12
   1379c:	andle	lr, sl, r3
   137a0:	adcmi	r6, ip, #36, 16	; 0x240000
   137a4:	stmiavs	r0!, {r2, ip, lr, pc}
   137a8:			; <UNDEFINED> instruction: 0x47b84631
   137ac:	ldclle	8, cr2, [r6]
   137b0:	ldmfd	sp!, {sp}
   137b4:			; <UNDEFINED> instruction: 0x462181f0
   137b8:	pop	{r6, r9, sl, lr}
   137bc:			; <UNDEFINED> instruction: 0xe7d141f0
   137c0:			; <UNDEFINED> instruction: 0x460bb510
   137c4:	tstcs	r0, r2, lsl #20
   137c8:			; <UNDEFINED> instruction: 0xf7ff4604
   137cc:	msrlt	LR_irq, r1
   137d0:	strtmi	r4, [r0], -r1, lsl #12
   137d4:			; <UNDEFINED> instruction: 0x4010e8bd
   137d8:	ldclt	7, cr14, [r0, #-784]	; 0xfffffcf0
   137dc:	bvs	180fc4 <backup_type@@Base+0x14c9b4>
   137e0:			; <UNDEFINED> instruction: 0xd323428d
   137e4:	andcs	r4, ip, r6, lsl #12
   137e8:	ldrmi	r4, [r7], -ip, lsl #12
   137ec:	b	fe5517b0 <backup_type@@Base+0xfe51d1a0>
   137f0:	bl	fed3fdf8 <backup_type@@Base+0xfed0b7e8>
   137f4:			; <UNDEFINED> instruction: 0xf1060f55
   137f8:	addvs	r0, r7, r4, lsl r3
   137fc:	tstlt	r4, fp, lsl #16
   13800:	ldmdavs	fp, {r0, sl, fp, ip, sp}
   13804:	ldmdavs	sl, {r2, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   13808:	movwcs	lr, #2496	; 0x9c0
   1380c:	andsvs	r6, r8, r0, asr r0
   13810:	eorsvs	r3, r5, #4194304	; 0x400000
   13814:	blne	b42ffc <backup_type@@Base+0xb0e9ec>
   13818:	stccc	0, cr13, [r1], {2}
   1381c:	mvnsle	r6, fp, asr r8
   13820:	stmib	r0, {r1, r3, r4, r6, fp, sp, lr}^
   13824:	andsvs	r3, r0, r0, lsl #4
   13828:	ubfx	r6, r8, #0, #18
   1382c:	bl	ffe517f0 <backup_type@@Base+0xffe1d1e0>
   13830:			; <UNDEFINED> instruction: 0x4605b570
   13834:	strmi	r2, [ip], -ip
   13838:			; <UNDEFINED> instruction: 0xf7ef4616
   1383c:	cmplt	r0, lr, ror #20
   13840:	bvs	aed8d0 <backup_type@@Base+0xab92c0>
   13844:	strmi	lr, [r1], -r0, asr #19
   13848:	andvs	r3, r2, r1, lsl #6
   1384c:	eorvs	r6, r0, r0, asr r0
   13850:	lfmlt	f6, 2, [r0, #-172]!	; 0xffffff54
   13854:			; <UNDEFINED> instruction: 0x4605b570
   13858:	strmi	r2, [ip], -ip
   1385c:			; <UNDEFINED> instruction: 0xf7ef4616
   13860:	cmplt	r0, ip, asr sl
   13864:	bvs	aed9f4 <backup_type@@Base+0xab93e4>
   13868:	movwcc	r6, #4230	; 0x1086
   1386c:	subvs	r6, r2, r4
   13870:	rsbvs	r6, r0, r0, lsl r0
   13874:	lfmlt	f6, 2, [r0, #-172]!	; 0xffffff54
   13878:			; <UNDEFINED> instruction: 0x4604b538
   1387c:	strmi	r2, [sp], -ip
   13880:	b	12d1844 <backup_type@@Base+0x129d234>
   13884:	stmibvs	r2!, {r4, r6, r8, ip, sp, pc}
   13888:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   1388c:	andvs	r6, r1, r3, lsr #20
   13890:	stmib	r0, {r0, r8, r9, ip, sp}^
   13894:	andsvs	r2, r0, r1, lsl #10
   13898:	eorvs	r6, r3, #160, 2	; 0x28
   1389c:	svclt	0x0000bd38
   138a0:	mvnsmi	lr, sp, lsr #18
   138a4:			; <UNDEFINED> instruction: 0xf8564606
   138a8:	pkhbtmi	r4, r0, r4, lsl #30
   138ac:	adcsmi	r4, r4, #22020096	; 0x1500000
   138b0:			; <UNDEFINED> instruction: 0x460fd01a
   138b4:	stmdavs	r4!, {r1, sp, lr, pc}
   138b8:			; <UNDEFINED> instruction: 0xd01542b4
   138bc:	strtmi	r6, [r9], -r0, lsr #17
   138c0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
   138c4:	strdcs	sp, [ip], -r7
   138c8:	b	9d188c <backup_type@@Base+0x99d27c>
   138cc:	stmdavs	r2!, {r4, r6, r8, ip, sp, pc}^
   138d0:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
   138d4:	andvs	r6, r4, r5, lsl #1
   138d8:	subvs	r3, r2, r1, lsl #6
   138dc:	rsbvs	r6, r0, r0, lsl r0
   138e0:	eorcc	pc, r0, r8, asr #17
   138e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   138e8:	strbmi	r4, [r0], -r9, lsr #12
   138ec:	ldrhmi	lr, [r0, #141]!	; 0x8d
   138f0:	svclt	0x0000e7c2
   138f4:			; <UNDEFINED> instruction: 0x4604b538
   138f8:	strmi	r2, [sp], -ip
   138fc:	b	3518c0 <backup_type@@Base+0x31d2b0>
   13900:	stmdbvs	r2!, {r4, r6, r8, ip, sp, pc}^
   13904:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   13908:	addvs	r6, r5, r3, lsr #20
   1390c:	andvs	r3, r2, r1, lsl #6
   13910:	subsvs	r6, r0, r1, asr #32
   13914:	eorvs	r6, r3, #96, 2
   13918:	svclt	0x0000bd38
   1391c:	svcmi	0x00f8e92d
   13920:	eorcs	r4, r4, r0, lsl #13
   13924:	mlalt	r8, sp, r8, pc	; <UNPREDICTABLE>
   13928:			; <UNDEFINED> instruction: 0x460be9dd
   1392c:	ldrmi	r4, [r1], sl, lsl #13
   13930:			; <UNDEFINED> instruction: 0xf7ef461d
   13934:			; <UNDEFINED> instruction: 0x4607e9f2
   13938:			; <UNDEFINED> instruction: 0xf8c0b1d8
   1393c:			; <UNDEFINED> instruction: 0xf1008000
   13940:	stmib	r0, {r2, r4, fp}^
   13944:	strbmi	sl, [r3], -r1, lsl #18
   13948:			; <UNDEFINED> instruction: 0xf88060c5
   1394c:	andvs	fp, r4, #16
   13950:	andcs	fp, ip, r4, ror #2
   13954:			; <UNDEFINED> instruction: 0xf7ef461d
   13958:	strmi	lr, [r3], -r0, ror #19
   1395c:			; <UNDEFINED> instruction: 0xf856b180
   13960:			; <UNDEFINED> instruction: 0x3c012b04
   13964:	andpl	lr, r1, #192, 18	; 0x300000
   13968:	mvnsle	r6, r8, lsr #32
   1396c:	andhi	pc, r0, r3, asr #17
   13970:			; <UNDEFINED> instruction: 0x463861bb
   13974:	svchi	0x00f8e8bd
   13978:	stmdavs	sp!, {r3, r5, r9, sl, lr}^
   1397c:	stmia	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13980:	mvnsle	r4, r8, lsr #11
   13984:	smladxcs	r0, r8, r6, r4
   13988:	stmia	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1398c:	svclt	0x0000e7f1
   13990:	mvnsmi	lr, sp, lsr #18
   13994:	eorcs	r4, r4, r4, lsl #12
   13998:	mulshi	r8, sp, r8
   1399c:	ldrmi	r4, [r6], -pc, lsl #12
   139a0:			; <UNDEFINED> instruction: 0xf7ef461d
   139a4:	ldrhlt	lr, [r8, #-154]	; 0xffffff66
   139a8:	andvs	r2, r4, r0, lsl #4
   139ac:			; <UNDEFINED> instruction: 0xf1006047
   139b0:	stmib	r0, {r2, r4, sl}^
   139b4:			; <UNDEFINED> instruction: 0xf8806502
   139b8:	stmib	r0, {r4, pc}^
   139bc:	andvs	r4, r2, #83886080	; 0x5000000
   139c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   139c4:	andeq	r0, r0, r0
   139c8:	ldrblt	fp, [r8, #130]!	; 0x82
   139cc:	strmi	sl, [r4], -r6, lsl #18
   139d0:	andeq	lr, ip, r1, lsl #17
   139d4:			; <UNDEFINED> instruction: 0x109cf8d0
   139d8:			; <UNDEFINED> instruction: 0x6708e9dd
   139dc:			; <UNDEFINED> instruction: 0xb1b99d0a
   139e0:	stmiblt	sl!, {r1, r8, r9, fp, sp, lr}
   139e4:	umullscs	pc, r9, r0, r8	; <UNPREDICTABLE>
   139e8:			; <UNDEFINED> instruction: 0xf8d0b992
   139ec:	stccs	0, cr3, [r2, #-688]	; 0xfffffd50
   139f0:	blcs	43958 <backup_type@@Base+0xf348>
   139f4:	mcrge	0, 0, sp, cr6, cr5, {2}
   139f8:	streq	pc, [r0, #-260]!	; 0xfffffefc
   139fc:			; <UNDEFINED> instruction: 0xf8842701
   13a00:	mcrgt	0, 0, r7, cr15, cr4, {5}
   13a04:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   13a08:	stm	r5, {r0, r1}
   13a0c:	eor	r0, r3, r3
   13a10:	stcle	13, cr2, [r5, #-16]!
   13a14:	rsbcs	r3, r4, #1073741824	; 0x40000000
   13a18:	addsne	pc, ip, r4, asr #17
   13a1c:	ldrtmi	r2, [r0], -r0, lsl #6
   13a20:			; <UNDEFINED> instruction: 0xf0084639
   13a24:			; <UNDEFINED> instruction: 0x4630f995
   13a28:	stccc	6, cr4, [r4, #-228]	; 0xffffff1c
   13a2c:	tstcs	r0, #196, 18	; 0x310000
   13a30:	movwcs	r2, #612	; 0x264
   13a34:			; <UNDEFINED> instruction: 0xf98cf008
   13a38:	movwcs	r2, #612	; 0x264
   13a3c:			; <UNDEFINED> instruction: 0xf988f008
   13a40:			; <UNDEFINED> instruction: 0x46394630
   13a44:	movwcs	lr, #59844	; 0xe9c4
   13a48:	andsvc	pc, r0, #536870916	; 0x20000004
   13a4c:			; <UNDEFINED> instruction: 0xf0082300
   13a50:	msrvs	CPSR_sc, #2080768	; 0x1fc000
   13a54:	smlabteq	sl, r4, r9, lr
   13a58:	ldrhtmi	lr, [r8], #141	; 0x8d
   13a5c:	ldrbmi	fp, [r0, -r2]!
   13a60:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   13a64:			; <UNDEFINED> instruction: 0xf1032d02
   13a68:			; <UNDEFINED> instruction: 0xf8c40301
   13a6c:	ldcle	0, cr3, [fp, #-688]	; 0xfffffd50
   13a70:	movwcs	r2, #612	; 0x264
   13a74:			; <UNDEFINED> instruction: 0x46394630
   13a78:			; <UNDEFINED> instruction: 0xf96af008
   13a7c:	movwcs	r2, #612	; 0x264
   13a80:	tsteq	r2, r4, asr #19
   13a84:			; <UNDEFINED> instruction: 0x46394630
   13a88:			; <UNDEFINED> instruction: 0xf962f008
   13a8c:	tstcs	r4, #196, 18	; 0x310000
   13a90:	andcs	r2, r2, #0, 6
   13a94:	tstcc	r6, #196, 18	; 0x310000
   13a98:	pop	{r1, r5, r6, r7, r8, sp, lr}
   13a9c:	strdlt	r4, [r2], -r8
   13aa0:	movwcs	r4, #6000	; 0x1770
   13aa4:	adccc	pc, ip, r0, asr #17
   13aa8:	movwcs	r2, #512	; 0x200
   13aac:	ldrvs	lr, [r2, -r4, asr #19]
   13ab0:	tstcs	r4, #196, 18	; 0x310000
   13ab4:	svclt	0x0000e7ec
   13ab8:	vqrshl.s8	<illegal reg q13.5>, q8, <illegal reg q13.5>
   13abc:	cdpne	3, 0, cr3, cr6, cr5, {6}
   13ac0:			; <UNDEFINED> instruction: 0x13a2f2c9
   13ac4:	strmi	fp, [r8], -r3, lsl #1
   13ac8:	strcc	pc, [r6], #-2947	; 0xfffff47d
   13acc:	strbvc	lr, [r6, #2639]!	; 0xa4f
   13ad0:	svclt	0x00b84b27
   13ad4:	ldrtmi	r2, [r4], #-557	; 0xfffffdd3
   13ad8:	eorcs	fp, fp, #168, 30	; 0x2a0
   13adc:	andls	r4, r0, #2063597568	; 0x7b000000
   13ae0:	strbtcs	lr, [r4], #3013	; 0xbc5
   13ae4:			; <UNDEFINED> instruction: 0xf04f460f
   13ae8:	strdcs	r3, [r1, -pc]
   13aec:	strbvc	lr, [r4, #2692]!	; 0xa84
   13af0:	strbvc	lr, [r4, #2981]!	; 0xba5
   13af4:			; <UNDEFINED> instruction: 0xf7ef9501
   13af8:	vst2.32	{d30,d32}, [pc :128], r4
   13afc:	blx	ec88a <backup_type@@Base+0xb827a>
   13b00:			; <UNDEFINED> instruction: 0xb3246414
   13b04:			; <UNDEFINED> instruction: 0xf6482c00
   13b08:	svclt	0x00b80389
   13b0c:			; <UNDEFINED> instruction: 0xf6c84264
   13b10:			; <UNDEFINED> instruction: 0xf64c0388
   13b14:			; <UNDEFINED> instruction: 0xf6cc41cd
   13b18:	blx	fe8e4252 <backup_type@@Base+0xfe8afc42>
   13b1c:			; <UNDEFINED> instruction: 0xf04f2304
   13b20:	strcs	r0, [sl, #-3132]	; 0xfffff3c4
   13b24:	ldrtpl	r2, [lr], #-1594	; 0xfffff9c6
   13b28:	ldmdbeq	sl, {r3, r4, r5, sl, lr}^
   13b2c:	movw	pc, #11169	; 0x2ba1	; <UNPREDICTABLE>
   13b30:	ldrmi	pc, [r2], #-2828	; 0xfffff4f4
   13b34:			; <UNDEFINED> instruction: 0xf10308db
   13b38:			; <UNDEFINED> instruction: 0xf8800c30
   13b3c:	blx	183b4a <backup_type@@Base+0x14f53a>
   13b40:	teqcc	r0, #1275068416	; 0x4c000000
   13b44:	stclne	0, cr7, [r3], {131}	; 0x83
   13b48:	andcs	fp, r0, #36, 18	; 0x90000
   13b4c:			; <UNDEFINED> instruction: 0x4638701a
   13b50:	ldcllt	0, cr11, [r0, #12]!
   13b54:	smlatbcc	r4, r1, fp, pc	; <UNPREDICTABLE>
   13b58:	stcne	0, cr7, [r3, #792]	; 0x318
   13b5c:			; <UNDEFINED> instruction: 0xf10108c9
   13b60:	tstvc	r2, r0, lsr r2
   13b64:	tstmi	r1, r5, lsl #22	; <UNPREDICTABLE>
   13b68:	cmpvc	r1, r0, lsr r1
   13b6c:	svclt	0x0000e7ed
   13b70:	muleq	r0, ip, r4
   13b74:	vqrshl.s8	<illegal reg q13.5>, q8, q12
   13b78:	vmov.i32	d21, #6225920	; 0x005f0000
   13b7c:	strmi	r1, [r5], -fp, ror #9
   13b80:			; <UNDEFINED> instruction: 0x460e4b12
   13b84:	andeq	pc, r5, #132, 22	; 0x21000
   13b88:	strbcs	r1, [r4, -ip, ror #15]!
   13b8c:			; <UNDEFINED> instruction: 0xf64f447b
   13b90:			; <UNDEFINED> instruction: 0xf6cf0194
   13b94:	addmi	r7, sp, #-1073741761	; 0xc000003f
   13b98:	movwcc	fp, #8104	; 0x1fa8
   13b9c:	ldrtmi	fp, [r0], -r3, lsl #1
   13ba0:	bl	ff11bfac <backup_type@@Base+0xff0e799c>
   13ba4:			; <UNDEFINED> instruction: 0xf04f1462
   13ba8:	blx	1e07ae <backup_type@@Base+0x1ac19e>
   13bac:	ldrcc	r5, [r3], #-1300	; 0xfffffaec
   13bb0:	svclt	0x00b82c00
   13bb4:	strls	r4, [r0], #-612	; 0xfffffd9c
   13bb8:	svclt	0x00b82d00
   13bbc:	strls	r4, [r1, #-621]	; 0xfffffd93
   13bc0:	ldmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13bc4:	andlt	r4, r3, r0, lsr r6
   13bc8:	svclt	0x0000bdf0
   13bcc:	strdeq	fp, [r0], -r4
   13bd0:	ldmdbmi	r7, {r0, r1, r2, r3, sl, ip, sp, pc}
   13bd4:	ldrbtmi	r4, [r9], #-2583	; 0xfffff5e9
   13bd8:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
   13bdc:	stmpl	sl, {r1, r7, ip, sp, pc}
   13be0:	cfldrsmi	mvf4, [r6, #-492]	; 0xfffffe14
   13be4:	ldmdavs	r2, {r1, r2, sl, fp, sp, pc}
   13be8:			; <UNDEFINED> instruction: 0xf04f9201
   13bec:	ldmdami	r4, {r9}
   13bf0:	blvs	151d48 <backup_type@@Base+0x11d738>
   13bf4:	ldmdbpl	sp, {r1, r2, r9, sp}^
   13bf8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   13bfc:			; <UNDEFINED> instruction: 0xf7ef682b
   13c00:	ldrtmi	lr, [r2], -r2, asr #16
   13c04:	stmdavs	r8!, {r0, r1, r5, r9, sl, lr}
   13c08:	strls	r2, [r0], #-257	; 0xfffffeff
   13c0c:	stmia	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13c10:	blmi	226448 <backup_type@@Base+0x1f1e38>
   13c14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13c18:	blls	6dc88 <backup_type@@Base+0x39678>
   13c1c:	qaddle	r4, sl, r4
   13c20:	pop	{r1, ip, sp, pc}
   13c24:	andlt	r4, r4, r0, ror r0
   13c28:			; <UNDEFINED> instruction: 0xf7ee4770
   13c2c:	svclt	0x0000efc4
   13c30:	strdeq	lr, [r1], -r2
   13c34:	andeq	r0, r0, r0, asr r2
   13c38:	andeq	lr, r1, r8, ror #1
   13c3c:	andeq	r0, r0, r0, lsl #5
   13c40:	muleq	r0, r2, r3
   13c44:	strheq	lr, [r1], -r4
   13c48:			; <UNDEFINED> instruction: 0x460cb570
   13c4c:	addlt	r4, lr, ip, lsl sp
   13c50:	ldrbtmi	r4, [sp], #-2332	; 0xfffff6e4
   13c54:	movwcc	r9, #4865	; 0x1301
   13c58:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
   13c5c:			; <UNDEFINED> instruction: 0xf04f910d
   13c60:	eorle	r0, r3, r0, lsl #2
   13c64:	ldmdavs	r5, {r4, fp, sp, lr}^
   13c68:	stmdavs	r1!, {r0, r1, r5, fp, sp, lr}^
   13c6c:	stmiavs	r0!, {r0, r1, r6, lr}
   13c70:	ldmvs	r5, {r0, r3, r5, r6, lr}
   13c74:	stmiavs	r1!, {r0, r1, r3, r8, r9, lr}^
   13c78:	ldmvs	r5, {r3, r5, r6, lr}^
   13c7c:	movwmi	r6, #14614	; 0x3916
   13c80:	submi	r6, sp, r0, lsr #18
   13c84:			; <UNDEFINED> instruction: 0x432b6952
   13c88:	rsbsmi	r6, r0, r1, ror #18
   13c8c:	submi	r4, sl, r3, lsl #6
   13c90:	svclt	0x000c4313
   13c94:	andcs	r2, r0, r1
   13c98:	blmi	2a64cc <backup_type@@Base+0x271ebc>
   13c9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13ca0:	blls	36dd10 <backup_type@@Base+0x339700>
   13ca4:	qaddle	r4, sl, r9
   13ca8:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   13cac:	stmdbge	r1, {r1, r9, fp, sp, pc}
   13cb0:	blx	44fcd2 <backup_type@@Base+0x41b6c2>
   13cb4:	stmdacs	r0, {r1, r9, sl, lr}
   13cb8:	ubfx	sp, r4, #3, #14
   13cbc:	svc	0x007af7ee
   13cc0:	andeq	lr, r1, r6, ror r0
   13cc4:	andeq	r0, r0, r0, asr r2
   13cc8:	andeq	lr, r1, ip, lsr #32
   13ccc:			; <UNDEFINED> instruction: 0xf080490c
   13cd0:	ldrblt	r0, [r0, #1]!
   13cd4:	cfstrsmi	mvf4, [fp, #-484]	; 0xfffffe1c
   13cd8:	stcmi	0, cr11, [fp], {133}	; 0x85
   13cdc:			; <UNDEFINED> instruction: 0x461f4616
   13ce0:	ldrbtmi	r4, [ip], #-1547	; 0xfffff9f5
   13ce4:	stmdane	r2!, {r0, r1, r3, r6, r8, fp, ip, lr}
   13ce8:	stmib	sp, {r1, r3, sl, fp, ip, pc}^
   13cec:	tstcs	r1, r0, lsl #14
   13cf0:	strls	r6, [r2], #-2072	; 0xfffff7e8
   13cf4:	ldm	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13cf8:	andlt	r2, r5, r1
   13cfc:	svclt	0x0000bdf0
   13d00:	strdeq	sp, [r1], -r4
   13d04:	andeq	r0, r0, r0, lsl #5
   13d08:			; <UNDEFINED> instruction: 0x0000b2b2
   13d0c:			; <UNDEFINED> instruction: 0x4607b5f8
   13d10:			; <UNDEFINED> instruction: 0x460e4d1a
   13d14:	ldrbtmi	r4, [sp], #-2842	; 0xfffff4e6
   13d18:	and	r4, r2, fp, ror r4
   13d1c:	svccc	0x000cf855
   13d20:	ldrmi	fp, [r9], -r3, asr #2
   13d24:			; <UNDEFINED> instruction: 0xf7ee4630
   13d28:	strtmi	lr, [ip], -lr, lsr #29
   13d2c:	mvnsle	r2, r0, lsl #16
   13d30:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   13d34:	ldrdne	pc, [r0], #135	; 0x87
   13d38:			; <UNDEFINED> instruction: 0x37c0b159
   13d3c:			; <UNDEFINED> instruction: 0xf857e002
   13d40:	teqlt	r1, ip, lsl #30
   13d44:			; <UNDEFINED> instruction: 0x463c4630
   13d48:	cdp	7, 9, cr15, cr12, cr14, {7}
   13d4c:	mvnsle	r2, r0, lsl #16
   13d50:	blmi	34dd10 <backup_type@@Base+0x319700>
   13d54:	ldrbtmi	r4, [fp], #-2316	; 0xfffff6f4
   13d58:	teqcc	r0, #2030043136	; 0x79000000
   13d5c:	stmiavs	r1!, {r0, sp, lr, pc}^
   13d60:	ldrtmi	fp, [r0], -r1, asr #2
   13d64:			; <UNDEFINED> instruction: 0xf7ee461c
   13d68:			; <UNDEFINED> instruction: 0xf104ee8e
   13d6c:	stmdacs	r0, {r2, r3, r8, r9}
   13d70:			; <UNDEFINED> instruction: 0xe7ddd1f5
   13d74:	strtmi	r4, [r0], -ip, lsl #12
   13d78:	svclt	0x0000bdf8
   13d7c:	strdeq	sp, [r1], -r6
   13d80:	andeq	fp, r0, r8, lsl #5
   13d84:			; <UNDEFINED> instruction: 0x0001d7b6
   13d88:	andeq	fp, r0, ip, asr #4
   13d8c:			; <UNDEFINED> instruction: 0x460cb5f0
   13d90:	stmdami	r2, {r0, r9, sl, lr}^
   13d94:	stclmi	0, cr11, [r2, #-524]	; 0xfffffdf4
   13d98:			; <UNDEFINED> instruction: 0xf7ff4478
   13d9c:	ldmib	r4, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   13da0:	ldrbtmi	r2, [sp], #-792	; 0xfffffce8
   13da4:	tsteq	r3, r2, asr sl
   13da8:	ldmib	r4, {r0, r1, r2, r5, r6, r8, ip, lr, pc}^
   13dac:	b	149ca1c <backup_type@@Base+0x146840c>
   13db0:	suble	r0, r1, r3, lsl #2
   13db4:	ldmdbmi	fp!, {sp}
   13db8:	tstls	r0, r9, ror r4
   13dbc:			; <UNDEFINED> instruction: 0xff86f7ff
   13dc0:	tstcs	ip, #212, 18	; 0x350000
   13dc4:	tsteq	r3, r2, asr sl
   13dc8:	ldmdbmi	r7!, {r2, ip, lr, pc}
   13dcc:	tstls	r0, r9, ror r4
   13dd0:			; <UNDEFINED> instruction: 0xff7cf7ff
   13dd4:	tstcs	lr, #212, 18	; 0x350000
   13dd8:	tsteq	r3, r2, asr sl
   13ddc:	ldmdbmi	r3!, {r2, ip, lr, pc}
   13de0:	tstls	r0, r9, ror r4
   13de4:			; <UNDEFINED> instruction: 0xff72f7ff
   13de8:			; <UNDEFINED> instruction: 0x2320e9d4
   13dec:	tsteq	r3, r2, asr sl
   13df0:	stmdbmi	pc!, {r2, ip, lr, pc}	; <UNPREDICTABLE>
   13df4:	tstls	r0, r9, ror r4
   13df8:			; <UNDEFINED> instruction: 0xff68f7ff
   13dfc:			; <UNDEFINED> instruction: 0x2322e9d4
   13e00:	tsteq	r3, r2, asr sl
   13e04:	stmdbmi	fp!, {r2, ip, lr, pc}
   13e08:	tstls	r0, r9, ror r4
   13e0c:			; <UNDEFINED> instruction: 0xff5ef7ff
   13e10:			; <UNDEFINED> instruction: 0x3090f8d4
   13e14:	teqlt	r3, pc	; <illegal shifter operand>
   13e18:	ldrmi	r4, [sl], -r7, lsr #18
   13e1c:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
   13e20:			; <UNDEFINED> instruction: 0xf7ff9100
   13e24:	blmi	993b78 <backup_type@@Base+0x95f568>
   13e28:	stmiapl	fp!, {r1, r3, sp}^
   13e2c:	andlt	r6, r3, r9, lsl r8
   13e30:	ldrhtmi	lr, [r0], #141	; 0x8d
   13e34:	stmlt	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13e38:	tstcs	ip, #212, 18	; 0x350000
   13e3c:	tsteq	r3, r2, asr sl
   13e40:	ldmib	r4, {r0, r1, r2, r5, r8, ip, lr, pc}^
   13e44:	b	149cac4 <backup_type@@Base+0x14684b4>
   13e48:			; <UNDEFINED> instruction: 0xd1240103
   13e4c:	ldrdeq	lr, [r0, -r4]!
   13e50:			; <UNDEFINED> instruction: 0xd1204301
   13e54:	ldrdeq	lr, [r2, -r4]!
   13e58:	tstle	ip, r1, lsl #6
   13e5c:			; <UNDEFINED> instruction: 0x1090f8d4
   13e60:	blmi	5c258c <backup_type@@Base+0x58df7c>
   13e64:	ldmdami	r6, {r0, r1, r2, r3, r9, sp}
   13e68:	stmiapl	fp!, {r0, r8, sp}^
   13e6c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   13e70:	pop	{r0, r1, ip, sp, pc}
   13e74:			; <UNDEFINED> instruction: 0xf7ee40f0
   13e78:	ldmdbmi	r2, {r0, r1, r8, r9, sl, fp, ip, sp, pc}
   13e7c:	ldrbtmi	r2, [r9], #-0
   13e80:			; <UNDEFINED> instruction: 0xf7ff9100
   13e84:	ldmib	r4, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   13e88:	b	149caf8 <backup_type@@Base+0x14684e8>
   13e8c:	addsle	r0, r7, r3, lsl #2
   13e90:	mulcs	r0, r1, r7
   13e94:	mulcs	r0, r9, r7
   13e98:	svclt	0x0000e79e
   13e9c:	andeq	fp, r0, r0, lsl r2
   13ea0:	andeq	sp, r1, r6, lsr #30
   13ea4:	andeq	fp, r0, ip, lsl r2
   13ea8:	andeq	fp, r0, r4, lsl r2
   13eac:	andeq	fp, r0, r8, lsl #4
   13eb0:	strdeq	fp, [r0], -ip
   13eb4:	strdeq	fp, [r0], -r4
   13eb8:	ldrdeq	fp, [r0], -sl
   13ebc:	andeq	r0, r0, r0, lsl #5
   13ec0:	andeq	fp, r0, r0, asr r1
   13ec4:	andeq	fp, r0, lr, asr #2
   13ec8:	addlt	fp, sl, r0, ror r5
   13ecc:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   13ed0:	strls	r2, [r1], -r0, lsl #12
   13ed4:	strls	r4, [r0], -r3, lsl #12
   13ed8:	mrcmi	4, 0, r4, cr14, cr12, {7}
   13edc:			; <UNDEFINED> instruction: 0x46144610
   13ee0:			; <UNDEFINED> instruction: 0x460d4a1d
   13ee4:			; <UNDEFINED> instruction: 0xf85c2164
   13ee8:	ldrbtmi	r6, [sl], #-6
   13eec:			; <UNDEFINED> instruction: 0x96096836
   13ef0:	streq	pc, [r0], -pc, asr #32
   13ef4:	stc2l	0, cr15, [r8], #-28	; 0xffffffe4
   13ef8:	svclt	0x00cc2863
   13efc:	movwcs	r2, #4864	; 0x1300
   13f00:	svclt	0x00082d00
   13f04:	tstlt	r3, r0, lsl #6
   13f08:	ldrsbtcc	pc, [r0], r5	; <UNPREDICTABLE>
   13f0c:	bmi	502460 <backup_type@@Base+0x4cde50>
   13f10:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   13f14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13f18:	subsmi	r9, sl, r9, lsl #22
   13f1c:			; <UNDEFINED> instruction: 0x4620d115
   13f20:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   13f24:	stmdbge	r2, {r1, r2, r9, sl, lr}
   13f28:			; <UNDEFINED> instruction: 0xf7ff69a8
   13f2c:	stmibne	r3!, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   13f30:			; <UNDEFINED> instruction: 0xf1c64a0b
   13f34:	ldrbtmi	r0, [sl], #-356	; 0xfffffe9c
   13f38:	andcs	r9, r1, #0, 4
   13f3c:	ldrmi	r9, [r8], -r1
   13f40:	mvnscc	pc, #79	; 0x4f
   13f44:	stm	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f48:			; <UNDEFINED> instruction: 0xf7eee7e1
   13f4c:	svclt	0x0000ee34
   13f50:	strdeq	sp, [r1], -r0
   13f54:	andeq	r0, r0, r0, asr r2
   13f58:	andeq	fp, r0, sl, lsl r1
   13f5c:			; <UNDEFINED> instruction: 0x0001ddb6
   13f60:	andeq	fp, r0, sl, ror #1
   13f64:	umlalscs	pc, ip, r0, r8	; <UNPREDICTABLE>
   13f68:			; <UNDEFINED> instruction: 0x4604b5f0
   13f6c:	strmi	fp, [sp], -r5, lsl #1
   13f70:	ldmib	r0, {r1, r3, r4, r6, r7, r8, ip, sp, pc}^
   13f74:	ldfnee	f2, [r6], {2}
   13f78:	streq	pc, [r0, -r1, asr #2]
   13f7c:	svclt	0x00082f00
   13f80:	eorle	r2, ip, #14, 28	; 0xe0
   13f84:	andcs	r4, fp, r1, lsr #22
   13f88:	cmncs	r4, r1, lsr #20
   13f8c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   13f90:	movwcc	pc, #27392	; 0x6b00	; <UNPREDICTABLE>
   13f94:			; <UNDEFINED> instruction: 0xf7ee4628
   13f98:	stmdbvs	r3!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   13f9c:	stmdale	r1, {r1, r2, r8, r9, fp, sp}
   13fa0:	stmdble	fp!, {r0, r1, r5, r6, fp, sp}
   13fa4:	andlt	r4, r5, r8, lsr #12
   13fa8:	strdvc	fp, [sl], -r0
   13fac:	blcs	1ae3c0 <backup_type@@Base+0x179db0>
   13fb0:			; <UNDEFINED> instruction: 0x460fd8f8
   13fb4:	cmncs	r4, r1, lsl #8
   13fb8:			; <UNDEFINED> instruction: 0x46384a16
   13fbc:	ldrbtmi	r4, [sl], #-3606	; 0xfffff1ea
   13fc0:	addscc	r4, ip, #2113929216	; 0x7e000000
   13fc4:	orreq	lr, r3, #2048	; 0x800
   13fc8:	movwls	r4, #5172	; 0x1434
   13fcc:			; <UNDEFINED> instruction: 0xf04f2201
   13fd0:	strls	r3, [r0], #-1023	; 0xfffffc01
   13fd4:	stmda	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13fd8:	andlt	r4, r5, r8, lsr #12
   13fdc:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   13fe0:	mvnscc	pc, #79	; 0x4f
   13fe4:	andcs	r9, r1, #536870912	; 0x20000000
   13fe8:	tstls	r3, r8, ror r4
   13fec:	cmncs	r4, r0
   13ff0:			; <UNDEFINED> instruction: 0xf7ef4628
   13ff4:	stmdbvs	r3!, {r2, r4, r5, fp, sp, lr, pc}
   13ff8:	ldmle	r3, {r1, r2, r8, r9, fp, sp}^
   13ffc:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   14000:			; <UNDEFINED> instruction: 0xf1c0182f
   14004:	stmdbeq	r4!, {r2, r5, r6, r8}^
   14008:	svclt	0x0000e7d6
   1400c:	andeq	fp, r0, r8, ror #29
   14010:			; <UNDEFINED> instruction: 0x000099be
   14014:			; <UNDEFINED> instruction: 0x0000beb6
   14018:	andeq	sl, r0, r8, asr #29
   1401c:	andeq	fp, r0, r0, asr #32
   14020:	blmi	fec66ae8 <backup_type@@Base+0xfec324d8>
   14024:	push	{r1, r3, r4, r5, r6, sl, lr}
   14028:			; <UNDEFINED> instruction: 0x460c43f0
   1402c:	stmiami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   14030:	ldrdlt	r5, [r3], r3	; <UNPREDICTABLE>
   14034:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   14038:			; <UNDEFINED> instruction: 0xf04f9321
   1403c:			; <UNDEFINED> instruction: 0xf7ff0300
   14040:			; <UNDEFINED> instruction: 0xf8d4fdc7
   14044:	stmibmi	sl!, {r2, r3, r4, r7, ip, sp}
   14048:	blcs	25234 <quoting_style_vals@@Base+0x4e74>
   1404c:	addshi	pc, ip, r0, asr #32
   14050:			; <UNDEFINED> instruction: 0xf8944aa8
   14054:			; <UNDEFINED> instruction: 0xf89460b4
   14058:	stmpl	sp, {r0, r1, r3, r4, r5, r7}
   1405c:	stmdavs	sl!, {r1, r2, r7, r9, lr}
   14060:	andsle	r9, r0, r6, lsl #4
   14064:			; <UNDEFINED> instruction: 0x670ae9d4
   14068:	bmi	fe8dc474 <backup_type@@Base+0xfe8a7e64>
   1406c:	ldrbtmi	r9, [sl], #-2054	; 0xfffff7fa
   14070:	strvs	lr, [r0, -sp, asr #19]
   14074:	svc	0x001af7ee
   14078:			; <UNDEFINED> instruction: 0xf894682b
   1407c:	movwls	r2, #24756	; 0x60b4
   14080:			; <UNDEFINED> instruction: 0xf8842301
   14084:			; <UNDEFINED> instruction: 0xf8d420bb
   14088:			; <UNDEFINED> instruction: 0xb12220ac
   1408c:	umlalscs	pc, r9, r4, r8	; <UNPREDICTABLE>
   14090:			; <UNDEFINED> instruction: 0xf0002a00
   14094:			; <UNDEFINED> instruction: 0xf8d4808b
   14098:	mvnlt	r2, r0, lsr #1
   1409c:	umlalscs	pc, r7, r4, r8	; <UNPREDICTABLE>
   140a0:	blcs	427d0 <backup_type@@Base+0xe1c0>
   140a4:	adchi	pc, ip, r0, asr #32
   140a8:	strtmi	sl, [r0], -r8, lsl #18
   140ac:			; <UNDEFINED> instruction: 0xff5af7ff
   140b0:	ldmib	r4, {r1, r5, r8, fp, sp, lr}^
   140b4:	tstcs	r1, r2, lsl #14
   140b8:	bmi	fe4388c8 <backup_type@@Base+0xfe4042b8>
   140bc:	strvs	lr, [r0, -sp, asr #19]
   140c0:			; <UNDEFINED> instruction: 0x4603447a
   140c4:			; <UNDEFINED> instruction: 0xf7ee9806
   140c8:	stmdavs	fp!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   140cc:			; <UNDEFINED> instruction: 0xf8842201
   140d0:	movwls	r2, #24759	; 0x60b7
   140d4:			; <UNDEFINED> instruction: 0xf8d44613
   140d8:	bcs	1c370 <_IO_stdin_used@@Base+0x3d4>
   140dc:			; <UNDEFINED> instruction: 0xf894d039
   140e0:	bcs	1c3c8 <_IO_stdin_used@@Base+0x42c>
   140e4:	bmi	fe1c85c0 <backup_type@@Base+0xfe193fb0>
   140e8:	smlabbeq	r1, r3, r0, pc	; <UNPREDICTABLE>
   140ec:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
   140f0:	stmdbvs	r3!, {r1, r3, r4, r5, r6, sl, lr}^
   140f4:	stmdacs	r0, {r1, r3, sl, lr}
   140f8:	adchi	pc, pc, r0, asr #32
   140fc:	ldrbtmi	r4, [r9], #-2433	; 0xfffff67f
   14100:	mrscs	r9, (UNDEF: 17)
   14104:			; <UNDEFINED> instruction: 0xf7ee9806
   14108:			; <UNDEFINED> instruction: 0xf8d4eed2
   1410c:	andcs	r3, r1, #176	; 0xb0
   14110:	adcscs	pc, r8, r4, lsl #17
   14114:			; <UNDEFINED> instruction: 0xf0002b00
   14118:	stmdavs	sl!, {r1, r2, r6, r7, pc}
   1411c:	umlalscc	pc, sl, r4, r8	; <UNPREDICTABLE>
   14120:	blcs	38940 <backup_type@@Base+0x4330>
   14124:	sbcshi	pc, r0, r0
   14128:	umullscc	pc, r8, r4, r8	; <UNPREDICTABLE>
   1412c:			; <UNDEFINED> instruction: 0xf0402b00
   14130:	stmdbls	r6, {r0, r6, r7, pc}
   14134:			; <UNDEFINED> instruction: 0xf7ee200a
   14138:	bmi	1d0fd50 <backup_type@@Base+0x1cdb740>
   1413c:	ldrbtmi	r4, [sl], #-2922	; 0xfffff496
   14140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14144:	subsmi	r9, sl, r1, lsr #22
   14148:	sbchi	pc, r9, r0, asr #32
   1414c:	pop	{r0, r1, r5, ip, sp, pc}
   14150:			; <UNDEFINED> instruction: 0xf8d483f0
   14154:	ldrhlt	r2, [sl, -r0]
   14158:	umlalscs	pc, sl, r4, r8	; <UNPREDICTABLE>
   1415c:	rsbsle	r2, pc, r0, lsl #20
   14160:	umullscs	pc, r8, r4, r8	; <UNPREDICTABLE>
   14164:	rscle	r2, r4, r0, lsl #20
   14168:	ldrbne	r6, [r7, r6, lsr #27]!
   1416c:			; <UNDEFINED> instruction: 0xf0402b00
   14170:	bmi	19b43c4 <backup_type@@Base+0x197fdb4>
   14174:	stmdals	r6, {r0, r8, sp}
   14178:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1417c:			; <UNDEFINED> instruction: 0xf7ee6700
   14180:	stmdavs	fp!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
   14184:	ldrb	r9, [r4, r6, lsl #6]
   14188:			; <UNDEFINED> instruction: 0xf8944b5a
   1418c:	stmiapl	sp, {r1, r2, r4, r5, r7, sp}^
   14190:	movwls	r6, #26667	; 0x682b
   14194:	eorsle	r2, sl, r0, lsl #20
   14198:	umlalscc	pc, fp, r4, r8	; <UNPREDICTABLE>
   1419c:	umlalscs	pc, r4, r4, r8	; <UNPREDICTABLE>
   141a0:	svclt	0x0008429a
   141a4:			; <UNDEFINED> instruction: 0xf47f2300
   141a8:			; <UNDEFINED> instruction: 0xe76caf5d
   141ac:			; <UNDEFINED> instruction: 0xf0836da6
   141b0:	ldmib	r4, {r0, r9}^
   141b4:	tstcs	r1, r4, lsl r9
   141b8:	ubfxne	r4, r5, #16, #24
   141bc:	strvs	lr, [r4, -sp, asr #19]
   141c0:			; <UNDEFINED> instruction: 0x6712e9d4
   141c4:	strmi	r4, [r2], #-1144	; 0xfffffb88
   141c8:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   141cc:	stmib	sp, {r1, r2, fp, ip, pc}^
   141d0:			; <UNDEFINED> instruction: 0xf7ee6700
   141d4:	stclvs	14, cr14, [r3, #432]!	; 0x1b0
   141d8:	cmnle	lr, r0, lsl #22
   141dc:	stmdavs	fp!, {r0, r5, r6, r7, r8, fp, sp, lr}
   141e0:	movwls	r2, #26881	; 0x6901
   141e4:			; <UNDEFINED> instruction: 0xf8d4d073
   141e8:	movwcs	r2, #4256	; 0x10a0
   141ec:	adcscc	pc, r9, r4, lsl #17
   141f0:			; <UNDEFINED> instruction: 0xf43f2a00
   141f4:			; <UNDEFINED> instruction: 0xf894af70
   141f8:	blcs	204dc <quoting_style_vals@@Base+0x11c>
   141fc:	svcge	0x006bf47f
   14200:	eorcs	r9, r0, r6, lsl #18
   14204:	cdp	7, 9, cr15, cr12, cr14, {7}
   14208:	movwls	r6, #26667	; 0x682b
   1420c:	ldmib	r4, {r2, r3, r6, r8, r9, sl, sp, lr, pc}^
   14210:	tstcs	r1, r0, lsl r3
   14214:			; <UNDEFINED> instruction: 0x670ee9d4
   14218:	stmib	sp, {r1, r2, fp, ip, pc}^
   1421c:	stmib	sp, {r2, r8, r9, sp}^
   14220:	ldmib	r4, {r1, r8, r9, sl, sp, lr}^
   14224:	bmi	eede54 <backup_type@@Base+0xeb9844>
   14228:	strvs	lr, [r0, -sp, asr #19]
   1422c:			; <UNDEFINED> instruction: 0xf7ee447a
   14230:			; <UNDEFINED> instruction: 0xf894ee3e
   14234:			; <UNDEFINED> instruction: 0xf89420bb
   14238:	movwcs	r1, #4276	; 0x10b4
   1423c:	adcscc	pc, r6, r4, lsl #17
   14240:	svclt	0x00044291
   14244:	andls	r6, r6, #2752512	; 0x2a0000
   14248:	svcge	0x001df43f
   1424c:	eorcs	r6, r0, r9, lsr #16
   14250:	cdp	7, 7, cr15, cr6, cr14, {7}
   14254:	movwls	r6, #26667	; 0x682b
   14258:	stmdbmi	pc!, {r2, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1425c:	smlsldx	r4, pc, r9, r4	; <UNPREDICTABLE>
   14260:			; <UNDEFINED> instruction: 0xf0834a2e
   14264:	ldrbtmi	r0, [sl], #-769	; 0xfffffcff
   14268:	stmdbge	r8, {r1, r3, r4, sl, lr}
   1426c:	andls	r6, r7, #160, 18	; 0x280000
   14270:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
   14274:	tstcs	r1, r7, lsl #20
   14278:	stmdals	r6, {r0, r1, r9, sl, lr}
   1427c:	cdp	7, 1, cr15, cr6, cr14, {7}
   14280:	umullscc	pc, r8, r4, r8	; <UNPREDICTABLE>
   14284:			; <UNDEFINED> instruction: 0xf8842201
   14288:	blcs	1c578 <_IO_stdin_used@@Base+0x5dc>
   1428c:	svcge	0x0079f43f
   14290:	stmdavs	fp!, {r1, r2, r5, r7, r8, sl, fp, sp, lr}
   14294:	movwls	r1, #26615	; 0x67f7
   14298:	eorcs	r9, r0, r6, lsl #18
   1429c:	cdp	7, 5, cr15, cr0, cr14, {7}
   142a0:	movwls	r6, #26667	; 0x682b
   142a4:	stmdavs	sl!, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   142a8:	umullscc	pc, r8, r4, r8	; <UNPREDICTABLE>
   142ac:	blcs	38acc <backup_type@@Base+0x44bc>
   142b0:	svcge	0x003ff43f
   142b4:	ldrbne	r6, [r7, r6, lsr #27]!
   142b8:	bmi	68e278 <backup_type@@Base+0x659c68>
   142bc:	stmdavs	r8!, {r0, r8, sp}
   142c0:			; <UNDEFINED> instruction: 0xf7ee447a
   142c4:			; <UNDEFINED> instruction: 0xe789edf4
   142c8:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   142cc:	ldmdami	r6, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   142d0:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
   142d4:	ldcl	7, cr15, [r6], {238}	; 0xee
   142d8:	movwls	r6, #26667	; 0x682b
   142dc:			; <UNDEFINED> instruction: 0xf7eee783
   142e0:	svclt	0x0000ec6a
   142e4:	andeq	sp, r1, r4, lsr #25
   142e8:	andeq	r0, r0, r0, asr r2
   142ec:	andeq	sl, r0, r4, ror pc
   142f0:	andeq	sp, r1, r0, lsl #25
   142f4:	andeq	r0, r0, r0, lsl #5
   142f8:	strdeq	sl, [r0], -r2
   142fc:	ldrdeq	sl, [r0], -r4
   14300:	andeq	sl, r0, r4, asr #31
   14304:	andeq	sl, r0, sl, asr #28
   14308:	andeq	sp, r1, sl, lsl #23
   1430c:	andeq	sl, r0, r8, asr #30
   14310:	andeq	sl, r0, ip, lsr #29
   14314:	andeq	sl, r0, r4, lsl lr
   14318:	ldrdeq	sl, [r0], -r4
   1431c:	ldrdeq	sl, [r0], -r2
   14320:	andeq	sl, r0, r8, asr #27
   14324:	andeq	sl, r0, lr, ror #26
   14328:			; <UNDEFINED> instruction: 0x0000adbe
   1432c:	svcmi	0x00f0e92d
   14330:	stc	3, cr2, [sp, #-0]
   14334:	ldrmi	r8, [pc], -r2, lsl #22
   14338:	mcrrne	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   1433c:	stmdbeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14340:	mcrrcs	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   14344:			; <UNDEFINED> instruction: 0xf2ad4479
   14348:			; <UNDEFINED> instruction: 0xf50d6d24
   1434c:			; <UNDEFINED> instruction: 0xf50d7bc0
   14350:	tstls	r7, #212, 16	; 0xd40000
   14354:	ldrbmi	r9, [sl], r6
   14358:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1435c:	ldrcs	pc, [ip], -sp, asr #17
   14360:	andeq	pc, r0, #79	; 0x4f
   14364:	orrcc	pc, r0, sp, lsr #17
   14368:	movtmi	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
   1436c:	orrscc	pc, sl, #204472320	; 0xc300000
   14370:			; <UNDEFINED> instruction: 0xf06f931c
   14374:	movwls	r0, #21249	; 0x5301
   14378:	ldccc	8, cr15, [r0], {223}	; 0xdf
   1437c:	eorlt	pc, r0, sp, asr #17
   14380:	tstls	sl, #2063597568	; 0x7b000000
   14384:	stccc	8, cr15, [r8], {223}	; 0xdf
   14388:	tstls	fp, #2063597568	; 0x7b000000
   1438c:	svceq	0x005df119
   14390:			; <UNDEFINED> instruction: 0xf000464e
   14394:	blls	1745f0 <backup_type@@Base+0x13ffe0>
   14398:			; <UNDEFINED> instruction: 0xf0003302
   1439c:	blls	174a34 <backup_type@@Base+0x140424>
   143a0:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   143a4:			; <UNDEFINED> instruction: 0xf5b38169
   143a8:			; <UNDEFINED> instruction: 0xf2c07f8b
   143ac:			; <UNDEFINED> instruction: 0xf1098271
   143b0:	andcs	r0, r2, #2097152	; 0x200000
   143b4:			; <UNDEFINED> instruction: 0xf2002e70
   143b8:			; <UNDEFINED> instruction: 0xf8df8083
   143bc:	ldrbtmi	r5, [sp], #-3032	; 0xfffff428
   143c0:			; <UNDEFINED> instruction: 0xf99119a9
   143c4:	addsmi	r3, r3, #68, 4	; 0x40000004
   143c8:			; <UNDEFINED> instruction: 0xf891d17a
   143cc:	svccs	0x000072b8
   143d0:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   143d4:	ldrdcc	pc, [r0], #-136	; 0xffffff78
   143d8:	rndeqe	f7, #0.0
   143dc:			; <UNDEFINED> instruction: 0xf8d8af52
   143e0:			; <UNDEFINED> instruction: 0xf8cd6044
   143e4:	ldrbmi	r8, [r4], -r0, rrx
   143e8:	ssatmi	r9, #26, r0, lsl #6
   143ec:			; <UNDEFINED> instruction: 0x000fe8be
   143f0:	ldceq	0, cr15, [fp], {111}	; 0x6f
   143f4:			; <UNDEFINED> instruction: 0xf8d8960e
   143f8:	stmia	r9!, {r3, r6, sp, lr}
   143fc:	ldm	lr!, {r0, r1, r2, r3}
   14400:	ldrls	r0, [r1], -pc
   14404:	ldrdvs	pc, [ip], #-136	; 0xffffff78
   14408:	andeq	lr, pc, r9, lsr #17
   1440c:			; <UNDEFINED> instruction: 0x000fe8be
   14410:	stmia	r9!, {r1, r4, r9, sl, ip, pc}
   14414:			; <UNDEFINED> instruction: 0xf8d8000f
   14418:	ldm	lr, {r4, r6, ip, sp}
   1441c:	tstls	r5, #3
   14420:	ldrsbcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   14424:	andeq	lr, r3, r9, lsl #17
   14428:	ldrtls	pc, [ip], #-2453	; 0xfffff66b	; <UNPREDICTABLE>
   1442c:			; <UNDEFINED> instruction: 0xf8d89316
   14430:	tstls	r3, #88	; 0x58
   14434:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   14438:	ldmib	r8, {r2, r4, r8, r9, ip, pc}^
   1443c:	stmib	sp, {r3, r4, r8, r9, sp}^
   14440:			; <UNDEFINED> instruction: 0xf8d8230c
   14444:	movwls	r3, #41064	; 0xa068
   14448:			; <UNDEFINED> instruction: 0x463d9b10
   1444c:	blls	3ac740 <backup_type@@Base+0x378130>
   14450:	blls	62c844 <backup_type@@Base+0x5f8234>
   14454:	ldmdaeq	r8!, {r0, r1, r8, ip, sp, lr, pc}
   14458:			; <UNDEFINED> instruction: 0x46469b11
   1445c:	blls	4ac950 <backup_type@@Base+0x478340>
   14460:	blls	56ca54 <backup_type@@Base+0x538444>
   14464:	blls	5acb58 <backup_type@@Base+0x578548>
   14468:	blls	4ecc5c <backup_type@@Base+0x4b864c>
   1446c:	blls	52cd60 <backup_type@@Base+0x4f8750>
   14470:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r9, sp, lr}^
   14474:	stmib	r7, {r2, r3, r8, r9, sp}^
   14478:	blls	29d0a8 <backup_type@@Base+0x268a98>
   1447c:	stcgt	3, cr6, [pc, #-236]	; 14398 <__assert_fail@plt+0x11330>
   14480:	stcgt	6, cr12, [pc, #-60]	; 1444c <__assert_fail@plt+0x113e4>
   14484:	stcgt	6, cr12, [pc, #-60]	; 14450 <__assert_fail@plt+0x113e8>
   14488:			; <UNDEFINED> instruction: 0xf9b4c60f
   1448c:	ldm	r5, {ip, sp}
   14490:	ldrmi	r0, [r9], #3
   14494:	svceq	0x0070f1b9
   14498:	andeq	lr, r3, r6, lsl #17
   1449c:			; <UNDEFINED> instruction: 0xf8dfd80b
   144a0:	ldrbtmi	r2, [sl], #-2808	; 0xfffff508
   144a4:			; <UNDEFINED> instruction: 0xf9994491
   144a8:	addsmi	r2, sl, #68, 4	; 0x40000004
   144ac:			; <UNDEFINED> instruction: 0xf899bf08
   144b0:			; <UNDEFINED> instruction: 0xf00072b8
   144b4:	blls	6b48c4 <backup_type@@Base+0x6802b4>
   144b8:			; <UNDEFINED> instruction: 0xf99c449c
   144bc:	rscs	r7, ip, r4, ror r4
   144c0:	bcc	ff652844 <backup_type@@Base+0xff61e234>
   144c4:	ldrmi	r4, [pc], #-1147	; 144cc <__assert_fail@plt+0x11464>
   144c8:	msrgt	CPSR_fs, #9895936	; 0x970000
   144cc:	svceq	0x0000f1bc
   144d0:	blls	6089a0 <backup_type@@Base+0x5d4390>
   144d4:	tstle	r5, r3, lsl #22
   144d8:	blcs	3b0f4 <backup_type@@Base+0x6ae4>
   144dc:	rscshi	pc, pc, r0, lsl #6
   144e0:	adcshi	pc, r7, r0
   144e4:	bcs	fee52868 <backup_type@@Base+0xfee1e258>
   144e8:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   144ec:	ldrbtmi	r9, [sl], #-2331	; 0xfffff6e5
   144f0:	ldrbmi	lr, [sl, #9]
   144f4:	adchi	pc, sp, r0
   144f8:	vstrcc.16	s30, [r2, #-116]	; 0xffffff8c	; <UNPREDICTABLE>
   144fc:	ldmdaeq	r8!, {r3, r5, r7, r8, ip, sp, lr, pc}
   14500:			; <UNDEFINED> instruction: 0xf993440b
   14504:			; <UNDEFINED> instruction: 0xf11990b8
   14508:	rscsle	r0, r2, sp, asr pc
   1450c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   14510:	svceq	0x0070f1b9
   14514:	ldrmi	sp, [r1], #2285	; 0x8ed
   14518:	subcc	pc, r4, #2506752	; 0x264000
   1451c:	mvnle	r2, r1, lsl #22
   14520:	adcsvc	pc, r8, #10027008	; 0x990000
   14524:	rscle	r2, r4, r0, lsl #30
   14528:			; <UNDEFINED> instruction: 0xf1082303
   1452c:			; <UNDEFINED> instruction: 0x46540538
   14530:	eorlt	pc, r0, sp, asr #17
   14534:	adc	r9, sp, r7, lsl r3
   14538:	eorscs	r4, r8, #1660944384	; 0x63000000
   1453c:			; <UNDEFINED> instruction: 0xf1acaf52
   14540:			; <UNDEFINED> instruction: 0xf8930e04
   14544:	ldrtmi	r9, [fp], r0, lsr #7
   14548:	streq	pc, [r1], -r9, asr #3
   1454c:	strhi	pc, [r6], -r2, lsl #22
   14550:			; <UNDEFINED> instruction: 0x463568b3
   14554:	tstls	r0, #52, 18	; 0xd0000
   14558:	ldrls	ip, [r1], #-3343	; 0xfffff2f1
   1455c:	andeq	lr, pc, fp, lsr #17
   14560:	stcgt	3, cr9, [pc, #-56]	; 14530 <__assert_fail@plt+0x114c8>
   14564:	andeq	lr, pc, fp, lsr #17
   14568:	stmia	fp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
   1456c:	ldm	r5, {r0, r1, r2, r3}
   14570:	stm	fp, {r0, r1}
   14574:	ldmdbvs	r3!, {r0, r1}^
   14578:	ldmibvs	r3!, {r1, r4, r8, r9, ip, pc}
   1457c:	ldmibvs	r3!, {r0, r2, r4, r8, r9, ip, pc}^
   14580:	bvs	cf91e0 <backup_type@@Base+0xcc4bd0>
   14584:	bvs	1cf91d8 <backup_type@@Base+0x1cc4bc8>
   14588:	ldmib	r6, {r2, r4, r8, r9, ip, pc}^
   1458c:	stmib	sp, {r1, r3, sl, ip, sp}^
   14590:	blvs	ce15c8 <backup_type@@Base+0xcacfb8>
   14594:			; <UNDEFINED> instruction: 0xf1be930a
   14598:	vrecps.f32	q0, q0, <illegal reg q3.5>
   1459c:	ldm	pc, {r4, r5, r9, pc}^	; <UNPREDICTABLE>
   145a0:	stmdbeq	lr, {r1, r2, r3, r4, ip, sp, lr, pc}^
   145a4:	eoreq	r0, lr, #-536870910	; 0xe0000002
   145a8:	orrseq	r0, pc, #44, 18	; 0xb0000
   145ac:	cmneq	r9, #132, 6	; 0x10000002
   145b0:	bleq	fe3152f0 <backup_type@@Base+0xfe2e0ce0>
   145b4:	vstmiaeq	r9!, {d0-<overflow reg d58>}
   145b8:	eoreq	r0, lr, #37632	; 0x9300
   145bc:	lfmeq	f0, 2, [r9], #-184	; 0xffffff48
   145c0:	stceq	12, cr0, [r8, #384]	; 0x180
   145c4:	sfmeq	f0, 2, [pc, #-184]!	; 14514 <__assert_fail@plt+0x114ac>
   145c8:	ldceq	3, cr0, [r4, #-216]!	; 0xffffff28
   145cc:	eoreq	r0, lr, #-536870910	; 0xe0000002
   145d0:	ldcleq	12, cr0, [r2], {224}	; 0xe0
   145d4:	stcleq	12, cr0, [r1, #-764]!	; 0xfffffd04
   145d8:	beq	ff717b28 <backup_type@@Base+0xff6e3518>
   145dc:	bleq	fffd6ed4 <backup_type@@Base+0xfffa28c4>
   145e0:	bleq	ff7975a4 <backup_type@@Base+0xff762f94>
   145e4:	ldrbeq	r0, [sp, #3020]	; 0xbcc
   145e8:	stmdbeq	fp, {r3, r6, r7, r8, sl}
   145ec:	streq	r0, [sl, #1460]	; 0x5b4
   145f0:			; <UNDEFINED> instruction: 0x07c207f1
   145f4:			; <UNDEFINED> instruction: 0x079907b9
   145f8:	strbeq	r0, [r6, -r6, lsl #15]!
   145fc:	ldrbeq	r0, [r9], lr, lsr #4
   14600:	rsbeq	r0, r4, #30408704	; 0x1d00000
   14604:	strbeq	r0, [r3, -r4, ror #4]!
   14608:	streq	r0, [r5, -r5, asr #14]!
   1460c:	strbeq	r0, [r7, #-1802]!	; 0xfffff8f6
   14610:	ldreq	r0, [r7, #-1351]	; 0xfffffab9
   14614:	ldreq	r0, [r5], #1204	; 0x4b4
   14618:	ldrbeq	r0, [r7], #-1146	; 0xfffffb86
   1461c:	ldreq	r0, [ip], #-1079	; 0xfffffbc9
   14620:	bicseq	r0, r9, #-469762045	; 0xe4000003
   14624:	bleq	fedd5514 <backup_type@@Base+0xfeda0f04>
   14628:	rscseq	r0, r1, #268435471	; 0x1000000f
   1462c:	eoreq	r0, lr, #240, 10	; 0x3c000000
   14630:	stmiaeq	sl, {r0, r2, r3, r5, r6, r7, fp}^
   14634:	stmdaeq	sl!, {r0, r2, r3, r7, fp}^
   14638:	stmdaeq	r9!, {r0, r1, r2, r6, fp}
   1463c:	eoreq	r0, lr, #1376256	; 0x150000
   14640:	eoreq	r0, lr, #-536870910	; 0xe0000002
   14644:	eoreq	r0, lr, #1884160	; 0x1cc000
   14648:	beq	9d6a8c <backup_type@@Base+0x9a247c>
   1464c:			; <UNDEFINED> instruction: 0x060e0990
   14650:	andcs	r0, r1, r8, lsr #23
   14654:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14658:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1465c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14660:			; <UNDEFINED> instruction: 0xf8dd681a
   14664:	subsmi	r3, sl, ip, lsl r6
   14668:	tsthi	r1, r2, asr #32	; <UNPREDICTABLE>
   1466c:	sfmvs	f7, 1, [r4, #-52]!	; 0xffffffcc
   14670:	blhi	cf96c <backup_type@@Base+0x9b35c>
   14674:	svchi	0x00f0e8bd
   14678:	movwls	r2, #21248	; 0x5300
   1467c:			; <UNDEFINED> instruction: 0xe699461a
   14680:	blcs	3b2e4 <backup_type@@Base+0x6cd4>
   14684:	msrhi	CPSR_sxc, r0, asr #32
   14688:	ldreq	pc, [r8, #-264]!	; 0xfffffef8
   1468c:			; <UNDEFINED> instruction: 0xf06f4654
   14690:	movwls	r0, #21249	; 0x5301
   14694:	blge	113af14 <backup_type@@Base+0x1106904>
   14698:	ldrmi	r4, [lr], -r8, lsr #13
   1469c:	bls	7f8fbc <backup_type@@Base+0x7c49ac>
   146a0:	bls	778fc4 <backup_type@@Base+0x7449b4>
   146a4:	cdpgt	2, 0, cr9, cr15, cr8, {2}
   146a8:	cfsh32gt	mvfx12, mvfx15, #15
   146ac:	cfsh32gt	mvfx12, mvfx15, #15
   146b0:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   146b4:	stm	r5, {r0, r1}
   146b8:	cps	#3
   146bc:			; <UNDEFINED> instruction: 0xf50d0a02
   146c0:	ldrmi	r7, [sl, #979]	; 0x3d3
   146c4:			; <UNDEFINED> instruction: 0xf0818067
   146c8:	svccs	0x000c8579
   146cc:	ldrbhi	pc, [r9, #-1]!	; <UNPREDICTABLE>
   146d0:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   146d4:	ldrtmi	r4, [fp], #-1147	; 0xfffffb85
   146d8:	umlalsls	pc, r8, r3, r9	; <UNPREDICTABLE>
   146dc:			; <UNDEFINED> instruction: 0xf06fe656
   146e0:	movwls	r0, #21249	; 0x5301
   146e4:	blls	1ce2e4 <backup_type@@Base+0x199cd4>
   146e8:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   146ec:	stmdavc	ip!, {r0, r2, r3, r4, fp, sp, lr}
   146f0:	ldmdale	r3, {r0, r2, r3, sl, fp, sp}
   146f4:			; <UNDEFINED> instruction: 0xf2002c08
   146f8:			; <UNDEFINED> instruction: 0xf8cd80bf
   146fc:	bls	1c0784 <backup_type@@Base+0x18c174>
   14700:	andsvs	r1, r3, fp, ror #24
   14704:	andls	r7, r5, #2752512	; 0x2a0000
   14708:			; <UNDEFINED> instruction: 0xf0012a00
   1470c:			; <UNDEFINED> instruction: 0xf8df84ef
   14710:	ldrbtmi	r3, [fp], #-2204	; 0xfffff764
   14714:			; <UNDEFINED> instruction: 0xf8934413
   14718:	sbc	r2, r0, ip, lsr #2
   1471c:			; <UNDEFINED> instruction: 0xf0002c20
   14720:			; <UNDEFINED> instruction: 0xf1a480ab
   14724:			; <UNDEFINED> instruction: 0xf1a40e30
   14728:			; <UNDEFINED> instruction: 0xf1be032b
   1472c:			; <UNDEFINED> instruction: 0xf0030f09
   14730:	vcge.s8	q0, q8, <illegal reg q14.5>
   14734:			; <UNDEFINED> instruction: 0xf1a480b7
   14738:	blx	fec94ff4 <backup_type@@Base+0xfec609e4>
   1473c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   14740:			; <UNDEFINED> instruction: 0xf0412b00
   14744:	bcs	35c60 <backup_type@@Base+0x1650>
   14748:	movwcs	fp, #7948	; 0x1f0c
   1474c:	mvnscc	pc, #79	; 0x4f
   14750:	strcc	r9, [r1, #-2566]	; 0xfffff5fa
   14754:	stmdavc	ip!, {r0, r2, r4, sp, lr}
   14758:	stmdale	r2, {r0, r2, r3, sl, fp, sp}
   1475c:	stmible	r7, {r3, sl, fp, sp}^
   14760:	stccs	7, cr14, [r0], #-984	; 0xfffffc28
   14764:			; <UNDEFINED> instruction: 0xf1a4d0f4
   14768:			; <UNDEFINED> instruction: 0xf1be0e30
   1476c:	ldmle	pc!, {r0, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
   14770:			; <UNDEFINED> instruction: 0xf8cd9305
   14774:			; <UNDEFINED> instruction: 0xf8ddb020
   14778:	strtmi	fp, [ip], r0, lsr #32
   1477c:	mrscs	r2, (UNDEF: 0)
   14780:			; <UNDEFINED> instruction: 0xf8cd970c
   14784:	blls	17488c <backup_type@@Base+0x14027c>
   14788:	svclt	0x00083301
   1478c:	rndeqdm	f7, f4
   14790:			; <UNDEFINED> instruction: 0x060eeb10
   14794:	b	13e6164 <backup_type@@Base+0x13b1b54>
   14798:	ldrtmi	r7, [r0], -r2, ror #7
   1479c:	smlsdeq	r3, r1, fp, lr
   147a0:	svclt	0x006c4639
   147a4:	movwcs	r2, #769	; 0x301
   147a8:	smlabteq	sl, sp, r9, lr
   147ac:	ldrbthi	pc, [ip], #385	; 0x181	; <UNPREDICTABLE>
   147b0:	mulmi	r1, ip, r8
   147b4:	streq	pc, [r1], -ip, lsl #2
   147b8:	rndeqdp	f7, f4
   147bc:	svceq	0x0009f1be
   147c0:			; <UNDEFINED> instruction: 0xf004d977
   147c4:	svcls	0x000c04fd
   147c8:			; <UNDEFINED> instruction: 0xf8dd2c2c
   147cc:			; <UNDEFINED> instruction: 0xf8cd8040
   147d0:			; <UNDEFINED> instruction: 0xf040b020
   147d4:	ldmdavc	r3!, {r0, r1, r5, r7, pc}^
   147d8:	blcs	2634a0 <backup_type@@Base+0x22ee90>
   147dc:	addshi	pc, lr, r0, lsl #4
   147e0:	andmi	pc, r0, #16, 2
   147e4:			; <UNDEFINED> instruction: 0xf1419220
   147e8:	eorls	r0, r1, #0, 4
   147ec:	eorne	lr, r0, #3620864	; 0x374000
   147f0:	svclt	0x00082a01
   147f4:			; <UNDEFINED> instruction: 0xf0812900
   147f8:			; <UNDEFINED> instruction: 0xf89c84d2
   147fc:			; <UNDEFINED> instruction: 0xf10c4003
   14800:	tstcs	r8, r3
   14804:			; <UNDEFINED> instruction: 0xf1a4260a
   14808:	bcs	2550d0 <backup_type@@Base+0x220ac0>
   1480c:	blx	1a606a <backup_type@@Base+0x171a5a>
   14810:	stmdale	r5, {r0, r1, r8, r9, ip, sp, lr, pc}
   14814:	ldrmi	r7, [r3], #-2116	; 0xfffff7bc
   14818:			; <UNDEFINED> instruction: 0xf1a43001
   1481c:			; <UNDEFINED> instruction: 0x46150230
   14820:	mvnsle	r3, r1, lsl #18
   14824:			; <UNDEFINED> instruction: 0xf8cd9905
   14828:	tstcc	r1, r0, lsr #32
   1482c:	bichi	pc, fp, r0
   14830:	svclt	0x00982d09
   14834:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   14838:			; <UNDEFINED> instruction: 0xf810d806
   1483c:	bcc	c20448 <backup_type@@Base+0xbebe38>
   14840:	ldmible	sl!, {r0, r3, r9, fp, sp}^
   14844:	eorlt	pc, r0, sp, asr #17
   14848:	vnmlsne.f16	s18, s20, s10	; <UNPREDICTABLE>
   1484c:	andcs	fp, r1, #24, 30	; 0x60
   14850:	sbcsvc	lr, r1, #73728	; 0x12000
   14854:	bichi	pc, r9, r0, asr #32
   14858:			; <UNDEFINED> instruction: 0x9c0a9a05
   1485c:	bls	19f064 <backup_type@@Base+0x16aa54>
   14860:	strbls	r9, [r4], #-837	; 0xfffffcbb
   14864:	vqadd.s8	d22, d0, d0
   14868:	svclt	0x000e1015
   1486c:	vst1.8	{d18-d21}, [pc :64], r6
   14870:	andscs	r7, r5, #138	; 0x8a
   14874:	ands	r9, r2, r5
   14878:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
   1487c:	stmdavc	ip!, {r0, r2, r3, r4, sp, lr}
   14880:	vaba.s8	d30, d0, d22
   14884:	tstcs	r0, r3, lsl #6
   14888:	movwls	r2, #20992	; 0x5200
   1488c:	subne	lr, r4, #3358720	; 0x334000
   14890:			; <UNDEFINED> instruction: 0x371cf8df
   14894:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
   14898:			; <UNDEFINED> instruction: 0xf8934413
   1489c:	bl	25cd54 <backup_type@@Base+0x228744>
   148a0:	str	r0, [r7, #1538]	; 0x602
   148a4:			; <UNDEFINED> instruction: 0xf1a4b9d3
   148a8:	blx	fec95164 <backup_type@@Base+0xfec60b54>
   148ac:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   148b0:	ldmib	sp, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
   148b4:	bl	fee328e4 <backup_type@@Base+0xfedfe2d4>
   148b8:			; <UNDEFINED> instruction: 0xf0407fe7
   148bc:	strhcs	r8, [sl, -r3]
   148c0:	smlabbeq	r1, r7, fp, pc	; <UNPREDICTABLE>
   148c4:	strmi	r4, [sl], -r4, lsl #13
   148c8:	ldrmi	r4, [r1], -r0, ror #12
   148cc:			; <UNDEFINED> instruction: 0xf0412b00
   148d0:	ldrtmi	r8, [r4], fp, ror #8
   148d4:	blcc	8e638 <backup_type@@Base+0x5a028>
   148d8:			; <UNDEFINED> instruction: 0xe6d59317
   148dc:	ldmdble	r0!, {r1, r3, r4, r6, sl, fp, sp}^
   148e0:	msreq	SPSR_c, #164, 2	; 0x29
   148e4:	eorlt	pc, r0, sp, asr #17
   148e8:			; <UNDEFINED> instruction: 0xf63f2b19
   148ec:			; <UNDEFINED> instruction: 0xf50daf08
   148f0:			; <UNDEFINED> instruction: 0xf8dd63c1
   148f4:	vhadd.s8	d11, d13, d16
   148f8:	mcr	1, 0, r6, cr8, cr11, {0}
   148fc:	bls	1a3144 <backup_type@@Base+0x16eb34>
   14900:	addmi	r3, fp, #4194304	; 0x400000
   14904:			; <UNDEFINED> instruction: 0xf803bf38
   14908:	andsvs	r4, r5, r1, lsl #22
   1490c:	mrrccs	8, 2, r7, sl, cr12
   14910:	mcrrcs	8, 1, sp, r0, cr11
   14914:	stccs	8, cr13, [lr], #-972	; 0xfffffc34
   14918:	ldrsh	sp, [sl], -r1
   1491c:	blne	1cbb538 <backup_type@@Base+0x1c86f28>
   14920:	strmi	lr, [sl, #-2525]	; 0xfffff623
   14924:	blcs	391a0 <backup_type@@Base+0x4b90>
   14928:	b	13fb148 <backup_type@@Base+0x13c6b38>
   1492c:	ldrls	r7, [lr], #-979	; 0xfffffc2d
   14930:	tstcc	r0, sp, lsl #17	; <UNPREDICTABLE>
   14934:	tstne	r3, #64, 4	; <UNPREDICTABLE>
   14938:	svclt	0x001a6016
   1493c:	orrvc	pc, r9, #1325400064	; 0x4f000000
   14940:	andscs	r2, r4, #805306369	; 0x30000001
   14944:	ldrls	r9, [pc, #-773]	; 14647 <__assert_fail@plt+0x115df>
   14948:			; <UNDEFINED> instruction: 0xf1a4e7a9
   1494c:	bcs	6552d8 <backup_type@@Base+0x620cc8>
   14950:	andcs	sp, r0, #3489792	; 0x354000
   14954:			; <UNDEFINED> instruction: 0xf89d701a
   14958:			; <UNDEFINED> instruction: 0xf8cd3608
   1495c:	cdp	0, 1, cr11, cr8, cr0, {1}
   14960:			; <UNDEFINED> instruction: 0xf8dd2a10
   14964:	cmnlt	r3, r0, lsr #32
   14968:	msreq	SPSR_c, r3, lsr #3
   1496c:	svclt	0x009c2919
   14970:	sbcslt	r3, fp, #32, 22	; 0x8000
   14974:			; <UNDEFINED> instruction: 0xf8127013
   14978:	blcs	24584 <quoting_style_vals@@Base+0x41c4>
   1497c:			; <UNDEFINED> instruction: 0xf8cdd1f4
   14980:			; <UNDEFINED> instruction: 0xf8dfb020
   14984:			; <UNDEFINED> instruction: 0xf8df5630
   14988:	ldrbtmi	r1, [sp], #-1584	; 0xfffff9d0
   1498c:	bmi	4501f4 <backup_type@@Base+0x41bbe4>
   14990:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   14994:			; <UNDEFINED> instruction: 0xf5054479
   14998:	and	r7, r4, ip, lsl r5
   1499c:	svcne	0x000cf855
   149a0:			; <UNDEFINED> instruction: 0xf0012900
   149a4:	strtmi	r8, [r0], -ip, lsr #7
   149a8:	stmda	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   149ac:	mvnsle	r2, r0, lsl #16
   149b0:	andcc	lr, r1, #3489792	; 0x354000
   149b4:	eorlt	pc, r0, sp, asr #17
   149b8:	ldrbne	r9, [r3, r5, lsl #6]
   149bc:	movtcs	lr, #18893	; 0x49cd
   149c0:	cfstrdcs	mvd14, [r0], {237}	; 0xed
   149c4:			; <UNDEFINED> instruction: 0xf8cdd902
   149c8:	ldr	fp, [r0, r0, lsr #32]
   149cc:			; <UNDEFINED> instruction: 0xf47f2c28
   149d0:	stmdals	r6, {r2, r4, r7, r9, sl, fp, sp, pc}
   149d4:	strtmi	r2, [r9], -r0, lsl #6
   149d8:	andvs	r3, r5, r1, lsl #10
   149dc:	stccs	8, cr15, [r1], {21}
   149e0:			; <UNDEFINED> instruction: 0xf0012a00
   149e4:	bcs	a35948 <backup_type@@Base+0xa01338>
   149e8:	movwcc	fp, #7944	; 0x1f08
   149ec:	bcs	a88a00 <backup_type@@Base+0xa543f0>
   149f0:			; <UNDEFINED> instruction: 0xf103bf08
   149f4:	blcs	219f8 <quoting_style_vals@@Base+0x1638>
   149f8:	stmdavc	ip, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   149fc:			; <UNDEFINED> instruction: 0xf8dfe678
   14a00:	bl	feaa20f8 <backup_type@@Base+0xfea6dae8>
   14a04:	bl	ff255b30 <backup_type@@Base+0xff221520>
   14a08:	ldrbtmi	r0, [fp], #-2505	; 0xfffff637
   14a0c:	bl	fea25c84 <backup_type@@Base+0xfe9f1674>
   14a10:	andsls	r0, r8, #-1879048180	; 0x9000000c
   14a14:	mvnsgt	pc, #156, 16	; 0x9c0000
   14a18:	ldfeqd	f7, [ip], {172}	; 0xac
   14a1c:			; <UNDEFINED> instruction: 0xf9934463
   14a20:	ldr	r9, [r1, #-1112]	; 0xfffffba8
   14a24:	ldrdeq	lr, [sl, -sp]
   14a28:	stceq	0, cr15, [sl], {79}	; 0x4f
   14a2c:	blx	fe81ee36 <backup_type@@Base+0xfe7ea826>
   14a30:	stmib	sp, {r2, r3, fp, ip, sp, lr}^
   14a34:	blx	feb32a76 <backup_type@@Base+0xfeafe466>
   14a38:	stmib	sp, {r0, fp, ip, sp, lr}^
   14a3c:	ble	172a64 <backup_type@@Base+0x13e454>
   14a40:	bne	ffebae6c <backup_type@@Base+0xffe8685c>
   14a44:	bl	187926c <backup_type@@Base+0x1844c5c>
   14a48:	andls	r0, r9, #12, 4	; 0xc0000000
   14a4c:	andcs	r9, r0, r8, lsl #18
   14a50:	stmdavc	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   14a54:	andeq	lr, r8, #17408	; 0x4400
   14a58:	bl	103ae84 <backup_type@@Base+0x1006874>
   14a5c:	bl	fec54e68 <backup_type@@Base+0xfec20858>
   14a60:			; <UNDEFINED> instruction: 0xf0417fe2
   14a64:	ldrtmi	r8, [ip], r6, lsl #14
   14a68:	bls	1ce728 <backup_type@@Base+0x19a118>
   14a6c:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   14a70:			; <UNDEFINED> instruction: 0xbc0ae9d8
   14a74:			; <UNDEFINED> instruction: 0x0090f8d2
   14a78:	ldmib	r2, {r2, r4, r9, sl, lr}^
   14a7c:	stmdane	r0, {r1, r5, r8, r9, sp}^
   14a80:	tstcs	r1, ip, ror #30
   14a84:	bl	49ce8c <backup_type@@Base+0x46887c>
   14a88:	bl	14d5ebc <backup_type@@Base+0x14a18ac>
   14a8c:	ldmib	r4, {r2, r3, r9, sl}^
   14a90:	stmib	sp, {r5, r8, r9, sp}^
   14a94:	ldmib	r8, {r3, r4, r9, sl, ip, lr}^
   14a98:	svclt	0x006c5608
   14a9c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   14aa0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   14aa4:	tsteq	lr, r1, asr #20
   14aa8:	bleq	18f6f8 <backup_type@@Base+0x15b0e8>
   14aac:	bl	14e633c <backup_type@@Base+0x14b1d2c>
   14ab0:	strtmi	r0, [r3], -r6, lsl #24
   14ab4:			; <UNDEFINED> instruction: 0xbc28e9cd
   14ab8:	ldrmi	lr, [lr, #-2516]	; 0xfffff62c
   14abc:	movwcs	fp, #8040	; 0x1f68
   14ac0:			; <UNDEFINED> instruction: 0xbc06e9d8
   14ac4:	movwcs	fp, #3960	; 0xf78
   14ac8:	streq	lr, [r3], -r1, asr #20
   14acc:	addseq	pc, r0, r2, asr #17
   14ad0:	tsteq	fp, r4, lsl fp
   14ad4:	bl	1566328 <backup_type@@Base+0x1531d18>
   14ad8:	ldmib	sp, {r2, r3, r9}^
   14adc:	ldmib	r8, {r3, r4, r8, sl, lr}^
   14ae0:	stmib	sp, {r2, sl, fp, ip, sp, pc}^
   14ae4:	ldrmi	r1, [sl], -sl, lsr #4
   14ae8:			; <UNDEFINED> instruction: 0x011ce9d3
   14aec:	strmi	lr, [r2, #-2499]!	; 0xfffff63d
   14af0:	movwcs	fp, #8044	; 0x1f6c
   14af4:	bl	41d6fc <backup_type@@Base+0x3e90ec>
   14af8:	bl	1455b2c <backup_type@@Base+0x142151c>
   14afc:	ldmib	sp, {r2, r3, r8, sl}^
   14b00:	b	11c3ba8 <backup_type@@Base+0x118f598>
   14b04:	stmib	sp, {r0, r1, r8}^
   14b08:	svclt	0x006c4518
   14b0c:	movwcs	r2, #769	; 0x301
   14b10:			; <UNDEFINED> instruction: 0xbc20e9c2
   14b14:	ldmib	r2, {r0, r3, r4, r8, r9, lr}^
   14b18:			; <UNDEFINED> instruction: 0x4610bc1a
   14b1c:			; <UNDEFINED> instruction: 0x4664465b
   14b20:			; <UNDEFINED> instruction: 0xbc2ae9dd
   14b24:			; <UNDEFINED> instruction: 0xbc1ee9c2
   14b28:	ldmib	r8, {r2, r5, r7, r9, sl, lr}^
   14b2c:	ldmdbne	sl, {r1, r8, sl, lr}
   14b30:	movweq	lr, #23388	; 0x5b5c
   14b34:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   14b38:			; <UNDEFINED> instruction: 0xbc18e9d0
   14b3c:	tstcs	sl, #192, 18	; 0x300000
   14b40:	movwcs	lr, #2520	; 0x9d8
   14b44:	ldrmi	lr, [ip, #-2496]	; 0xfffff640
   14b48:	strcs	fp, [r1], #-3948	; 0xfffff094
   14b4c:	strmi	r2, [r5], -r0, lsl #8
   14b50:	andeq	lr, r2, fp, lsl fp
   14b54:	streq	lr, [r1], #-2628	; 0xfffff5bc
   14b58:	tsteq	r3, ip, asr fp
   14b5c:	tsteq	r8, r5, asr #19
   14b60:	strcs	fp, [r1], #-3944	; 0xfffff098
   14b64:			; <UNDEFINED> instruction: 0xf47f2c00
   14b68:			; <UNDEFINED> instruction: 0xf1a8ad74
   14b6c:			; <UNDEFINED> instruction: 0xf1aa0338
   14b70:	tstls	r8, #33554432	; 0x2000000
   14b74:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14b78:			; <UNDEFINED> instruction: 0xf04f2301
   14b7c:			; <UNDEFINED> instruction: 0xf8850c10
   14b80:	strbt	r3, [r1], #-153	; 0xffffff67
   14b84:	eorscs	r2, r8, #0, 2
   14b88:			; <UNDEFINED> instruction: 0x460d4638
   14b8c:			; <UNDEFINED> instruction: 0xf7ee9113
   14b90:			; <UNDEFINED> instruction: 0xf858e96e
   14b94:			; <UNDEFINED> instruction: 0xf1aa3c38
   14b98:			; <UNDEFINED> instruction: 0xf06f0404
   14b9c:			; <UNDEFINED> instruction: 0xf04f095c
   14ba0:	ldrls	r0, [r4, #-3089]	; 0xfffff3ef
   14ba4:			; <UNDEFINED> instruction: 0x461817d9
   14ba8:	ldccc	8, cr15, [r4], #-352	; 0xfffffea0
   14bac:	smlabteq	ip, sp, r9, lr
   14bb0:	movwls	r9, #42261	; 0xa515
   14bb4:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   14bb8:	ldrpl	lr, [r0, #-2509]	; 0xfffff633
   14bbc:	ldrls	r9, [r2, #-1302]	; 0xfffffaea
   14bc0:	tstls	r8, #58720256	; 0x3800000
   14bc4:	bcs	28dccc <backup_type@@Base+0x2596bc>
   14bc8:			; <UNDEFINED> instruction: 0xf8ddd80c
   14bcc:	ldccs	0, cr11, [r0], #-128	; 0xffffff80
   14bd0:	ldrbhi	pc, [sl, #-65]!	; 0xffffffbf	; <UNPREDICTABLE>
   14bd4:	svcmi	0x0001f810
   14bd8:	eorseq	pc, r0, #164, 2	; 0x29
   14bdc:	ldmible	r6!, {r0, r3, r9, fp, sp}^
   14be0:	eorlt	pc, r0, sp, asr #17
   14be4:			; <UNDEFINED> instruction: 0xf0012b00
   14be8:	ldmib	sp, {r1, r4, r5, r6, r7, r8, sl, pc}^
   14bec:			; <UNDEFINED> instruction: 0xf1b4450a
   14bf0:			; <UNDEFINED> instruction: 0xf0014f00
   14bf4:	mcrne	2, 3, r8, cr2, cr4, {6}
   14bf8:	subls	r9, r4, #28, 24	; 0x1c00
   14bfc:	bne	ff8dd458 <backup_type@@Base+0xff8a8e48>
   14c00:	movtls	r9, #23558	; 0x5c06
   14c04:	orrvc	pc, sl, #1325400064	; 0x4f000000
   14c08:	eorvs	r9, r0, r5, lsl #6
   14c0c:	stcls	6, cr14, [r6, #-284]	; 0xfffffee4
   14c10:	streq	pc, [r8], #-426	; 0xfffffe56
   14c14:	tsteq	ip, r8, asr r9
   14c18:	mvneq	pc, #168, 2	; 0x2a
   14c1c:	bls	a4f184 <backup_type@@Base+0xa1ab74>
   14c20:	stceq	0, cr15, [r8], {79}	; 0x4f
   14c24:	movwcs	r9, #8984	; 0x2318
   14c28:	tsteq	r4, r5, asr #19
   14c2c:	stmib	r5, {r8, sp}^
   14c30:			; <UNDEFINED> instruction: 0xf04f9a12
   14c34:	strvs	r0, [r9, #2324]!	; 0x914
   14c38:	mvnvs	r6, r9, ror #11
   14c3c:	blls	1cdc54 <backup_type@@Base+0x199644>
   14c40:	teqeq	r8, r8, lsr #3	; <UNPREDICTABLE>
   14c44:			; <UNDEFINED> instruction: 0xf1aa9118
   14c48:			; <UNDEFINED> instruction: 0xf8930402
   14c4c:			; <UNDEFINED> instruction: 0x461920b5
   14c50:			; <UNDEFINED> instruction: 0x309cf8d3
   14c54:			; <UNDEFINED> instruction: 0xf8c13301
   14c58:	bcs	20ed0 <quoting_style_vals@@Base+0xb10>
   14c5c:	subhi	pc, r9, #1
   14c60:			; <UNDEFINED> instruction: 0xf06f48d7
   14c64:	ldrbtmi	r0, [r8], #-2396	; 0xfffff6a4
   14c68:			; <UNDEFINED> instruction: 0xf9daf7ff
   14c6c:	stceq	0, cr15, [r4], {79}	; 0x4f
   14c70:	bllt	ffad2c74 <backup_type@@Base+0xffa9e664>
   14c74:			; <UNDEFINED> instruction: 0xf1a89b06
   14c78:	tstls	r8, r8, lsr r1
   14c7c:	streq	pc, [r2], #-426	; 0xfffffe56
   14c80:	umlalscs	pc, r5, r3, r8	; <UNPREDICTABLE>
   14c84:			; <UNDEFINED> instruction: 0xf8d34619
   14c88:	movwcc	r3, #4272	; 0x10b0
   14c8c:	adcscc	pc, r0, r1, asr #17
   14c90:			; <UNDEFINED> instruction: 0xf0012a00
   14c94:	stmiami	fp, {r1, r2, r3, r5, r9, pc}^
   14c98:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14c9c:			; <UNDEFINED> instruction: 0xf7ff4478
   14ca0:			; <UNDEFINED> instruction: 0xf04ff9bf
   14ca4:			; <UNDEFINED> instruction: 0xf7ff0c04
   14ca8:	blls	1c3bec <backup_type@@Base+0x18f5dc>
   14cac:	teqeq	r8, r8, lsr #3	; <UNPREDICTABLE>
   14cb0:			; <UNDEFINED> instruction: 0xf1aa9118
   14cb4:			; <UNDEFINED> instruction: 0xf8930402
   14cb8:			; <UNDEFINED> instruction: 0x461920b5
   14cbc:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   14cc0:			; <UNDEFINED> instruction: 0xf8c13301
   14cc4:	bcs	20f5c <quoting_style_vals@@Base+0xb9c>
   14cc8:	andshi	pc, r3, #1
   14ccc:			; <UNDEFINED> instruction: 0xf06f48be
   14cd0:	ldrbtmi	r0, [r8], #-2396	; 0xfffff6a4
   14cd4:			; <UNDEFINED> instruction: 0xf9a4f7ff
   14cd8:	stceq	0, cr15, [r4], {79}	; 0x4f
   14cdc:	bllt	fed52ce0 <backup_type@@Base+0xfed1e6d0>
   14ce0:			; <UNDEFINED> instruction: 0xf1a89b06
   14ce4:	tstls	r8, r8, lsr r1
   14ce8:	streq	pc, [r2], #-426	; 0xfffffe56
   14cec:	umlalscs	pc, r5, r3, r8	; <UNPREDICTABLE>
   14cf0:			; <UNDEFINED> instruction: 0xf8d34619
   14cf4:	movwcc	r3, #4268	; 0x10ac
   14cf8:	adccc	pc, ip, r1, asr #17
   14cfc:			; <UNDEFINED> instruction: 0xf0012a00
   14d00:	ldmmi	r2!, {r3, r4, r5, r6, r7, r8, pc}
   14d04:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14d08:			; <UNDEFINED> instruction: 0xf7ff4478
   14d0c:			; <UNDEFINED> instruction: 0xf04ff989
   14d10:			; <UNDEFINED> instruction: 0xf7ff0c04
   14d14:			; <UNDEFINED> instruction: 0x2100bb99
   14d18:			; <UNDEFINED> instruction: 0x46382238
   14d1c:	strmi	r4, [lr], -sp, lsl #12
   14d20:	tstls	r4, r3, lsl r1
   14d24:	stmia	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14d28:	movwcs	lr, #59736	; 0xe958
   14d2c:	streq	pc, [r4], #-426	; 0xfffffe56
   14d30:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   14d34:	ldrls	r5, [r6, #-1296]	; 0xfffffaf0
   14d38:	strls	r9, [lr, #-1298]	; 0xfffffaee
   14d3c:	movwcs	lr, #51661	; 0xc9cd
   14d40:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14d44:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   14d48:	ldceq	0, cr15, [r1], {79}	; 0x4f
   14d4c:			; <UNDEFINED> instruction: 0x960a9318
   14d50:	bllt	1ed2d54 <backup_type@@Base+0x1e9e744>
   14d54:	eorscs	r2, r8, #0, 2
   14d58:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
   14d5c:			; <UNDEFINED> instruction: 0xf1a82600
   14d60:	stmib	sp, {r3, r4, r5, r8, r9}^
   14d64:			; <UNDEFINED> instruction: 0xf1aa560c
   14d68:	tstls	r8, #33554432	; 0x2000000
   14d6c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14d70:	ldmda	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14d74:	mrscs	r2, SP_irq
   14d78:			; <UNDEFINED> instruction: 0xf04f930a
   14d7c:	movwcs	r0, #3089	; 0xc11
   14d80:			; <UNDEFINED> instruction: 0x96169515
   14d84:			; <UNDEFINED> instruction: 0x96129511
   14d88:			; <UNDEFINED> instruction: 0x960e9510
   14d8c:	tstne	r3, #3358720	; 0x334000
   14d90:	bllt	16d2d94 <backup_type@@Base+0x169e784>
   14d94:	mrscs	r2, R8_usr
   14d98:			; <UNDEFINED> instruction: 0x46384616
   14d9c:			; <UNDEFINED> instruction: 0x460d2238
   14da0:	strpl	lr, [ip], -sp, asr #19
   14da4:	stmda	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14da8:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   14dac:	streq	pc, [r4], #-426	; 0xfffffe56
   14db0:			; <UNDEFINED> instruction: 0x96169515
   14db4:			; <UNDEFINED> instruction: 0xf1a89313
   14db8:	tstls	r8, #112, 6	; 0xc0000001
   14dbc:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   14dc0:			; <UNDEFINED> instruction: 0x96129511
   14dc4:			; <UNDEFINED> instruction: 0x960e9510
   14dc8:			; <UNDEFINED> instruction: 0xf06f9314
   14dcc:	movwcs	r0, #2396	; 0x95c
   14dd0:	ldceq	0, cr15, [r1], {79}	; 0x4f
   14dd4:			; <UNDEFINED> instruction: 0xf7ff930a
   14dd8:	andcs	fp, r0, #56320	; 0xdc00
   14ddc:	ldrmi	r2, [r6], -r0, lsl #2
   14de0:	eorscs	r4, r8, #56, 12	; 0x3800000
   14de4:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   14de8:			; <UNDEFINED> instruction: 0xf7ee560c
   14dec:			; <UNDEFINED> instruction: 0xf858e840
   14df0:			; <UNDEFINED> instruction: 0xf1aa3c38
   14df4:	ldrls	r0, [r5, #-1028]	; 0xfffffbfc
   14df8:	tstls	r3, #23068672	; 0x1600000
   14dfc:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   14e00:	tstls	r8, #71303168	; 0x4400000
   14e04:			; <UNDEFINED> instruction: 0xf8589612
   14e08:	ldrls	r3, [r0, #-3124]	; 0xfffff3cc
   14e0c:	ldrb	r9, [fp, lr, lsl #12]
   14e10:	tstcs	r0, r8, lsr r2
   14e14:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
   14e18:			; <UNDEFINED> instruction: 0xf1a82600
   14e1c:	stmib	sp, {r3, r4, r5, r8, r9}^
   14e20:			; <UNDEFINED> instruction: 0xf1aa560c
   14e24:	tstls	r8, #33554432	; 0x2000000
   14e28:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14e2c:	ldmda	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14e30:	ldrls	r2, [r3, #-768]	; 0xfffffd00
   14e34:	ldceq	0, cr15, [r1], {79}	; 0x4f
   14e38:	ldrls	r9, [r0, #-1297]	; 0xfffffaef
   14e3c:	movwls	r2, #42241	; 0xa501
   14e40:	ldrls	r2, [r4], -r0, lsl #6
   14e44:			; <UNDEFINED> instruction: 0x960e9612
   14e48:	tstpl	r5, #3358720	; 0x334000
   14e4c:	blt	fff52e50 <backup_type@@Base+0xfff1e840>
   14e50:	mrscs	r2, R8_usr
   14e54:			; <UNDEFINED> instruction: 0x46384616
   14e58:			; <UNDEFINED> instruction: 0x460d2238
   14e5c:	strpl	lr, [ip], -sp, asr #19
   14e60:	stmda	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14e64:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   14e68:	streq	pc, [r4], #-426	; 0xfffffe56
   14e6c:			; <UNDEFINED> instruction: 0x96149513
   14e70:			; <UNDEFINED> instruction: 0xf1a89315
   14e74:	tstls	r8, #112, 6	; 0xc0000001
   14e78:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   14e7c:			; <UNDEFINED> instruction: 0x96129511
   14e80:			; <UNDEFINED> instruction: 0x960e9510
   14e84:			; <UNDEFINED> instruction: 0xf06f9316
   14e88:	movwcs	r0, #2396	; 0x95c
   14e8c:	ldceq	0, cr15, [r1], {79}	; 0x4f
   14e90:			; <UNDEFINED> instruction: 0xf7ff930a
   14e94:	andcs	fp, r0, #888832	; 0xd9000
   14e98:	ldrmi	r2, [r6], -r0, lsl #2
   14e9c:	eorscs	r4, r8, #56, 12	; 0x3800000
   14ea0:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   14ea4:			; <UNDEFINED> instruction: 0xf7ed560c
   14ea8:			; <UNDEFINED> instruction: 0xf858efe2
   14eac:			; <UNDEFINED> instruction: 0xf1aa3c38
   14eb0:	ldrls	r0, [r3, #-1028]	; 0xfffffbfc
   14eb4:	tstls	r5, #20, 12	; 0x1400000
   14eb8:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   14ebc:	tstls	r8, #71303168	; 0x4400000
   14ec0:			; <UNDEFINED> instruction: 0xf8589612
   14ec4:	ldrls	r3, [r0, #-3124]	; 0xfffff3cc
   14ec8:	ldrb	r9, [fp, lr, lsl #12]
   14ecc:	tstcs	r0, r8, lsr r2
   14ed0:			; <UNDEFINED> instruction: 0xf1aa4638
   14ed4:			; <UNDEFINED> instruction: 0xf7ed0402
   14ed8:	strbmi	lr, [r1], -sl, asr #31
   14edc:	movwcs	lr, #59505	; 0xe871
   14ee0:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14ee4:	ldceq	0, cr15, [r1], {79}	; 0x4f
   14ee8:	tstls	r8, r0
   14eec:	stmib	sp, {r8, sp}^
   14ef0:	stmib	sp, {r2, r3, r8}^
   14ef4:	movwcs	r2, #785	; 0x311
   14ef8:	tstls	r4, r3, lsl r0
   14efc:	tstls	r6, r5, lsl r0
   14f00:	tstls	lr, r0, lsl r0
   14f04:			; <UNDEFINED> instruction: 0xf7ff930a
   14f08:	eorscs	fp, r8, #651264	; 0x9f000
   14f0c:	ldrtmi	r2, [r8], -r0, lsl #2
   14f10:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14f14:	svc	0x00aaf7ed
   14f18:	ldceq	8, cr15, [r0], #-352	; 0xfffffea0
   14f1c:	stcgt	8, cr15, [ip], #-352	; 0xfffffea0
   14f20:	ldrdcs	pc, [r0], -r8
   14f24:	svcvc	0x00e0ebbc
   14f28:	ldrdcc	pc, [r4], -r8
   14f2c:	mvnvc	lr, pc, asr #20
   14f30:	cmphi	r0, #65	; 0x41	; <UNPREDICTABLE>
   14f34:			; <UNDEFINED> instruction: 0xf0414299
   14f38:	blx	fe035b3e <backup_type@@Base+0xfe00152e>
   14f3c:	stmib	sp, {r1, sl, ip, sp}^
   14f40:	ldmib	sp, {r2, r5, sl, ip, sp}^
   14f44:	tstls	r1, r4, lsr #4
   14f48:			; <UNDEFINED> instruction: 0xf1b99212
   14f4c:			; <UNDEFINED> instruction: 0xf47f0f00
   14f50:			; <UNDEFINED> instruction: 0xf1aaab80
   14f54:	andcs	r0, r0, #4, 8	; 0x4000000
   14f58:	ldrmi	r2, [r1], -r0, lsl #6
   14f5c:	eorls	pc, r8, sp, asr #17
   14f60:			; <UNDEFINED> instruction: 0xf1a8461a
   14f64:	stmib	sp, {r4, r5, r6, r8, r9}^
   14f68:	tstls	r8, #12, 4	; 0xc0000000
   14f6c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   14f70:	ldceq	0, cr15, [r1], {79}	; 0x4f
   14f74:	andsls	r9, r4, #-1073741820	; 0xc0000004
   14f78:	andsls	r9, r6, #1073741829	; 0x40000005
   14f7c:	andls	r9, lr, #16, 2
   14f80:	blt	18d2f84 <backup_type@@Base+0x189e974>
   14f84:	andeq	sp, r1, r4, lsl #19
   14f88:	andeq	r0, r0, r0, asr r2
   14f8c:	strdeq	fp, [r0], -r4
   14f90:	andeq	fp, r0, ip, ror #21
   14f94:			; <UNDEFINED> instruction: 0x0000bab6
   14f98:	ldrdeq	fp, [r0], -r2
   14f9c:			; <UNDEFINED> instruction: 0x0000b9b0
   14fa0:	andeq	fp, r0, r6, lsl #19
   14fa4:	andeq	sp, r1, ip, ror #12
   14fa8:	andeq	fp, r0, r0, lsr #15
   14fac:	andeq	fp, r0, r2, ror #14
   14fb0:	ldrdeq	fp, [r0], -lr
   14fb4:	andeq	ip, r1, r2, lsl #23
   14fb8:	andeq	sl, r0, r4, asr #14
   14fbc:	andeq	fp, r0, sl, ror #8
   14fc0:	ldrdeq	sl, [r0], -lr
   14fc4:	andeq	sl, r0, ip, lsl r6
   14fc8:	andeq	sl, r0, r6, ror #8
   14fcc:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   14fd0:	tstcs	r0, r8, lsr r2
   14fd4:			; <UNDEFINED> instruction: 0xf7ed4638
   14fd8:			; <UNDEFINED> instruction: 0xf858ef4a
   14fdc:			; <UNDEFINED> instruction: 0xf8584c38
   14fe0:			; <UNDEFINED> instruction: 0xf04fcc34
   14fe4:			; <UNDEFINED> instruction: 0xf8d80e00
   14fe8:	bl	fef1cff0 <backup_type@@Base+0xfeee89e0>
   14fec:			; <UNDEFINED> instruction: 0xf8d87fe4
   14ff0:	b	13e1008 <backup_type@@Base+0x13ac9f8>
   14ff4:			; <UNDEFINED> instruction: 0xf04171e2
   14ff8:	addsmi	r8, r9, #148, 4	; 0x40000009
   14ffc:	subshi	pc, r1, #65	; 0x41
   15000:	strcc	pc, [r2], #-2948	; 0xfffff47c
   15004:	strtcc	lr, [r2], #-2509	; 0xfffff633
   15008:	eorne	lr, r2, #3620864	; 0x374000
   1500c:	tstls	r1, r3, ror r6
   15010:	blcs	39860 <backup_type@@Base+0x5250>
   15014:	blge	792218 <backup_type@@Base+0x75dc08>
   15018:	rsbseq	pc, r0, r8, lsr #3
   1501c:	andcs	r2, r0, #0, 2
   15020:	streq	pc, [r4], #-426	; 0xfffffe56
   15024:	andne	lr, ip, #3358720	; 0x334000
   15028:			; <UNDEFINED> instruction: 0xf8cd9018
   1502c:	ldr	lr, [sp, r8, lsr #32]
   15030:	tstcs	r0, r8, lsr r2
   15034:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
   15038:			; <UNDEFINED> instruction: 0xf1a82600
   1503c:	stmib	sp, {r3, r4, r5, r8, r9}^
   15040:			; <UNDEFINED> instruction: 0xf1aa560c
   15044:	tstls	r8, #33554432	; 0x2000000
   15048:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1504c:	svc	0x000ef7ed
   15050:			; <UNDEFINED> instruction: 0xf04f2300
   15054:	movwls	r0, #44049	; 0xac11
   15058:	movwcs	r9, #5395	; 0x1513
   1505c:	tstls	r0, #20, 12	; 0x1400000
   15060:	ldrls	r2, [r5, #-768]	; 0xfffffd00
   15064:	ldrls	r9, [r1, #-1558]	; 0xfffff9ea
   15068:	movwls	r9, #58898	; 0xe612
   1506c:	stmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15070:	mrscs	r2, R8_usr
   15074:			; <UNDEFINED> instruction: 0x46384616
   15078:			; <UNDEFINED> instruction: 0x460d2238
   1507c:	strpl	lr, [ip], -sp, asr #19
   15080:	cdp	7, 15, cr15, cr4, cr13, {7}
   15084:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   15088:	streq	pc, [r4], #-426	; 0xfffffe56
   1508c:			; <UNDEFINED> instruction: 0x96149513
   15090:			; <UNDEFINED> instruction: 0xf1a89310
   15094:	tstls	r8, #112, 6	; 0xc0000001
   15098:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   1509c:			; <UNDEFINED> instruction: 0x96169515
   150a0:			; <UNDEFINED> instruction: 0x96129511
   150a4:			; <UNDEFINED> instruction: 0xf06f930e
   150a8:	movwcs	r0, #2396	; 0x95c
   150ac:	ldceq	0, cr15, [r1], {79}	; 0x4f
   150b0:			; <UNDEFINED> instruction: 0xf7ff930a
   150b4:			; <UNDEFINED> instruction: 0xf858b9c9
   150b8:	blls	198400 <backup_type@@Base+0x163df0>
   150bc:			; <UNDEFINED> instruction: 0xf8932803
   150c0:	vqadd.u8	d19, d17, d21
   150c4:	blcs	353bc <backup_type@@Base+0xdac>
   150c8:	addhi	pc, lr, #65	; 0x41
   150cc:	stfeqp	f7, [r0], #672	; 0x2a0
   150d0:	orrvc	pc, ip, #168, 10	; 0x2a000000
   150d4:			; <UNDEFINED> instruction: 0xf1aa9318
   150d8:	ldm	ip!, {r1, r3, sl}
   150dc:			; <UNDEFINED> instruction: 0xf06f000f
   150e0:			; <UNDEFINED> instruction: 0x9e06095c
   150e4:	blge	6cf64c <backup_type@@Base+0x69b03c>
   150e8:	streq	pc, [r0, #-262]!	; 0xfffffefa
   150ec:	ldm	ip, {r0, r1, r2, r3, r8, sl, lr, pc}
   150f0:			; <UNDEFINED> instruction: 0xf04f0003
   150f4:	ldmib	r8, {r1, r2, r3, sl, fp}^
   150f8:	stm	r5, {r1, r8, r9, sp}
   150fc:	stmib	r6, {r0, r1}^
   15100:	stmib	r6, {r1, r2, r3, r8, r9, fp, sp, pc}^
   15104:			; <UNDEFINED> instruction: 0xf7ff2310
   15108:			; <UNDEFINED> instruction: 0xf1aab99f
   1510c:	ldmdb	r8, {r1, r2, sl}^
   15110:	ldmib	r8, {r1, r3, r4, r8}^
   15114:			; <UNDEFINED> instruction: 0xf1a8ab02
   15118:	stcls	3, cr0, [r6, #-672]	; 0xfffffd60
   1511c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15120:	stceq	0, cr15, [lr], {79}	; 0x4f
   15124:	stmib	r5, {r3, r4, r8, r9, ip, pc}^
   15128:	stmib	r5, {r1, r2, r3, r8}^
   1512c:			; <UNDEFINED> instruction: 0xf7ffab10
   15130:	ldmdb	r8, {r0, r1, r3, r7, r8, fp, ip, sp, pc}^
   15134:	strbmi	r0, [r3], -lr, lsl #2
   15138:	ldmdbcs	r0!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}^
   1513c:	streq	pc, [r4], #-426	; 0xfffffe56
   15140:			; <UNDEFINED> instruction: 0xf06f9d06
   15144:			; <UNDEFINED> instruction: 0xf04f095c
   15148:	tstls	r8, #3328	; 0xd00
   1514c:	stmib	r5, {r0, r8, r9, sp}^
   15150:			; <UNDEFINED> instruction: 0x612a0102
   15154:	adcscc	pc, ip, r5, lsl #17
   15158:	ldmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1515c:	tstcs	r0, r6, lsl #20
   15160:	ldccc	8, cr15, [r8], #-352	; 0xfffffea0
   15164:			; <UNDEFINED> instruction: 0xf1aa2000
   15168:			; <UNDEFINED> instruction: 0xf06f0404
   1516c:	stmib	r2, {r2, r3, r4, r6, r8, fp}^
   15170:			; <UNDEFINED> instruction: 0xf04f0102
   15174:			; <UNDEFINED> instruction: 0xf1a80c0d
   15178:	tstvs	r3, r0, ror r1
   1517c:			; <UNDEFINED> instruction: 0xf7ff9118
   15180:	tstcs	r0, r3, ror #18
   15184:			; <UNDEFINED> instruction: 0x46382238
   15188:			; <UNDEFINED> instruction: 0xf1a8460d
   1518c:	tstls	r3, r8, lsr r3
   15190:			; <UNDEFINED> instruction: 0xf1aa9318
   15194:	tstls	r4, r2, lsl #8
   15198:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1519c:	cdp	7, 6, cr15, cr6, cr13, {7}
   151a0:	movwcs	r2, #513	; 0x201
   151a4:	ldceq	0, cr15, [r1], {79}	; 0x4f
   151a8:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   151ac:	ldrls	r5, [r6, #-1296]	; 0xfffffaf0
   151b0:	strls	r9, [lr, #-1298]	; 0xfffffaee
   151b4:	stmib	sp, {r1, r3, r8, sl, ip, pc}^
   151b8:			; <UNDEFINED> instruction: 0xf7ff230c
   151bc:			; <UNDEFINED> instruction: 0xf04fb945
   151c0:			; <UNDEFINED> instruction: 0xf04f32ff
   151c4:			; <UNDEFINED> instruction: 0x465433ff
   151c8:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   151cc:	ldceq	0, cr15, [r9], {79}	; 0x4f
   151d0:	rsbhi	pc, r0, sp, asr #17
   151d4:	movwcs	lr, #2503	; 0x9c7
   151d8:	ldmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   151dc:	ldmdb	r8, {r1, r2, fp, ip, pc}^
   151e0:			; <UNDEFINED> instruction: 0xf8d8120e
   151e4:	ldmib	r0, {ip, sp}^
   151e8:	stmib	sp, {r5, sl, fp, ip, sp, pc}^
   151ec:	blcs	19a9c <renameat2@@Base+0x174>
   151f0:	andne	lr, ip, #88, 18	; 0x160000
   151f4:			; <UNDEFINED> instruction: 0xbc38e9cd
   151f8:			; <UNDEFINED> instruction: 0xbc1ee9d0
   151fc:	eorne	lr, ip, #3358720	; 0x334000
   15200:	andne	lr, sl, #88, 18	; 0x160000
   15204:			; <UNDEFINED> instruction: 0xbc36e9cd
   15208:			; <UNDEFINED> instruction: 0xbc1ce9d0
   1520c:	eorne	lr, lr, #3358720	; 0x334000
   15210:	andne	lr, r8, #88, 18	; 0x160000
   15214:			; <UNDEFINED> instruction: 0xbc18e9cd
   15218:			; <UNDEFINED> instruction: 0xbc1ae9d0
   1521c:	eorsne	lr, r0, #3358720	; 0x334000
   15220:	andne	lr, r6, #88, 18	; 0x160000
   15224:			; <UNDEFINED> instruction: 0xbc28e9cd
   15228:			; <UNDEFINED> instruction: 0xbc18e9d0
   1522c:	eorsne	lr, r2, #3358720	; 0x334000
   15230:	andne	lr, r4, #88, 18	; 0x160000
   15234:	strmi	lr, [r2, #-2512]!	; 0xfffff630
   15238:			; <UNDEFINED> instruction: 0xbc3ae9cd
   1523c:	eorsne	lr, r4, #3358720	; 0x334000
   15240:	stcne	8, cr15, [r8], {88}	; 0x58
   15244:			; <UNDEFINED> instruction: 0x2090f8d0
   15248:	rsbhi	pc, r8, r1, asr #5
   1524c:	ldmdane	r2, {r1, r2, r9, sl, fp, ip, pc}^
   15250:			; <UNDEFINED> instruction: 0xbc34e9dd
   15254:	svclt	0x006c4633
   15258:	movwcs	r2, #769	; 0x301
   1525c:	tsteq	fp, r4, lsl fp
   15260:	addscs	pc, r0, r6, asr #17
   15264:	andeq	lr, ip, #87040	; 0x15400
   15268:			; <UNDEFINED> instruction: 0xbc38e9dd
   1526c:	eorsne	lr, r4, #3358720	; 0x334000
   15270:	andcs	fp, r1, #104, 30	; 0x1a0
   15274:	teqeq	r2, sp	; <illegal shifter operand>
   15278:	andcs	fp, r0, #120, 30	; 0x1e0
   1527c:	bl	6e5ed0 <backup_type@@Base+0x6b18c0>
   15280:	bl	1716288 <backup_type@@Base+0x16e1c78>
   15284:	ldmib	sp, {r0, r8, sl}^
   15288:	stmib	sp, {r1, r2, r4, r5, sl, fp, ip, sp, pc}^
   1528c:	ldmib	sp, {r1, r4, r5, r8, sl, lr}^
   15290:	svclt	0x006c4530
   15294:	andcs	r2, r0, #268435456	; 0x10000000
   15298:	bl	6e5eec <backup_type@@Base+0x6b18dc>
   1529c:	bl	17152b4 <backup_type@@Base+0x16e0ca4>
   152a0:	ldmib	sp, {r0, r2, r8}^
   152a4:	stmib	sp, {r3, r4, sl, fp, ip, sp, pc}^
   152a8:	ldmib	sp, {r4, r5, r8}^
   152ac:	svclt	0x006c012e
   152b0:	andcs	r2, r0, #268435456	; 0x10000000
   152b4:	bl	6e5f08 <backup_type@@Base+0x6b18f8>
   152b8:	bl	17162c0 <backup_type@@Base+0x16e1cb0>
   152bc:	ldmib	sp, {r0, r8, sl}^
   152c0:	stmib	sp, {r3, r5, r8}^
   152c4:	ldmib	sp, {r3, r4, r8, sl, lr}^
   152c8:	svclt	0x006c452c
   152cc:	andcs	r2, r0, #268435456	; 0x10000000
   152d0:	bl	425f24 <backup_type@@Base+0x3f1914>
   152d4:	bl	1457eec <backup_type@@Base+0x14238dc>
   152d8:	ldmib	sp, {r0, r2, sl, fp}^
   152dc:	stmib	sp, {r1, r3, r4, r5, r8, sl, lr}^
   152e0:	ldmib	sp, {r3, r5, sl, fp, ip, sp, pc}^
   152e4:	svclt	0x006cbc2a
   152e8:	andcs	r2, r0, #268435456	; 0x10000000
   152ec:	bl	525f40 <backup_type@@Base+0x4f1930>
   152f0:	ldrtmi	r0, [r2], -fp
   152f4:	tsteq	ip, r5, asr fp
   152f8:	smlawteq	sl, sp, r9, lr
   152fc:	teqeq	r2, sp	; <illegal shifter operand>
   15300:			; <UNDEFINED> instruction: 0x5634e9dd
   15304:	movwcs	fp, #8040	; 0x1f68
   15308:			; <UNDEFINED> instruction: 0xbc28e9dd
   1530c:	smlawteq	r0, r2, r9, lr
   15310:	teqeq	r0, sp	; <illegal shifter operand>
   15314:	strtpl	lr, [r2], -r2, asr #19
   15318:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   1531c:	tsteq	lr, r2, asr #19
   15320:	ldrdeq	lr, [sl, -sp]!
   15324:	ldrmi	lr, [ip, #-2498]	; 0xfffff63e
   15328:			; <UNDEFINED> instruction: 0xbc1ae9c2
   1532c:	tsteq	r8, r2, asr #19
   15330:			; <UNDEFINED> instruction: 0xf47f2b00
   15334:	bls	1bf974 <backup_type@@Base+0x18b364>
   15338:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1533c:	streq	pc, [r4], #-426	; 0xfffffe56
   15340:			; <UNDEFINED> instruction: 0xf06f9318
   15344:	movwcs	r0, #6492	; 0x195c
   15348:	ldceq	0, cr15, [r0], {79}	; 0x4f
   1534c:	addscc	pc, r9, r2, lsl #17
   15350:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15354:			; <UNDEFINED> instruction: 0xf1a89b06
   15358:			; <UNDEFINED> instruction: 0xf1030570
   1535c:	cfstrsgt	mvf0, [pc, #-128]	; 152e4 <__assert_fail@plt+0x1227c>
   15360:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   15364:	ldmdb	r8, {r0, r1}^
   15368:	rsbmi	r5, sl, #12, 12	; 0xc00000
   1536c:	andeq	lr, r3, r4, lsl #17
   15370:	bl	19bc390 <backup_type@@Base+0x1987d80>
   15374:			; <UNDEFINED> instruction: 0xf1b60346
   15378:	svclt	0x00084f00
   1537c:	stmib	r4, {r8, sl, fp, sp}^
   15380:			; <UNDEFINED> instruction: 0xf43f230e
   15384:	ldmib	r8, {r1, r2, r5, r6, r8, fp, sp, pc}^
   15388:	subsmi	r2, r0, #134217728	; 0x8000000
   1538c:	cmpeq	r3, r3, ror #22
   15390:	svcmi	0x0000f1b3
   15394:	bcs	44fbc <backup_type@@Base+0x109ac>
   15398:	tsteq	r0, r4, asr #19
   1539c:	ldmdbge	r9, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   153a0:			; <UNDEFINED> instruction: 0x03a8f1a8
   153a4:	streq	pc, [r6], #-426	; 0xfffffe56
   153a8:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   153ac:	stceq	0, cr15, [pc], {79}	; 0x4f
   153b0:			; <UNDEFINED> instruction: 0xf7ff9318
   153b4:	andcs	fp, r0, #4784128	; 0x490000
   153b8:	ldrmi	r2, [r6], -r0, lsl #2
   153bc:	eorscs	r4, r8, #56, 12	; 0x3800000
   153c0:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   153c4:			; <UNDEFINED> instruction: 0xf7ed560c
   153c8:			; <UNDEFINED> instruction: 0xf858ed52
   153cc:			; <UNDEFINED> instruction: 0xf1aa3c38
   153d0:	ldrls	r0, [r3, #-1028]	; 0xfffffbfc
   153d4:	tstls	r0, #20, 12	; 0x1400000
   153d8:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   153dc:	tstls	r8, #88080384	; 0x5400000
   153e0:			; <UNDEFINED> instruction: 0xf8589616
   153e4:	ldrls	r3, [r1, #-3124]	; 0xfffff3cc
   153e8:			; <UNDEFINED> instruction: 0xe65b9612
   153ec:	andcs	r2, r0, #0, 2
   153f0:	movwcs	r4, #1544	; 0x608
   153f4:	cmnvs	fp, #17825792	; 0x1100000
   153f8:	eorseq	pc, r8, #168, 2	; 0x2a
   153fc:	andsls	r9, r8, #671088640	; 0x28000000
   15400:	andcs	r2, r1, #0, 6
   15404:	streq	pc, [r2], #-426	; 0xfffffe56
   15408:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1540c:	ldceq	0, cr15, [r1], {79}	; 0x4f
   15410:	smlabteq	ip, sp, r9, lr
   15414:	tstls	r4, r3, lsl r0
   15418:	tstls	r6, r5, lsl r0
   1541c:	tstls	r2, r1, lsl r0
   15420:	tstls	lr, r0, lsl r0
   15424:	movwcs	lr, #2503	; 0x9c7
   15428:	stmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1542c:	movwcs	lr, #51544	; 0xc958
   15430:	strcs	r2, [r0], -r0, lsl #10
   15434:			; <UNDEFINED> instruction: 0xf1a82100
   15438:			; <UNDEFINED> instruction: 0xf1aa0070
   1543c:			; <UNDEFINED> instruction: 0xf06f0404
   15440:			; <UNDEFINED> instruction: 0xf04f095c
   15444:	stmib	sp, {r0, r4, sl, fp}^
   15448:	andsls	r5, r8, ip, lsl #12
   1544c:	stmib	r7, {r0, r1, r4, r8, sl, ip, pc}^
   15450:	ldrls	r2, [r4], -r0, lsl #6
   15454:			; <UNDEFINED> instruction: 0x96169515
   15458:			; <UNDEFINED> instruction: 0x96129511
   1545c:			; <UNDEFINED> instruction: 0x960e9510
   15460:	tstls	sl, r9, ror r3
   15464:	svclt	0x00f0f7fe
   15468:	movwcs	lr, #59736	; 0xe958
   1546c:	stcls	7, cr14, [r6], {224}	; 0xe0
   15470:	ldmdb	r8, {r1, r2, r6, r7, r9, sl, lr}^
   15474:			; <UNDEFINED> instruction: 0xf1a8bc1a
   15478:	ldm	lr!, {r3, r5, r7, r8, sl}
   1547c:	cps	#15
   15480:	strtls	r0, [r8], #-1568	; 0xfffff9e0
   15484:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15488:			; <UNDEFINED> instruction: 0xbc10e9c4
   1548c:	streq	pc, [r6], #-426	; 0xfffffe56
   15490:			; <UNDEFINED> instruction: 0xf04f9518
   15494:	ldmdb	r8, {r1, r2, r3, sl, fp}^
   15498:	vstmdbls	r8!, {d10-d16}
   1549c:	blge	3cfbb8 <backup_type@@Base+0x39b5a8>
   154a0:	ldm	lr, {r0, r1, r2, r3, r9, sl, lr, pc}
   154a4:	stm	r6, {r0, r1}
   154a8:			; <UNDEFINED> instruction: 0xf7fe0003
   154ac:	strbmi	fp, [r3], -sp, asr #31
   154b0:	ldmda	r3!, {r1, r2, r8, sl, fp, ip, pc}^
   154b4:			; <UNDEFINED> instruction: 0xf1aabc1c
   154b8:	ldmdb	r8, {r2, sl}^
   154bc:			; <UNDEFINED> instruction: 0xf06f010c
   154c0:	stmib	r5, {r2, r3, r4, r6, r8, fp}^
   154c4:			; <UNDEFINED> instruction: 0xf04fbc0e
   154c8:	tstls	r8, #3584	; 0xe00
   154cc:	tsteq	r0, r5, asr #19
   154d0:	svclt	0x00baf7fe
   154d4:	strbmi	r9, [r6], r6, lsl #24
   154d8:			; <UNDEFINED> instruction: 0xbc2ae958
   154dc:	strbeq	pc, [r0, #424]!	; 0x1a8	; <UNPREDICTABLE>
   154e0:			; <UNDEFINED> instruction: 0x000fe8be
   154e4:	strteq	pc, [r0], -r4, lsl #2
   154e8:			; <UNDEFINED> instruction: 0xf06f9428
   154ec:	stmib	r4, {r2, r3, r4, r6, r8, fp}^
   154f0:			; <UNDEFINED> instruction: 0xf1aabc0e
   154f4:	ldrls	r0, [r8, #-1032]	; 0xfffffbf8
   154f8:	stceq	0, cr15, [lr], {79}	; 0x4f
   154fc:	blge	6cfa64 <backup_type@@Base+0x69b454>
   15500:	stmib	r5, {r3, r5, r8, sl, fp, ip, pc}^
   15504:			; <UNDEFINED> instruction: 0xc60fab10
   15508:	muleq	r3, lr, r8
   1550c:	andeq	lr, r3, r6, lsl #17
   15510:	svclt	0x009af7fe
   15514:	streq	pc, [r4], #-426	; 0xfffffe56
   15518:	tsteq	lr, r8, asr r9
   1551c:	blge	cfc84 <backup_type@@Base+0x9b674>
   15520:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   15524:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   15528:			; <UNDEFINED> instruction: 0xf04f230c
   1552c:	cfsh32ls	mvfx4, mvfx6, #0
   15530:			; <UNDEFINED> instruction: 0xf1d22400
   15534:	ldmdb	r8, {r8, r9, fp}^
   15538:	bl	18d59b0 <backup_type@@Base+0x18a13a0>
   1553c:	adcmi	r0, fp, #17152	; 0x4300
   15540:	adcmi	fp, r2, #8, 30
   15544:			; <UNDEFINED> instruction: 0xbc10e9c6
   15548:	smlabteq	lr, r6, r9, lr
   1554c:	stmge	r1, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   15550:	movwcs	lr, #10712	; 0x29d8
   15554:	bl	18e5e9c <backup_type@@Base+0x18b188c>
   15558:	adcmi	r0, fp, #-1073741808	; 0xc0000010
   1555c:	adcmi	fp, r2, #8, 30
   15560:	smlabteq	sl, r6, r9, lr
   15564:	ldmdage	r5!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   15568:			; <UNDEFINED> instruction: 0x3010f8d8
   1556c:	adceq	pc, r8, #168, 2	; 0x2a
   15570:	streq	pc, [r6], #-426	; 0xfffffe56
   15574:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15578:	stceq	0, cr15, [lr], {79}	; 0x4f
   1557c:	teqvs	r3, #24, 4	; 0x80000001
   15580:	svclt	0x0062f7fe
   15584:	movwcs	lr, #10712	; 0x29d8
   15588:	subsmi	r9, r0, #6, 28	; 0x60
   1558c:			; <UNDEFINED> instruction: 0xbc1ae958
   15590:	cmpeq	r3, r3, ror #22
   15594:	svcmi	0x0000f1b3
   15598:	smlabteq	sl, r6, r9, lr
   1559c:	bcs	451c4 <backup_type@@Base+0x10bb4>
   155a0:	tsteq	lr, r8, asr r9
   155a4:			; <UNDEFINED> instruction: 0xbc10e9c6
   155a8:	smlabteq	lr, r6, r9, lr
   155ac:	ldmdage	r1, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   155b0:			; <UNDEFINED> instruction: 0x3010f8d8
   155b4:	adceq	pc, r8, #168, 2	; 0x2a
   155b8:	streq	pc, [r6], #-426	; 0xfffffe56
   155bc:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   155c0:	stceq	0, cr15, [lr], {79}	; 0x4f
   155c4:	teqvs	r3, #24, 4	; 0x80000001
   155c8:	svclt	0x003ef7fe
   155cc:	tstcs	r0, r8, lsr r2
   155d0:			; <UNDEFINED> instruction: 0xf1aa4638
   155d4:			; <UNDEFINED> instruction: 0xf7ed0402
   155d8:	strbmi	lr, [r1], -sl, asr #24
   155dc:	movwcs	lr, #59505	; 0xe871
   155e0:			; <UNDEFINED> instruction: 0xf06f2000
   155e4:			; <UNDEFINED> instruction: 0xf04f095c
   155e8:	tstls	r8, r3, lsl ip
   155ec:	stmib	sp, {r8, sp}^
   155f0:	ldrbt	r0, [lr], #-268	; 0xfffffef4
   155f4:	eorscs	r2, r8, #0, 2
   155f8:			; <UNDEFINED> instruction: 0x460d4638
   155fc:			; <UNDEFINED> instruction: 0xf1aa9113
   15600:	tstls	r4, r4, lsl #8
   15604:	ldc	7, cr15, [r2], #-948	; 0xfffffc4c
   15608:	movwcs	lr, #51544	; 0xc958
   1560c:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15610:	ldceq	0, cr15, [r2], {79}	; 0x4f
   15614:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
   15618:	stmib	sp, {r4, r8, sl, ip, lr}^
   1561c:			; <UNDEFINED> instruction: 0xf1a8230c
   15620:	ldrls	r0, [r6, #-880]	; 0xfffffc90
   15624:	strls	r9, [lr, #-1298]	; 0xfffffaee
   15628:	strls	r9, [sl, #-792]	; 0xfffffce8
   1562c:	svclt	0x000cf7fe
   15630:	mrscs	r2, R8_usr
   15634:			; <UNDEFINED> instruction: 0x46384616
   15638:			; <UNDEFINED> instruction: 0x460d2238
   1563c:	strpl	lr, [ip], -sp, asr #19
   15640:	ldc	7, cr15, [r4], {237}	; 0xed
   15644:	ldccc	8, cr15, [r0], #-352	; 0xfffffea0
   15648:	streq	pc, [r4], #-426	; 0xfffffe56
   1564c:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15650:	ldceq	0, cr15, [r2], {79}	; 0x4f
   15654:	tstls	r3, #88080384	; 0x5400000
   15658:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1565c:			; <UNDEFINED> instruction: 0xf8589318
   15660:	ldrls	r3, [r6], -ip, lsr #24
   15664:	tstls	r4, #71303168	; 0x4400000
   15668:	ldrls	r2, [r2], -r0, lsl #6
   1566c:			; <UNDEFINED> instruction: 0x960e9510
   15670:			; <UNDEFINED> instruction: 0xf7fe930a
   15674:	andcs	fp, r0, #3728	; 0xe90
   15678:	ldrmi	r2, [r6], -r0, lsl #2
   1567c:	eorscs	r4, r8, #56, 12	; 0x3800000
   15680:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   15684:			; <UNDEFINED> instruction: 0xf7ed560c
   15688:			; <UNDEFINED> instruction: 0xf858ebf2
   1568c:			; <UNDEFINED> instruction: 0xf1aa3c30
   15690:			; <UNDEFINED> instruction: 0xf04f0404
   15694:			; <UNDEFINED> instruction: 0xf04f093c
   15698:	ldrls	r0, [r3, #-3090]	; 0xfffff3ee
   1569c:			; <UNDEFINED> instruction: 0xf1a89315
   156a0:	tstls	r8, #112, 6	; 0xc0000001
   156a4:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   156a8:	ldrls	r9, [r1, #-1556]	; 0xfffff9ec
   156ac:	movwcs	r9, #790	; 0x316
   156b0:	ldrls	r9, [r0, #-1554]	; 0xfffff9ee
   156b4:	movwls	r9, #42510	; 0xa60e
   156b8:	mcrlt	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   156bc:	tstcs	r0, r8, lsr r2
   156c0:			; <UNDEFINED> instruction: 0xf04f4638
   156c4:			; <UNDEFINED> instruction: 0xf7ed0900
   156c8:			; <UNDEFINED> instruction: 0xf858ebd2
   156cc:			; <UNDEFINED> instruction: 0xf8580c30
   156d0:			; <UNDEFINED> instruction: 0xf8d8cc2c
   156d4:	bl	fef1d6dc <backup_type@@Base+0xfeee90cc>
   156d8:			; <UNDEFINED> instruction: 0xf8d87fe0
   156dc:	b	13e16f4 <backup_type@@Base+0x13ad0e4>
   156e0:			; <UNDEFINED> instruction: 0xf04071e2
   156e4:	addsmi	r8, r9, #212, 12	; 0xd400000
   156e8:	ldrhi	pc, [pc], r0, asr #32
   156ec:	strcc	pc, [r2], #-2944	; 0xfffff480
   156f0:	strtcc	lr, [r6], #-2509	; 0xfffff633
   156f4:	eorne	lr, r6, #3620864	; 0x374000
   156f8:	andsls	r9, r2, #1073741828	; 0x40000004
   156fc:	svceq	0x0000f1b9
   15700:	svcge	0x00a7f47e
   15704:	movwcs	r2, #512	; 0x200
   15708:			; <UNDEFINED> instruction: 0xf8cd4611
   1570c:	ldrmi	r9, [sl], -r8, lsr #32
   15710:	streq	pc, [r4], #-426	; 0xfffffe56
   15714:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   15718:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1571c:	ldceq	0, cr15, [r2], {79}	; 0x4f
   15720:	andne	lr, ip, #3358720	; 0x334000
   15724:	tstls	r3, r8, lsl r3
   15728:	tstls	r5, r4, lsl r2
   1572c:	tstls	r0, r6, lsl r2
   15730:			; <UNDEFINED> instruction: 0xf7fe920e
   15734:	andcs	fp, r0, #2192	; 0x890
   15738:	ldrmi	r2, [r6], -r0, lsl #2
   1573c:	eorscs	r4, r8, #56, 12	; 0x3800000
   15740:	stmib	sp, {r0, r2, r3, r9, sl, lr}^
   15744:			; <UNDEFINED> instruction: 0xf7ed560c
   15748:			; <UNDEFINED> instruction: 0xf858eb92
   1574c:			; <UNDEFINED> instruction: 0xf1aa3c30
   15750:			; <UNDEFINED> instruction: 0xf04f0404
   15754:			; <UNDEFINED> instruction: 0xf04f093c
   15758:	ldrls	r0, [r3, #-3090]	; 0xfffff3ee
   1575c:			; <UNDEFINED> instruction: 0xf1a89310
   15760:	tstls	r8, #112, 6	; 0xc0000001
   15764:	stccc	8, cr15, [ip], #-352	; 0xfffffea0
   15768:	ldrls	r9, [r5, #-1556]	; 0xfffff9ec
   1576c:	movwcs	r9, #782	; 0x30e
   15770:	ldrls	r9, [r1, #-1558]	; 0xfffff9ea
   15774:	movwls	r9, #42514	; 0xa612
   15778:	mcrlt	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   1577c:	movwcs	lr, #51544	; 0xc958
   15780:	strcs	r2, [r0], -r0, lsl #10
   15784:			; <UNDEFINED> instruction: 0xf1a82100
   15788:			; <UNDEFINED> instruction: 0xf1aa0070
   1578c:			; <UNDEFINED> instruction: 0xf04f0404
   15790:			; <UNDEFINED> instruction: 0xf04f093c
   15794:	stmib	sp, {r1, r4, sl, fp}^
   15798:	andsls	r5, r8, ip, lsl #12
   1579c:	stmib	r7, {r0, r1, r4, r8, sl, ip, pc}^
   157a0:	ldrls	r2, [r4], -r0, lsl #6
   157a4:			; <UNDEFINED> instruction: 0x96169515
   157a8:			; <UNDEFINED> instruction: 0x96129511
   157ac:			; <UNDEFINED> instruction: 0x960e9510
   157b0:	tstls	sl, r9, ror r3
   157b4:	mcrlt	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   157b8:	tsteq	ip, r8, asr r9
   157bc:	ldrt	r4, [fp], #1603	; 0x643
   157c0:	andcc	lr, r2, #216, 18	; 0x360000
   157c4:	tstmi	r0, r3, lsl r1	; <UNPREDICTABLE>
   157c8:			; <UNDEFINED> instruction: 0xf1429142
   157cc:	subls	r0, r3, #0, 4
   157d0:	subne	lr, r2, #3620864	; 0x374000
   157d4:	svclt	0x00082a01
   157d8:			; <UNDEFINED> instruction: 0xf4be2900
   157dc:	eorsvs	sl, fp, sl, lsr pc
   157e0:	streq	pc, [r2], #-426	; 0xfffffe56
   157e4:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   157e8:	ldmdbeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   157ec:			; <UNDEFINED> instruction: 0xf04f9318
   157f0:	movwcs	r0, #3094	; 0xc16
   157f4:			; <UNDEFINED> instruction: 0xf7fe607b
   157f8:	blls	1c509c <backup_type@@Base+0x190a8c>
   157fc:	eorseq	pc, r8, #168, 2	; 0x2a
   15800:			; <UNDEFINED> instruction: 0xf1aa9218
   15804:			; <UNDEFINED> instruction: 0xf8930402
   15808:			; <UNDEFINED> instruction: 0x461810b5
   1580c:	ldrdcs	pc, [ip], r3	; <UNPREDICTABLE>
   15810:			; <UNDEFINED> instruction: 0x309cf8d3
   15814:			; <UNDEFINED> instruction: 0xf8c03201
   15818:	movwcc	r2, #4268	; 0x10ac
   1581c:	addscc	pc, ip, r0, asr #17
   15820:			; <UNDEFINED> instruction: 0xf0002900
   15824:	strmi	r8, [r1], -r6, ror #8
   15828:	ldcleq	8, cr15, [r0, #-892]!	; 0xfffffc84
   1582c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15830:			; <UNDEFINED> instruction: 0xf7fe4478
   15834:			; <UNDEFINED> instruction: 0xf04ffbf5
   15838:			; <UNDEFINED> instruction: 0xf7fe0c04
   1583c:	bls	1c5058 <backup_type@@Base+0x190a48>
   15840:	ldrbteq	pc, [r0], -r8, lsr #3	; <UNPREDICTABLE>
   15844:	muleq	r3, r8, r8
   15848:	streq	pc, [r4], #-426	; 0xfffffe56
   1584c:	cmpeq	r8, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   15850:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15854:			; <UNDEFINED> instruction: 0xf8924615
   15858:			; <UNDEFINED> instruction: 0xf04f20b5
   1585c:	stm	r3, {r1, sl, fp}
   15860:	ldrls	r0, [r8], -r3
   15864:	strtmi	r2, [r9], -r1, lsl #6
   15868:	addscc	pc, r8, r5, lsl #17
   1586c:			; <UNDEFINED> instruction: 0xf43e2a00
   15870:			; <UNDEFINED> instruction: 0xf8dfadeb
   15874:			; <UNDEFINED> instruction: 0xf06f0d2c
   15878:	ldrbtmi	r0, [r8], #-2396	; 0xfffff6a4
   1587c:	blx	ff45387e <backup_type@@Base+0xff41f26e>
   15880:	stceq	0, cr15, [r2], {79}	; 0x4f
   15884:	stcllt	7, cr15, [r0, #1016]!	; 0x3f8
   15888:	andcc	lr, r2, #216, 18	; 0x360000
   1588c:	tstmi	r0, r3, lsl r1	; <UNPREDICTABLE>
   15890:			; <UNDEFINED> instruction: 0xf1429140
   15894:	subls	r0, r1, #0, 4
   15898:	subne	lr, r0, #3620864	; 0x374000
   1589c:	svclt	0x00082a01
   158a0:			; <UNDEFINED> instruction: 0xf4be2900
   158a4:	ldrsbtvs	sl, [fp], -r6
   158a8:	streq	pc, [r2], #-426	; 0xfffffe56
   158ac:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   158b0:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   158b4:			; <UNDEFINED> instruction: 0xf04f9318
   158b8:	movwcs	r0, #3093	; 0xc15
   158bc:			; <UNDEFINED> instruction: 0xf7fe607b
   158c0:			; <UNDEFINED> instruction: 0xf1a8bdc3
   158c4:	stcls	3, cr0, [r6], {48}	; 0x30
   158c8:	stm	sp, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   158cc:	strtmi	r0, [r0], -pc
   158d0:	movwcs	lr, #59736	; 0xe958
   158d4:			; <UNDEFINED> instruction: 0xf878f7fe
   158d8:			; <UNDEFINED> instruction: 0x0090f8d4
   158dc:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   158e0:			; <UNDEFINED> instruction: 0x2322e9d4
   158e4:	ldmib	r8, {r6, fp, ip}^
   158e8:	svclt	0x006cbc0a
   158ec:	tstcs	r0, r1, lsl #2
   158f0:	streq	lr, [fp, #-2834]	; 0xfffff4ee
   158f4:			; <UNDEFINED> instruction: 0x060ceb53
   158f8:			; <UNDEFINED> instruction: 0x2320e9d4
   158fc:	ldrpl	lr, [r8], -sp, asr #19
   15900:			; <UNDEFINED> instruction: 0x5608e9d8
   15904:			; <UNDEFINED> instruction: 0xf04fbf6c
   15908:			; <UNDEFINED> instruction: 0xf04f0e01
   1590c:	bl	499114 <backup_type@@Base+0x464b04>
   15910:	strtmi	r0, [r2], -r5, lsl #22
   15914:			; <UNDEFINED> instruction: 0x0c06eb53
   15918:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   1591c:	ldmib	r4, {r3, r5, sl, fp, ip, sp, pc}^
   15920:	svclt	0x0068451e
   15924:	ldmib	r8, {r0, r8, r9, sp}^
   15928:	svclt	0x0078bc06
   1592c:			; <UNDEFINED> instruction: 0xf8c22300
   15930:	b	1055b78 <backup_type@@Base+0x1021568>
   15934:	b	1055d74 <backup_type@@Base+0x1021764>
   15938:	bl	51714c <backup_type@@Base+0x4e2b3c>
   1593c:	ldrmi	r0, [r3], -fp, lsl #2
   15940:	andeq	lr, ip, #87040	; 0x15400
   15944:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   15948:			; <UNDEFINED> instruction: 0xbc04e9d8
   1594c:	eorne	lr, sl, #3358720	; 0x334000
   15950:	ldmib	r3, {r1, r3, r4, r9, sl, lr}^
   15954:	stmib	r3, {r2, r3, r4, r8}^
   15958:	svclt	0x006c4522
   1595c:	movwcs	r2, #769	; 0x301
   15960:	streq	lr, [fp], #-2832	; 0xfffff4f0
   15964:	streq	lr, [ip, #-2897]	; 0xfffff4af
   15968:			; <UNDEFINED> instruction: 0xbc28e9dd
   1596c:	tsteq	r3, r6, asr #20
   15970:	ldrmi	lr, [r8, #-2509]	; 0xfffff633
   15974:	movwcs	fp, #8044	; 0x1f6c
   15978:	stmib	r2, {r8, r9, sp}^
   1597c:	tstmi	r9, #32, 24	; 0x2000
   15980:			; <UNDEFINED> instruction: 0xbc1ae9d2
   15984:			; <UNDEFINED> instruction: 0x465b4610
   15988:	ldmib	sp, {r2, r5, r6, r9, sl, lr}^
   1598c:	stmib	r2, {r1, r3, r5, sl, fp, ip, sp, pc}^
   15990:	ssatmi	fp, #5, lr, lsl #24
   15994:	strmi	lr, [r2, #-2520]	; 0xfffff628
   15998:	bl	171be08 <backup_type@@Base+0x16e77f8>
   1599c:	ldmib	sp, {r0, r2, r8, r9}^
   159a0:	ldmib	r0, {r3, r4, r8, sl, lr}^
   159a4:	stmib	r0, {r3, r4, sl, fp, ip, sp, pc}^
   159a8:	ldmib	r8, {r1, r3, r4, r8, r9, sp}^
   159ac:	stmib	r0, {r8, r9, sp}^
   159b0:	svclt	0x006c451c
   159b4:	strcs	r2, [r0], #-1025	; 0xfffffbff
   159b8:	bl	6e71d4 <backup_type@@Base+0x6b2bc4>
   159bc:	b	11159cc <backup_type@@Base+0x10e13bc>
   159c0:	bl	17169cc <backup_type@@Base+0x16e23bc>
   159c4:	stmib	r5, {r0, r1, r8}^
   159c8:	svclt	0x00680118
   159cc:	cfstrscs	mvf2, [r0], {1}
   159d0:	mrcge	4, 1, APSR_nzcv, cr15, cr14, {3}
   159d4:	cmneq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
   159d8:	streq	pc, [r4], #-426	; 0xfffffe56
   159dc:			; <UNDEFINED> instruction: 0xf06f9318
   159e0:	movwcs	r0, #6492	; 0x195c
   159e4:	ldceq	0, cr15, [r8], {79}	; 0x4f
   159e8:	addscc	pc, r9, r5, lsl #17
   159ec:	stclt	7, cr15, [ip, #-1016]!	; 0xfffffc08
   159f0:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
   159f4:	eorseq	pc, r8, #168, 2	; 0x2a
   159f8:			; <UNDEFINED> instruction: 0xf1aa9218
   159fc:	blgt	3d6a0c <backup_type@@Base+0x3a23fc>
   15a00:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15a04:	andeq	lr, pc, sp, lsl #17
   15a08:	ldm	r8, {r1, r2, fp, ip, pc}
   15a0c:			; <UNDEFINED> instruction: 0xf7fd000c
   15a10:			; <UNDEFINED> instruction: 0xf04fffdb
   15a14:			; <UNDEFINED> instruction: 0xf7fe0c17
   15a18:	mcrls	13, 0, fp, cr6, cr7, {0}
   15a1c:	cdpcs	2, 7, cr15, cr0, cr6, {2}
   15a20:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
   15a24:			; <UNDEFINED> instruction: 0x0090f8d6
   15a28:	strmi	lr, [r2, #-2518]!	; 0xfffff62a
   15a2c:	ldrtmi	r1, [r3], -r0, asr #17
   15a30:	svclt	0x006c4621
   15a34:	movwcs	r2, #769	; 0x301
   15a38:	ldmib	r8, {r3, r4, r8, r9, ip, pc}^
   15a3c:	bl	462a6c <backup_type@@Base+0x42e45c>
   15a40:	ldmib	r6, {r0, r1, r8, r9, fp}^
   15a44:	bl	155a2cc <backup_type@@Base+0x1525cbc>
   15a48:	ldmib	r8, {r2, sl, fp}^
   15a4c:	stmib	sp, {r3, sl, ip, sp}^
   15a50:	svclt	0x006cbc28
   15a54:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15a58:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15a5c:	blls	61bd98 <backup_type@@Base+0x5e7788>
   15a60:			; <UNDEFINED> instruction: 0x0604eb52
   15a64:	b	10fca84 <backup_type@@Base+0x10c8474>
   15a68:	ldmib	r8, {r0, r3, r8}^
   15a6c:	stmib	sp, {r1, r2, sl, fp, ip, sp, pc}^
   15a70:	ldmib	r4, {r1, r3, r5, r9, sl, ip, lr}^
   15a74:			; <UNDEFINED> instruction: 0xf8c4231e
   15a78:			; <UNDEFINED> instruction: 0x461e0090
   15a7c:	svclt	0x006c4615
   15a80:	movwcs	r2, #769	; 0x301
   15a84:	stmdbeq	r3, {r0, r6, r9, fp, sp, lr, pc}
   15a88:	tsteq	fp, r5, lsl fp
   15a8c:	andeq	lr, ip, #88064	; 0x15800
   15a90:			; <UNDEFINED> instruction: 0x562ae9dd
   15a94:	andsne	lr, r8, #3358720	; 0x334000
   15a98:	ldmib	sp, {r0, r1, r5, r9, sl, lr}^
   15a9c:	ldrmi	r1, [r8], -r8, lsr #4
   15aa0:			; <UNDEFINED> instruction: 0xbc1ce9d0
   15aa4:	eorne	lr, r2, #3194880	; 0x30c000
   15aa8:	movwcs	fp, #8040	; 0x1f68
   15aac:	strtpl	lr, [r0], -r0, asr #19
   15ab0:	movwcs	fp, #3960	; 0xf78
   15ab4:	stmdbeq	r3, {r0, r3, r6, r9, fp, sp, lr, pc}
   15ab8:	ldmib	r8, {r0, r1, r9, sl, lr}^
   15abc:	bl	6d5ed4 <backup_type@@Base+0x6a18c4>
   15ac0:	ldrmi	r0, [r8], -r0, lsl #8
   15ac4:	streq	lr, [r1, #-2908]	; 0xfffff4a4
   15ac8:			; <UNDEFINED> instruction: 0xbc1ae9d3
   15acc:	tstcs	r8, #3620864	; 0x374000
   15ad0:	strmi	lr, [r8, #-2509]!	; 0xfffff633
   15ad4:	strmi	lr, [r2, #-2520]	; 0xfffff628
   15ad8:	tstcs	lr, #192, 18	; 0x300000
   15adc:	movwcs	fp, #8044	; 0x1f6c
   15ae0:	bl	6de6e8 <backup_type@@Base+0x6aa0d8>
   15ae4:	bl	1715efc <backup_type@@Base+0x16e18ec>
   15ae8:	ldmib	r0, {r0, r2, r9}^
   15aec:	pkhbtmi	r4, fp, r8, lsl #10
   15af0:	tsteq	r3, r9, asr #20
   15af4:	svclt	0x006c4694
   15af8:	movwcs	r2, #769	; 0x301
   15afc:	streq	lr, [r3], -r1, asr #20
   15b00:	eorne	lr, r8, #3620864	; 0x374000
   15b04:			; <UNDEFINED> instruction: 0xbc1ae9c0
   15b08:	andsne	lr, ip, #192, 18	; 0x300000
   15b0c:	andne	lr, r0, #216, 18	; 0x360000
   15b10:	ands	pc, r8, r0, asr #17
   15b14:	cmpmi	r5, r4, ror #16
   15b18:	ldrmi	lr, [r8, #-2496]	; 0xfffff640
   15b1c:	shsub16mi	fp, r1, r4
   15b20:	stmdbcs	r0, {r0, r8, sp}
   15b24:	cfldrsge	mvf15, [r5, #504]	; 0x1f8
   15b28:	umlalscc	pc, r5, r0, r8	; <UNPREDICTABLE>
   15b2c:	rsbseq	pc, r0, #168, 2	; 0x2a
   15b30:	streq	pc, [r4], #-426	; 0xfffffe56
   15b34:			; <UNDEFINED> instruction: 0x46019218
   15b38:			; <UNDEFINED> instruction: 0xf8802201
   15b3c:	blcs	1dda8 <_IO_stdin_used@@Base+0x1e0c>
   15b40:	cmnhi	r7, #0	; <UNPREDICTABLE>
   15b44:	beq	1753ec8 <backup_type@@Base+0x171f8b8>
   15b48:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15b4c:			; <UNDEFINED> instruction: 0xf7fe4478
   15b50:			; <UNDEFINED> instruction: 0xf04ff91d
   15b54:			; <UNDEFINED> instruction: 0xf7fe0c0c
   15b58:	bls	1c4d3c <backup_type@@Base+0x19072c>
   15b5c:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   15b60:			; <UNDEFINED> instruction: 0x0090f8d2
   15b64:	ldmib	r2, {r2, r4, r9, sl, lr}^
   15b68:	bl	41e7f8 <backup_type@@Base+0x3ea1e8>
   15b6c:	ldmib	r8, {r0, r9, sl, fp}^
   15b70:			; <UNDEFINED> instruction: 0xf8c4010a
   15b74:	svclt	0x006ce090
   15b78:	stceq	0, cr15, [r1], {79}	; 0x4f
   15b7c:	stceq	0, cr15, [r0], {79}	; 0x4f
   15b80:	bl	14dbbdc <backup_type@@Base+0x14a75cc>
   15b84:	ldmib	r4, {r0, r9, sl}^
   15b88:	stmib	sp, {r5, r8, r9, sp}^
   15b8c:	ldmib	r8, {r1, r2, r9, sl, ip, lr}^
   15b90:	svclt	0x006c5608
   15b94:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15b98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15b9c:	bl	14dc0e4 <backup_type@@Base+0x14a7ad4>
   15ba0:	stmib	sp, {r1, r2, r8}^
   15ba4:	b	131600c <backup_type@@Base+0x12e19fc>
   15ba8:	ldmib	r4, {r0, r3, r8}^
   15bac:			; <UNDEFINED> instruction: 0x4620561e
   15bb0:	svclt	0x006c4623
   15bb4:	movwcs	r2, #769	; 0x301
   15bb8:	stmdbeq	r3, {r0, r6, r9, fp, sp, lr, pc}
   15bbc:	strcc	lr, [r6], #-2520	; 0xfffff628
   15bc0:	strmi	r1, [r3], -r9, ror #17
   15bc4:	andeq	lr, r4, #88064	; 0x15800
   15bc8:			; <UNDEFINED> instruction: 0x561ce9d0
   15bcc:	eorne	lr, r8, #3358720	; 0x334000
   15bd0:	ldmib	sp, {r1, r9, sl, lr}^
   15bd4:	svclt	0x006c0106
   15bd8:	movwcs	r2, #769	; 0x301
   15bdc:	smlawteq	r2, r2, r9, lr
   15be0:	ldrdeq	lr, [r4, -r8]
   15be4:	bleq	50840 <backup_type@@Base+0x1c230>
   15be8:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   15bec:			; <UNDEFINED> instruction: 0x0c01eb56
   15bf0:	b	1267438 <backup_type@@Base+0x1232e28>
   15bf4:	andls	r0, r6, r3, lsl #2
   15bf8:	strmi	lr, [r0, #-2498]!	; 0xfffff63e
   15bfc:	movwcs	fp, #8040	; 0x1f68
   15c00:	strmi	lr, [r8, #-2525]!	; 0xfffff623
   15c04:	movwcs	fp, #3960	; 0xf78
   15c08:	vmlseq.f32	s28, s6, s2
   15c0c:	tstcs	sl, #3440640	; 0x348000
   15c10:	ldrmi	lr, [lr, #-2496]	; 0xfffff640
   15c14:	ldrdeq	lr, [r2, -r8]
   15c18:	bls	19bc74 <backup_type@@Base+0x167664>
   15c1c:			; <UNDEFINED> instruction: 0x0601eb53
   15c20:	stmib	r2, {r4, r9, sl, lr}^
   15c24:	svclt	0x006cbc1c
   15c28:	movwcs	r2, #769	; 0x301
   15c2c:			; <UNDEFINED> instruction: 0x0c03ea4e
   15c30:	tstcs	r8, #3440640	; 0x348000
   15c34:	ldrpl	lr, [sl], -r0, asr #19
   15c38:	ldrdeq	lr, [r0, -r8]
   15c3c:	bls	19bc94 <backup_type@@Base+0x167684>
   15c40:	streq	lr, [r1, #-2899]	; 0xfffff4ad
   15c44:	ldccc	8, cr15, [r8], #-352	; 0xfffffea0
   15c48:	uqsub16mi	fp, r1, r4
   15c4c:	stmib	r2, {r0, r8, sp}^
   15c50:			; <UNDEFINED> instruction: 0x46104518
   15c54:	stmdbcs	r0, {r0, r1, r4, r7, r8, sp, lr}
   15c58:	cfldrdge	mvd15, [fp], #504	; 0x1f8
   15c5c:	umlalscc	pc, r5, r2, r8	; <UNPREDICTABLE>
   15c60:			; <UNDEFINED> instruction: 0xf1aa4611
   15c64:			; <UNDEFINED> instruction: 0xf1a80404
   15c68:	andsls	r0, r8, #112, 4
   15c6c:			; <UNDEFINED> instruction: 0xf8802201
   15c70:	blcs	1dedc <_IO_stdin_used@@Base+0x1f40>
   15c74:	sbcshi	pc, sp, #0
   15c78:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   15c7c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15c80:			; <UNDEFINED> instruction: 0xf7fe4478
   15c84:			; <UNDEFINED> instruction: 0xf04ff883
   15c88:			; <UNDEFINED> instruction: 0xf7fe0c0c
   15c8c:	stmdbls	r6, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
   15c90:	eorseq	pc, r8, #168, 2	; 0x2a
   15c94:	streq	pc, [r2], #-426	; 0xfffffe56
   15c98:			; <UNDEFINED> instruction: 0xf8919218
   15c9c:	blcs	21f78 <quoting_style_vals@@Base+0x1bb8>
   15ca0:	eorhi	pc, r7, #0
   15ca4:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   15ca8:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15cac:			; <UNDEFINED> instruction: 0xf7fe4478
   15cb0:			; <UNDEFINED> instruction: 0xf04ff86d
   15cb4:			; <UNDEFINED> instruction: 0xf7fe0c04
   15cb8:	blls	1c4bdc <backup_type@@Base+0x1905cc>
   15cbc:	teqeq	r8, r8, lsr #3	; <UNPREDICTABLE>
   15cc0:			; <UNDEFINED> instruction: 0xf1aa9118
   15cc4:			; <UNDEFINED> instruction: 0xf8930402
   15cc8:			; <UNDEFINED> instruction: 0x461920b5
   15ccc:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   15cd0:			; <UNDEFINED> instruction: 0xf8c13301
   15cd4:	bcs	21f5c <quoting_style_vals@@Base+0x1b9c>
   15cd8:	andhi	pc, fp, #0
   15cdc:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   15ce0:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15ce4:			; <UNDEFINED> instruction: 0xf7fe4478
   15ce8:			; <UNDEFINED> instruction: 0xf04ff99b
   15cec:			; <UNDEFINED> instruction: 0xf7fe0c04
   15cf0:	ldmib	r8, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, pc}^
   15cf4:			; <UNDEFINED> instruction: 0xf1a82302
   15cf8:			; <UNDEFINED> instruction: 0xf1aa0170
   15cfc:			; <UNDEFINED> instruction: 0xf04f0404
   15d00:			; <UNDEFINED> instruction: 0xf04f092b
   15d04:	tstls	r8, r9, lsl ip
   15d08:	movwcs	lr, #2503	; 0x9c7
   15d0c:	bllt	fe753d0c <backup_type@@Base+0xfe71f6fc>
   15d10:	eorscs	r2, r8, #0, 2
   15d14:			; <UNDEFINED> instruction: 0x460d4638
   15d18:	tstls	r3, lr, lsl #12
   15d1c:			; <UNDEFINED> instruction: 0xf1aa9114
   15d20:			; <UNDEFINED> instruction: 0xf7ed0404
   15d24:	ldmdb	r8, {r2, r5, r7, fp, sp, lr, pc}^
   15d28:	ldrls	r2, [r5, #-780]	; 0xfffffcf4
   15d2c:	ldrpl	lr, [r0, #-2509]	; 0xfffff633
   15d30:	ldrls	r9, [r2, #-1302]	; 0xfffffaea
   15d34:			; <UNDEFINED> instruction: 0xf7ff950e
   15d38:	bls	1c3d44 <backup_type@@Base+0x18f734>
   15d3c:	andcs	r2, r0, r0, lsl #2
   15d40:	streq	pc, [r2], #-426	; 0xfffffe56
   15d44:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15d48:	stceq	0, cr15, [sp], {79}	; 0x4f
   15d4c:	smlabteq	r2, r2, r9, lr
   15d50:			; <UNDEFINED> instruction: 0xf8514641
   15d54:	tstls	r8, r8, lsr r9
   15d58:			; <UNDEFINED> instruction: 0xf7fe6113
   15d5c:			; <UNDEFINED> instruction: 0xf1a8bb75
   15d60:	andsls	r0, r8, #112, 4
   15d64:			; <UNDEFINED> instruction: 0xf1aa9a06
   15d68:			; <UNDEFINED> instruction: 0xf8580404
   15d6c:			; <UNDEFINED> instruction: 0xf06f3c38
   15d70:			; <UNDEFINED> instruction: 0xf04f095c
   15d74:			; <UNDEFINED> instruction: 0xf5030c0c
   15d78:	orrsvs	r6, r3, r1, ror #6
   15d7c:	bllt	1953d7c <backup_type@@Base+0x191f76c>
   15d80:			; <UNDEFINED> instruction: 0xf1aa4642
   15d84:			; <UNDEFINED> instruction: 0xf8520402
   15d88:			; <UNDEFINED> instruction: 0xf06f3938
   15d8c:			; <UNDEFINED> instruction: 0xf04f095c
   15d90:			; <UNDEFINED> instruction: 0xf5030c0c
   15d94:	andsls	r6, r8, #-2080374783	; 0x84000001
   15d98:	orrsvs	r9, r3, r6, lsl #20
   15d9c:	bllt	1553d9c <backup_type@@Base+0x151f78c>
   15da0:	stcne	8, cr15, [r8], #-352	; 0xfffffea0
   15da4:	movwcs	lr, #2520	; 0x9d8
   15da8:	ldmdb	r8, {r1, r8, fp, sp}^
   15dac:	vrshl.u8	d4, d12, d0
   15db0:	bcs	367fc <backup_type@@Base+0x21ec>
   15db4:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   15db8:			; <UNDEFINED> instruction: 0x83a6f2c0
   15dbc:	svcvc	0x00e4ebb5
   15dc0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   15dc4:	ldrbhi	pc, [lr], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   15dc8:	blx	fe11e2c2 <backup_type@@Base+0xfe0e9cb2>
   15dcc:	strtmi	r4, [r1], -r1, lsl #10
   15dd0:			; <UNDEFINED> instruction: 0xf8184628
   15dd4:			; <UNDEFINED> instruction: 0x460d4c38
   15dd8:	stccs	6, cr4, [r0], {6}
   15ddc:	tsthi	ip, #0	; <UNPREDICTABLE>
   15de0:	bleq	d0cbc <backup_type@@Base+0x9c6ac>
   15de4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   15de8:			; <UNDEFINED> instruction: 0x0c03eb70
   15dec:	svclt	0x0068465a
   15df0:	strbtmi	r2, [r4], -r1, lsl #2
   15df4:	b	17a7628 <backup_type@@Base+0x1773018>
   15df8:			; <UNDEFINED> instruction: 0xf47e0303
   15dfc:			; <UNDEFINED> instruction: 0xf512ac2a
   15e00:	teqls	lr, #180, 6	; 0xd0000002
   15e04:	movweq	pc, #324	; 0x144	; <UNPREDICTABLE>
   15e08:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r8, r9, ip, pc}^
   15e0c:	tstcs	r0, lr, lsr r4
   15e10:	eorsvs	pc, r4, pc, asr #8
   15e14:	svclt	0x000842a1
   15e18:			; <UNDEFINED> instruction: 0xf4fe4298
   15e1c:	teqcs	ip, #6656	; 0x1a00
   15e20:	ldrmi	lr, [ip, #-2392]	; 0xfffff6a8
   15e24:	vqdmulh.s<illegal width 8>	d15, d2, d3
   15e28:	b	13dc270 <backup_type@@Base+0x13a7c60>
   15e2c:	bl	14f2dbc <backup_type@@Base+0x14be7ac>
   15e30:	blls	19624c <backup_type@@Base+0x161c3c>
   15e34:	strcs	fp, [r1], #-3948	; 0xfffff094
   15e38:	orrsvs	r2, r8, r0, lsl #8
   15e3c:	addsmi	r1, r9, #51118080	; 0x30c0000
   15e40:	addmi	fp, r0, #12, 30	; 0x30
   15e44:	cfstrscs	mvf2, [r0], {1}
   15e48:	cfstrsge	mvf15, [r3], {126}	; 0x7e
   15e4c:			; <UNDEFINED> instruction: 0x03a8f1a8
   15e50:	streq	pc, [r6], #-426	; 0xfffffe56
   15e54:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15e58:	stceq	0, cr15, [ip], {79}	; 0x4f
   15e5c:			; <UNDEFINED> instruction: 0xf7fe9318
   15e60:			; <UNDEFINED> instruction: 0x4643baf3
   15e64:	ldmdb	r8, {r1, r2, r9, fp, ip, pc}^
   15e68:			; <UNDEFINED> instruction: 0xf1aa010c
   15e6c:			; <UNDEFINED> instruction: 0xf8530408
   15e70:			; <UNDEFINED> instruction: 0xf06f59e0
   15e74:	ldmdb	r8, {r2, r3, r4, r6, r8, fp}^
   15e78:			; <UNDEFINED> instruction: 0xf04fab28
   15e7c:	stmib	r2, {r0, r1, r2, sl, fp}^
   15e80:	tstcs	r0, r4, lsl r1
   15e84:	bicsvs	r9, r5, r8, lsl r3
   15e88:	blge	4d0598 <backup_type@@Base+0x49bf88>
   15e8c:	ldrbvs	r6, [r1, #1425]	; 0x591
   15e90:	blt	ff6d3e90 <backup_type@@Base+0xff69f880>
   15e94:	ldmdb	r8, {r0, r1, r6, r9, sl, lr}^
   15e98:			; <UNDEFINED> instruction: 0xf853010c
   15e9c:	strcs	r2, [r0, #-2416]	; 0xfffff690
   15ea0:			; <UNDEFINED> instruction: 0xf1aa2600
   15ea4:			; <UNDEFINED> instruction: 0xf06f0404
   15ea8:			; <UNDEFINED> instruction: 0xf04f095c
   15eac:	tstls	r8, #1792	; 0x700
   15eb0:	stmib	r3, {r1, r2, r8, r9, fp, ip, pc}^
   15eb4:			; <UNDEFINED> instruction: 0x461d5614
   15eb8:	tsteq	r2, r3, asr #19
   15ebc:	mvnvs	r2, r0, lsl #6
   15ec0:	strbvs	r6, [fp, #1451]!	; 0x5ab
   15ec4:	blt	ff053ec4 <backup_type@@Base+0xff01f8b4>
   15ec8:			; <UNDEFINED> instruction: 0xf1a89906
   15ecc:			; <UNDEFINED> instruction: 0xf1aa0238
   15ed0:	andsls	r0, r8, #33554432	; 0x2000000
   15ed4:	umlalscc	pc, r5, r1, r8	; <UNPREDICTABLE>
   15ed8:			; <UNDEFINED> instruction: 0xf0002b00
   15edc:			; <UNDEFINED> instruction: 0xf8df810a
   15ee0:			; <UNDEFINED> instruction: 0xf06f06d4
   15ee4:	ldrbtmi	r0, [r8], #-2396	; 0xfffff6a4
   15ee8:			; <UNDEFINED> instruction: 0xff50f7fd
   15eec:	stceq	0, cr15, [r4], {79}	; 0x4f
   15ef0:	blt	fead3ef0 <backup_type@@Base+0xfea9f8e0>
   15ef4:			; <UNDEFINED> instruction: 0xf1a89906
   15ef8:			; <UNDEFINED> instruction: 0xf1aa0238
   15efc:	andsls	r0, r8, #33554432	; 0x2000000
   15f00:	umlalscc	pc, r5, r1, r8	; <UNPREDICTABLE>
   15f04:			; <UNDEFINED> instruction: 0xf0002b00
   15f08:			; <UNDEFINED> instruction: 0xf8df80f4
   15f0c:			; <UNDEFINED> instruction: 0xf06f06ac
   15f10:	ldrbtmi	r0, [r8], #-2396	; 0xfffff6a4
   15f14:			; <UNDEFINED> instruction: 0xf884f7fe
   15f18:	stceq	0, cr15, [r4], {79}	; 0x4f
   15f1c:	blt	fe553f1c <backup_type@@Base+0xfe51f90c>
   15f20:			; <UNDEFINED> instruction: 0xf1a89906
   15f24:			; <UNDEFINED> instruction: 0xf1aa0270
   15f28:	andsls	r0, r8, #4, 8	; 0x4000000
   15f2c:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15f30:			; <UNDEFINED> instruction: 0xf8d12201
   15f34:			; <UNDEFINED> instruction: 0xf04f30a8
   15f38:	cmpvs	sl, fp, lsl #24
   15f3c:			; <UNDEFINED> instruction: 0xf8c14413
   15f40:			; <UNDEFINED> instruction: 0xf7fe30a8
   15f44:	strbmi	fp, [r2], -r1, lsl #21
   15f48:	streq	pc, [r2], #-426	; 0xfffffe56
   15f4c:	ldmdbcc	r8!, {r1, r4, r6, fp, ip, sp, lr, pc}
   15f50:	ldmdbeq	ip, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   15f54:	stceq	0, cr15, [fp], {79}	; 0x4f
   15f58:	bls	1ba7c0 <backup_type@@Base+0x1861b0>
   15f5c:			; <UNDEFINED> instruction: 0xf7fe6153
   15f60:			; <UNDEFINED> instruction: 0x9c06ba73
   15f64:	stcne	8, cr15, [r8], #-352	; 0xfffffea0
   15f68:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   15f6c:			; <UNDEFINED> instruction: 0xf1032902
   15f70:	ldmib	r8, {r0}^
   15f74:			; <UNDEFINED> instruction: 0xf8c42300
   15f78:	ldmdb	r8, {r4, r5, r7}^
   15f7c:	vrshl.u8	d4, d12, d0
   15f80:	bcs	3659c <backup_type@@Base+0x1f8c>
   15f84:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   15f88:	sbchi	pc, r1, #192, 4
   15f8c:	svcvc	0x00e4ebb5
   15f90:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   15f94:	cmphi	r5, #64	; 0x40	; <UNPREDICTABLE>
   15f98:	blx	fe11e492 <backup_type@@Base+0xfe0e9e82>
   15f9c:	strtmi	r4, [r1], -r1, lsl #10
   15fa0:			; <UNDEFINED> instruction: 0xf8184628
   15fa4:			; <UNDEFINED> instruction: 0x46064c38
   15fa8:			; <UNDEFINED> instruction: 0xf0002c00
   15fac:	bne	fe236864 <backup_type@@Base+0xfe202254>
   15fb0:	streq	pc, [r0], #-79	; 0xffffffb1
   15fb4:	tsteq	r3, r6, ror fp
   15fb8:	svclt	0x00684602
   15fbc:	strtmi	r2, [r3], -r1, lsl #8
   15fc0:	b	17a77f8 <backup_type@@Base+0x17731e8>
   15fc4:			; <UNDEFINED> instruction: 0xf47e0303
   15fc8:			; <UNDEFINED> instruction: 0xf512ab44
   15fcc:	teqls	ip, #180, 6	; 0xd0000002
   15fd0:	movweq	pc, #324	; 0x144	; <UNPREDICTABLE>
   15fd4:	ldmib	sp, {r0, r2, r3, r4, r5, r8, r9, ip, pc}^
   15fd8:	tstcs	r0, ip, lsr r4
   15fdc:	eorsvs	pc, r4, pc, asr #8
   15fe0:	svclt	0x000842a1
   15fe4:			; <UNDEFINED> instruction: 0xf4fe4298
   15fe8:	teqcs	ip, #52, 22	; 0xd000
   15fec:	cmneq	r0, r8, lsr #3	; <UNPREDICTABLE>
   15ff0:	vqdmulh.s<illegal width 8>	d15, d2, d3
   15ff4:			; <UNDEFINED> instruction: 0xf1aa9b06
   15ff8:			; <UNDEFINED> instruction: 0xf06f0404
   15ffc:			; <UNDEFINED> instruction: 0xf04f091a
   16000:	tstls	r8, sl, lsl #24
   16004:			; <UNDEFINED> instruction: 0xf7fe619a
   16008:			; <UNDEFINED> instruction: 0xf5a8ba1f
   1600c:	tstls	r8, #168, 6	; 0xa0000002
   16010:	movtcs	lr, #18776	; 0x4958
   16014:	streq	pc, [ip], #-426	; 0xfffffe56
   16018:	tsteq	lr, r8, asr r9
   1601c:	ldmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16020:	stmib	sp, {r1, r2, r8, sl, fp, ip, pc}^
   16024:	movwcs	r2, #9000	; 0x2328
   16028:			; <UNDEFINED> instruction: 0xbc28e958
   1602c:	tsteq	r6, r5, asr #19
   16030:	ldrdeq	lr, [r8, -sp]!
   16034:			; <UNDEFINED> instruction: 0xbc14e9c5
   16038:	stceq	0, cr15, [r8], {79}	; 0x4f
   1603c:	stmib	r5, {r0, r1, r3, r5, r6, r7, r8, sp, lr}^
   16040:			; <UNDEFINED> instruction: 0xf7fe0112
   16044:	bls	1c4850 <backup_type@@Base+0x190240>
   16048:	teqeq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   1604c:	streq	pc, [r2], #-426	; 0xfffffe56
   16050:			; <UNDEFINED> instruction: 0xf06f9318
   16054:	vmul.i8	q8, q3, q6
   16058:			; <UNDEFINED> instruction: 0xf04f2370
   1605c:	orrsvs	r0, r3, ip, lsl #24
   16060:	ldmiblt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16064:			; <UNDEFINED> instruction: 0xf1aa4642
   16068:			; <UNDEFINED> instruction: 0xf8520402
   1606c:			; <UNDEFINED> instruction: 0xf06f3938
   16070:			; <UNDEFINED> instruction: 0xf04f095c
   16074:	andsls	r0, r8, #12, 24	; 0xc00
   16078:	orrsvs	r9, r3, r6, lsl #20
   1607c:	stmiblt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16080:			; <UNDEFINED> instruction: 0xf1a89806
   16084:	ldmdb	r8, {r4, r5, r6, r8}^
   16088:	strcs	r2, [r0, #-780]	; 0xfffffcf4
   1608c:	tstls	r8, r0, lsl #12
   16090:	streq	pc, [r4], #-426	; 0xfffffe56
   16094:	stmib	r0, {r8, sp}^
   16098:			; <UNDEFINED> instruction: 0xf04f2312
   1609c:	movwcs	r0, #10516	; 0x2914
   160a0:	stceq	0, cr15, [r8], {79}	; 0x4f
   160a4:	ldrpl	lr, [r4], -r0, asr #19
   160a8:	strbvs	r6, [r1, #1409]	; 0x581
   160ac:			; <UNDEFINED> instruction: 0xf7fe61c3
   160b0:	vmlsls.f16	s22, s13, s22	; <UNPREDICTABLE>
   160b4:			; <UNDEFINED> instruction: 0x73a8f5a8
   160b8:			; <UNDEFINED> instruction: 0x0128e958
   160bc:	streq	pc, [ip], #-426	; 0xfffffe56
   160c0:	ldrdpl	pc, [r0], -r8
   160c4:	stceq	0, cr15, [r7], {79}	; 0x4f
   160c8:	bls	3d0630 <backup_type@@Base+0x39c020>
   160cc:	ldmdb	r8, {r3, r4, r8, r9, ip, pc}^
   160d0:	stmib	r6, {r2, r6, r8, r9, sp}^
   160d4:	stmib	r6, {r2, r4, r8}^
   160d8:			; <UNDEFINED> instruction: 0xf06f9a16
   160dc:			; <UNDEFINED> instruction: 0x4611095c
   160e0:			; <UNDEFINED> instruction: 0x461a61f5
   160e4:	andsne	lr, r2, #3244032	; 0x318000
   160e8:	stmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   160ec:			; <UNDEFINED> instruction: 0xf7fe9a05
   160f0:			; <UNDEFINED> instruction: 0xf06fb961
   160f4:			; <UNDEFINED> instruction: 0xf04f095c
   160f8:			; <UNDEFINED> instruction: 0xf7fe0c04
   160fc:	vnmls.f16	s22, s17, s11
   16100:	tstls	sl, r0, lsl sl
   16104:	eorlt	pc, r0, sp, asr #17
   16108:	cdp	7, 6, cr15, cr14, cr12, {7}
   1610c:	andls	r2, r5, r3, lsl #16
   16110:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   16114:	stmdacs	r4, {r1, r3, ip, lr, pc}
   16118:	svclt	0x0009990a
   1611c:			; <UNDEFINED> instruction: 0x460bf89d
   16120:	stccc	6, cr4, [lr], #-48	; 0xffffffd0
   16124:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   16128:	stmdbeq	r4!, {r3, r8, r9, sl, fp, ip, sp, pc}^
   1612c:	strpl	pc, [ip], #2271	; 0x8df
   16130:	ldrbtmi	r9, [sp], #-1546	; 0xfffff9f6
   16134:	strne	pc, [r8], #2271	; 0x8df
   16138:	strvc	pc, [fp, #-1285]!	; 0xfffffafb
   1613c:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   16140:			; <UNDEFINED> instruction: 0x462e4479
   16144:	bpl	4519ac <backup_type@@Base+0x41d39c>
   16148:	andcs	fp, r3, #236, 2	; 0x3b
   1614c:			; <UNDEFINED> instruction: 0xf7ec4628
   16150:	blx	fec51ee0 <backup_type@@Base+0xfec1d8d0>
   16154:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   16158:	teqle	r5, r0, lsl #16
   1615c:	svcne	0x000cf856
   16160:	mvnsle	r2, r0, lsl #18
   16164:	bne	4519cc <backup_type@@Base+0x41d3bc>
   16168:	andls	r9, sl, sl, lsl #28
   1616c:			; <UNDEFINED> instruction: 0xf8cd9806
   16170:			; <UNDEFINED> instruction: 0xf7fdb020
   16174:	blls	2d58a8 <backup_type@@Base+0x2a1298>
   16178:	ldmib	r0, {r7, r8, r9, ip, sp, pc}^
   1617c:	movwls	r3, #20993	; 0x5201
   16180:			; <UNDEFINED> instruction: 0xf7fe17d3
   16184:			; <UNDEFINED> instruction: 0x4628bc1b
   16188:	ldcl	7, cr15, [ip], #-944	; 0xfffffc50
   1618c:			; <UNDEFINED> instruction: 0xf080fab0
   16190:	strb	r0, [r1, r0, asr #18]!
   16194:	eorlt	pc, r0, sp, asr #17
   16198:			; <UNDEFINED> instruction: 0xf7fe9205
   1619c:	teqcs	pc, #180224	; 0x2c000
   161a0:	movwls	r2, #20994	; 0x5202
   161a4:	bllt	1f141a4 <backup_type@@Base+0x1edfb94>
   161a8:	svcls	0x000c233f
   161ac:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   161b0:			; <UNDEFINED> instruction: 0xf8cd2202
   161b4:	movwls	fp, #20512	; 0x5020
   161b8:	bllt	1c941b8 <backup_type@@Base+0x1c5fba8>
   161bc:			; <UNDEFINED> instruction: 0xf7fe2002
   161c0:	andcs	fp, r0, r9, asr #20
   161c4:	blt	11d41c4 <backup_type@@Base+0x119fbb4>
   161c8:	mcrls	6, 0, r4, cr10, cr5, {1}
   161cc:	bllt	ffc541cc <backup_type@@Base+0xffc1fbbc>
   161d0:			; <UNDEFINED> instruction: 0xf8cd2300
   161d4:	movwls	fp, #20512	; 0x5020
   161d8:	blt	ff3941d8 <backup_type@@Base+0xff35fbc8>
   161dc:			; <UNDEFINED> instruction: 0xee1849f9
   161e0:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   161e4:			; <UNDEFINED> instruction: 0xf7ec930a
   161e8:	blls	2d1328 <backup_type@@Base+0x29cd18>
   161ec:			; <UNDEFINED> instruction: 0xf43e2800
   161f0:			; <UNDEFINED> instruction: 0x4df5ab48
   161f4:	ldrbtmi	r4, [sp], #-2549	; 0xfffff60b
   161f8:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   161fc:	ldrbvc	pc, [r6, #-1285]!	; 0xfffffafb	; <UNPREDICTABLE>
   16200:	strls	r4, [ip, #-1145]	; 0xfffffb87
   16204:	movwls	r4, #42540	; 0xa62c
   16208:	bpl	451a70 <backup_type@@Base+0x41d460>
   1620c:			; <UNDEFINED> instruction: 0xf854e004
   16210:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
   16214:	mvnshi	pc, r0
   16218:			; <UNDEFINED> instruction: 0xf7ec4628
   1621c:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
   16220:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   16224:			; <UNDEFINED> instruction: 0xf8cd3201
   16228:	movwls	fp, #20512	; 0x5020
   1622c:			; <UNDEFINED> instruction: 0xf7fe17d3
   16230:			; <UNDEFINED> instruction: 0xf06fbbc5
   16234:			; <UNDEFINED> instruction: 0xf04f095c
   16238:			; <UNDEFINED> instruction: 0xf7fe0c0c
   1623c:	ldmdb	r8, {r0, r2, r8, fp, ip, sp, pc}^
   16240:	stmib	sp, {r1, r2, r4, r5, r9, ip}^
   16244:	blcs	1aaac <renameat2@@Base+0x1184>
   16248:	msrhi	SPSR_s, r0, asr #32
   1624c:			; <UNDEFINED> instruction: 0xf1aa9e06
   16250:	strbmi	r0, [r3], sl, lsl #8
   16254:	bls	6509d0 <backup_type@@Base+0x61c3c0>
   16258:			; <UNDEFINED> instruction: 0x000fe8bb
   1625c:	stmib	r6, {r2, r4, r5, r7, r9, sl, lr}^
   16260:			; <UNDEFINED> instruction: 0xf1069a0e
   16264:	ldmdb	r8, {r5, r9, sl, fp}^
   16268:			; <UNDEFINED> instruction: 0xf06f561a
   1626c:	stmib	ip, {r2, r3, r4, r6, r8, fp}^
   16270:			; <UNDEFINED> instruction: 0xf5a85610
   16274:	stmia	lr!, {r2, r3, r7, r8, sl, ip, sp, lr}
   16278:			; <UNDEFINED> instruction: 0xf04f000f
   1627c:	ldm	fp, {r1, r2, r3, sl, fp}
   16280:	ldrls	r0, [r8, #-3]
   16284:	andeq	lr, r3, lr, lsl #17
   16288:	ldmlt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1628c:			; <UNDEFINED> instruction: 0xf1732a00
   16290:			; <UNDEFINED> instruction: 0xf6bf0100
   16294:	rsbcs	sl, r4, #1968	; 0x7b0
   16298:	strtmi	r2, [r0], -r0, lsl #6
   1629c:			; <UNDEFINED> instruction: 0xf0054629
   162a0:	rsbcs	pc, r4, #5568	; 0x15c0
   162a4:	strmi	r2, [r4], r0, lsl #6
   162a8:	strtmi	r4, [r0], -lr, lsl #12
   162ac:	strbtmi	r4, [r4], -r9, lsr #12
   162b0:			; <UNDEFINED> instruction: 0xf0054635
   162b4:	msreq	CPSR_f, sp, asr #26
   162b8:	b	1016744 <backup_type@@Base+0xfe2134>
   162bc:	blne	332314 <backup_type@@Base+0x2fdd04>
   162c0:	streq	lr, [r5, #-2912]	; 0xfffff4a0
   162c4:	cmnmi	sp, r4, lsr #18
   162c8:	cmnmi	sp, r4, lsr #18
   162cc:	bl	115c55c <backup_type@@Base+0x1127f4c>
   162d0:	ldrbt	r0, [sl], -r3, lsl #8
   162d4:			; <UNDEFINED> instruction: 0xf1732a00
   162d8:			; <UNDEFINED> instruction: 0xf6bf0100
   162dc:	rsbcs	sl, r4, #7104	; 0x1bc0
   162e0:	strtmi	r2, [r0], -r0, lsl #6
   162e4:			; <UNDEFINED> instruction: 0xf0054629
   162e8:	rsbcs	pc, r4, #3264	; 0xcc0
   162ec:	strmi	r2, [r4], r0, lsl #6
   162f0:	strtmi	r4, [r0], -lr, lsl #12
   162f4:	strbtmi	r4, [r4], -r9, lsr #12
   162f8:			; <UNDEFINED> instruction: 0xf0054635
   162fc:	msreq	CPSR_f, r9, lsr #26
   16300:	b	101678c <backup_type@@Base+0xfe217c>
   16304:	blne	33235c <backup_type@@Base+0x2fdd4c>
   16308:	streq	lr, [r5, #-2912]	; 0xfffff4a0
   1630c:	cmnmi	sp, r4, lsr #18
   16310:	cmnmi	sp, r4, lsr #18
   16314:	bl	115c5a4 <backup_type@@Base+0x1127f94>
   16318:	ldrb	r0, [r0, #-1027]!	; 0xfffffbfd
   1631c:	ldmib	sp, {r1, r4, r6, r9, fp, ip}^
   16320:	stmdbls	r6, {r2, r4, r5, sl, fp, ip, sp, pc}
   16324:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16328:	movwcs	fp, #8040	; 0x1f68
   1632c:			; <UNDEFINED> instruction: 0x000bebb4
   16330:			; <UNDEFINED> instruction: 0xf04f9c06
   16334:			; <UNDEFINED> instruction: 0xf8c10e00
   16338:	bl	1d5e580 <backup_type@@Base+0x1d29f70>
   1633c:	ldmib	sp, {r2, r3, r8}^
   16340:			; <UNDEFINED> instruction: 0xf04f5638
   16344:	ldmib	sp, {r9}^
   16348:	svclt	0x0068bc32
   1634c:	stmib	r4, {r0, r9, sp}^
   16350:			; <UNDEFINED> instruction: 0xf04f0122
   16354:	bl	fed5875c <backup_type@@Base+0xfed2414c>
   16358:	stcls	0, cr0, [r6, #-44]	; 0xffffffd4
   1635c:	tsteq	ip, r6, ror fp
   16360:			; <UNDEFINED> instruction: 0xbc30e9dd
   16364:	movweq	lr, #10819	; 0x2a43
   16368:	stmib	r5, {r1, r2, r9, fp, ip, pc}^
   1636c:	svclt	0x00680120
   16370:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   16374:			; <UNDEFINED> instruction: 0x5636e9dd
   16378:	movweq	lr, #59971	; 0xea43
   1637c:			; <UNDEFINED> instruction: 0x000bebb5
   16380:	strmi	lr, [lr, #-2525]!	; 0xfffff623
   16384:	tsteq	ip, r6, ror fp
   16388:	ldmib	sp, {r1, r2, r9, sl, fp, ip, pc}^
   1638c:	svclt	0x0068bc18
   16390:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16394:	movweq	lr, #39491	; 0x9a43
   16398:	tsteq	lr, r6, asr #19
   1639c:			; <UNDEFINED> instruction: 0x0004ebbb
   163a0:	tsteq	r5, ip, ror fp
   163a4:	ldmib	sp, {r1, r2, r8, sl, fp, ip, pc}^
   163a8:			; <UNDEFINED> instruction: 0xf04fbc2c
   163ac:	svclt	0x00680600
   163b0:	teqmi	r3, #1048576	; 0x100000
   163b4:	tsteq	ip, r5, asr #19
   163b8:	ldmib	sp, {r8, sp}^
   163bc:	tstls	r8, r8, lsr #10
   163c0:			; <UNDEFINED> instruction: 0x000bebb4
   163c4:	tsteq	ip, r5, ror fp
   163c8:	ldmib	sp, {r1, r2, r8, sl, fp, ip, pc}^
   163cc:	svclt	0x0064bc3a
   163d0:	ldrls	r2, [r8], #-1025	; 0xfffffbff
   163d4:	tsteq	sl, r5, asr #19
   163d8:			; <UNDEFINED> instruction: 0x91282100
   163dc:	ldrdeq	lr, [sl, -sp]!
   163e0:	streq	lr, [r0], #-3003	; 0xfffff445
   163e4:	bl	1f27c2c <backup_type@@Base+0x1ef361c>
   163e8:	svclt	0x00680501
   163ec:	strtmi	r2, [sl], -r1, lsl #2
   163f0:			; <UNDEFINED> instruction: 0x9128bf68
   163f4:	stmib	r0, {r0, r5, r9, sl, lr}^
   163f8:	bls	61ac60 <backup_type@@Base+0x5e6650>
   163fc:	bls	a27050 <backup_type@@Base+0x9f2a40>
   16400:			; <UNDEFINED> instruction: 0xf7fe4313
   16404:	stmne	r8, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   16408:	tsteq	r3, r6, asr fp
   1640c:	svclt	0x006c4602
   16410:	movwcs	r2, #769	; 0x301
   16414:	ldrb	r4, [r4, #1548]	; 0x60c
   16418:	bl	159c640 <backup_type@@Base+0x1568030>
   1641c:	strmi	r0, [r2], -r3, lsl #2
   16420:	movwcs	fp, #8044	; 0x1f6c
   16424:	strmi	r2, [ip], -r0, lsl #6
   16428:			; <UNDEFINED> instruction: 0xf8d8e4e5
   1642c:	ldrmi	fp, [ip], -r0
   16430:	ldrd	pc, [r4], -r8
   16434:	blx	fe827c42 <backup_type@@Base+0xfe7f3632>
   16438:	stccs	6, cr5, [r0], {2}
   1643c:	strpl	lr, [ip], -sp, asr #19
   16440:	strpl	pc, [r4], -r1, lsr #23
   16444:	strpl	lr, [sl], -sp, asr #19
   16448:	strtmi	sp, [ip], -r7, lsl #20
   1644c:	blne	191f854 <backup_type@@Base+0x18eb244>
   16450:	cfstrsls	mvf9, [fp], {10}
   16454:	streq	lr, [r1], #-2916	; 0xfffff49c
   16458:	stmdbcs	r0, {r0, r1, r3, sl, ip, pc}
   1645c:	stmdbls	sl, {r0, r1, r2, r9, fp, ip, lr, pc}
   16460:			; <UNDEFINED> instruction: 0x010bebb1
   16464:	stmdbls	fp, {r1, r3, r8, ip, pc}
   16468:	tsteq	lr, r1, ror #22
   1646c:	ldmib	sp, {r0, r1, r3, r8, ip, pc}^
   16470:	strcs	r5, [r0], #-1546	; 0xfffff9f6
   16474:	stmdane	r9!, {r0, r2, r3, r8, fp, ip, pc}^
   16478:	streq	lr, [r4], #-2886	; 0xfffff4ba
   1647c:	svcvc	0x00e1ebb4
   16480:	andhi	pc, sp, #64	; 0x40
   16484:	stmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   16488:			; <UNDEFINED> instruction: 0xf7ff3126
   1648c:	addsmi	fp, r9, #835584	; 0xcc000
   16490:	andshi	pc, r2, #64	; 0x40
   16494:	ldclt	8, cr15, [r0], #-352	; 0xfffffea0
   16498:			; <UNDEFINED> instruction: 0xf8584664
   1649c:	ldrmi	lr, [r1], -ip, lsr #24
   164a0:			; <UNDEFINED> instruction: 0xf8d8e7c9
   164a4:	ldrmi	r1, [lr], -r0
   164a8:	ldrdls	pc, [r4], -r8
   164ac:	strmi	r4, [fp], r5, lsr #12
   164b0:	smlatbeq	r2, r4, fp, pc	; <UNPREDICTABLE>
   164b4:	stmib	sp, {r9, sl, fp, sp}^
   164b8:	blx	fe9568f2 <backup_type@@Base+0xfe9222e2>
   164bc:	stmib	sp, {r1, r2, r8}^
   164c0:	ble	1968f0 <backup_type@@Base+0x1622e0>
   164c4:	blne	fe05fccc <backup_type@@Base+0xfe02b6bc>
   164c8:	stmdbls	fp, {r1, r3, r8, ip, pc}
   164cc:	tsteq	r5, r1, ror #22
   164d0:	stfcsd	f1, [r0, #-44]	; 0xffffffd4
   164d4:	stmdals	sl, {r0, r1, r2, r9, fp, ip, lr, pc}
   164d8:			; <UNDEFINED> instruction: 0x010bebb0
   164dc:	stmdbls	fp, {r1, r3, r8, ip, pc}
   164e0:	tsteq	r9, r1, ror #22
   164e4:	stflsd	f1, [sp, #-44]	; 0xffffffd4
   164e8:	stmdbne	r8, {r1, r3, r8, fp, ip, pc}^
   164ec:			; <UNDEFINED> instruction: 0xf04f990b
   164f0:	bl	11578f8 <backup_type@@Base+0x11232e8>
   164f4:	bl	fec56900 <backup_type@@Base+0xfec222f0>
   164f8:			; <UNDEFINED> instruction: 0xf0407fe0
   164fc:	blls	336cd8 <backup_type@@Base+0x3026c8>
   16500:	eorcc	lr, r2, sp, asr #19
   16504:	stclt	7, cr15, [r0, #1016]	; 0x3f8
   16508:	ldrmi	r2, [r3], -r0, lsl #4
   1650c:	andcs	lr, r0, #258998272	; 0xf700000
   16510:			; <UNDEFINED> instruction: 0xe6d04613
   16514:	ldrmi	r4, [r3], -lr, lsr #16
   16518:	ldrbtmi	r4, [r8], #-1546	; 0xfffff9f6
   1651c:	blx	165451a <backup_type@@Base+0x161ff0a>
   16520:	addsmi	lr, r9, #148, 12	; 0x9400000
   16524:	orrhi	pc, r0, r0, asr #32
   16528:	ldcne	8, cr15, [r8], #-352	; 0xfffffea0
   1652c:			; <UNDEFINED> instruction: 0xf8584666
   16530:			; <UNDEFINED> instruction: 0x46159c34
   16534:	ldr	r4, [fp, fp, lsl #13]!
   16538:	ldrdlt	pc, [r0], -r8
   1653c:			; <UNDEFINED> instruction: 0xf8d8461c
   16540:	strmi	lr, [r1], -r4
   16544:	strpl	pc, [r2], -r0, lsr #23
   16548:	stmib	sp, {sl, fp, sp}^
   1654c:	blx	fe86bd86 <backup_type@@Base+0xfe837776>
   16550:	stmib	sp, {r2, r9, sl, ip, lr}^
   16554:	ble	1ebd84 <backup_type@@Base+0x1b7774>
   16558:	strcs	r4, [r0, #-1580]	; 0xfffff9d4
   1655c:	strls	r1, [sl], #-2916	; 0xfffff49c
   16560:	bl	193d594 <backup_type@@Base+0x1908f84>
   16564:	strls	r0, [fp], #-1025	; 0xfffffbff
   16568:	ble	1e0970 <backup_type@@Base+0x1ac360>
   1656c:	bl	fec7c99c <backup_type@@Base+0xfec4838c>
   16570:	tstls	sl, fp, lsl #2
   16574:	bl	187c9a8 <backup_type@@Base+0x1848398>
   16578:	tstls	fp, lr, lsl #2
   1657c:			; <UNDEFINED> instruction: 0x560ae9dd
   16580:	stmdbls	sp, {sl, sp}
   16584:	bl	119c730 <backup_type@@Base+0x1168120>
   16588:	bl	fed175a0 <backup_type@@Base+0xfece2f90>
   1658c:			; <UNDEFINED> instruction: 0xf0407fe1
   16590:	blls	336a90 <backup_type@@Base+0x302480>
   16594:	smlawtcc	r4, sp, r9, lr
   16598:	ldcllt	7, cr15, [r3], {254}	; 0xfe
   1659c:	strdeq	r9, [r0], -ip
   165a0:	muleq	r0, lr, r8
   165a4:	andeq	r9, r0, r4, lsl #12
   165a8:	ldrdeq	r9, [r0], -r0
   165ac:	andeq	r9, r0, r4, lsr #9
   165b0:	andeq	r9, r0, r8, ror #8
   165b4:	andeq	r9, r0, lr, ror r2
   165b8:	andeq	r9, r0, sl, asr #4
   165bc:	ldrdeq	fp, [r1], -sl
   165c0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   165c4:	andeq	r8, r0, r6, lsl pc
   165c8:	andeq	fp, r1, r6, lsl r3
   165cc:	andeq	r8, r0, r4, ror #29
   165d0:	andeq	r8, r0, lr, lsl #25
   165d4:			; <UNDEFINED> instruction: 0xf0404299
   165d8:			; <UNDEFINED> instruction: 0xf8588191
   165dc:			; <UNDEFINED> instruction: 0x4664bc30
   165e0:	stc	8, cr15, [ip], #-352	; 0xfffffea0
   165e4:			; <UNDEFINED> instruction: 0xe7ad4611
   165e8:	ldmdb	r8, {r0, r6, r7, r8, r9, sl, ip}^
   165ec:	stmib	sp, {r1, r2, r4, r5, r8, r9, sp}^
   165f0:	ldmmi	r6, {r8}^
   165f4:			; <UNDEFINED> instruction: 0xf7fd4478
   165f8:			; <UNDEFINED> instruction: 0xf7fefaeb
   165fc:	cdp	13, 1, cr11, cr8, cr7, {3}
   16600:	bls	158e48 <backup_type@@Base+0x124838>
   16604:	bcc	7d234 <backup_type@@Base+0x48c24>
   16608:			; <UNDEFINED> instruction: 0xf8cd9d0c
   1660c:	stmne	r4, {r5, ip, sp, pc}
   16610:	ldmdacs	r3, {r7, sl, fp, ip, lr}^
   16614:	addshi	pc, r6, r0
   16618:	ldrmi	r4, [sp], -sp, asr #25
   1661c:	ldrbtmi	r4, [ip], #-2509	; 0xfffff633
   16620:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   16624:	vqshl.s8	q2, <illegal reg q12.5>, q2
   16628:	and	r4, r3, ip, asr r4
   1662c:	svcne	0x000cf854
   16630:	subsle	r2, r0, r0, lsl #18
   16634:	beq	451e9c <backup_type@@Base+0x41d88c>
   16638:	b	9545f0 <backup_type@@Base+0x91ffe0>
   1663c:	mvnsle	r2, r0, lsl #16
   16640:	ldrtcs	lr, [ip], -pc, ror #11
   16644:	blx	fe921a4e <backup_type@@Base+0xfe8ed43e>
   16648:	stmib	sp, {r1, r2, r8}^
   1664c:	blx	fe996af6 <backup_type@@Base+0xfe9624e6>
   16650:	stmib	sp, {r0, r2, r8}^
   16654:	ble	196abc <backup_type@@Base+0x1624ac>
   16658:			; <UNDEFINED> instruction: 0x010eebb0
   1665c:	ldmdbls	r9, {r3, r4, r8, ip, pc}
   16660:	tsteq	r6, r1, ror #22
   16664:	ldmdbls	r8, {r0, r3, r4, r8, ip, pc}
   16668:	ldmib	sp, {r9, sl, sp}^
   1666c:	bl	485714 <backup_type@@Base+0x451104>
   16670:	ldmdbls	r9, {r2, r3}
   16674:	tsteq	r1, r6, asr #22
   16678:	svcvc	0x00e0ebb1
   1667c:	addshi	pc, r5, r0, asr #32
   16680:	str	r4, [lr], #1625	; 0x659
   16684:	stccs	6, cr2, [r0, #-240]	; 0xffffff10
   16688:	smlatbeq	r6, r4, fp, pc	; <UNPREDICTABLE>
   1668c:	smlawteq	r8, sp, r9, lr
   16690:	smlatbeq	r5, r6, fp, pc	; <UNPREDICTABLE>
   16694:	tsteq	r8, sp, asr #19
   16698:	bl	fec4ceb8 <backup_type@@Base+0xfec188a8>
   1669c:	tstls	r8, lr, lsl #2
   166a0:	bl	187cb0c <backup_type@@Base+0x18484fc>
   166a4:	tstls	r9, r6, lsl #2
   166a8:			; <UNDEFINED> instruction: 0x26009918
   166ac:			; <UNDEFINED> instruction: 0xbc28e9dd
   166b0:	andeq	lr, ip, r1, lsl fp
   166b4:	bl	11bcb20 <backup_type@@Base+0x1188510>
   166b8:	bl	fec56ac4 <backup_type@@Base+0xfec224b4>
   166bc:			; <UNDEFINED> instruction: 0xf0407fe0
   166c0:			; <UNDEFINED> instruction: 0x46598091
   166c4:	bllt	fe1946c8 <backup_type@@Base+0xfe1600b8>
   166c8:	movwcc	r7, #6149	; 0x1805
   166cc:	eorlt	pc, r0, sp, asr #17
   166d0:			; <UNDEFINED> instruction: 0xf7fe3d30
   166d4:	stmdbls	r5, {r0, r2, r3, r5, r7, fp, ip, sp, pc}
   166d8:			; <UNDEFINED> instruction: 0xf89d462b
   166dc:	stmdbcs	r1, {r3, r9, sl, sp}
   166e0:	eorlt	pc, r0, sp, asr #17
   166e4:	cdp	0, 1, cr13, cr8, cr10, {2}
   166e8:	vmov	r1, s16
   166ec:			; <UNDEFINED> instruction: 0xf8dd0a10
   166f0:			; <UNDEFINED> instruction: 0xb1b2b020
   166f4:			; <UNDEFINED> instruction: 0xf8102a2e
   166f8:	svclt	0x00142f01
   166fc:	movwcs	r3, #4353	; 0x1101
   16700:	bcs	32730 <quote_quoting_options@@Base+0x698>
   16704:			; <UNDEFINED> instruction: 0xf8cdd1f6
   16708:	cmplt	r3, r0, lsr #32
   1670c:	bne	451f74 <backup_type@@Base+0x41d964>
   16710:			; <UNDEFINED> instruction: 0xf7fd9806
   16714:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   16718:	andcs	fp, r0, r8, lsr pc
   1671c:			; <UNDEFINED> instruction: 0xf47f2800
   16720:	blls	1c1bd8 <backup_type@@Base+0x18d5c8>
   16724:	umlalscc	pc, r5, r3, r8	; <UNPREDICTABLE>
   16728:			; <UNDEFINED> instruction: 0xf43f2b00
   1672c:	stmmi	sl, {r3, r4, r5, r8, sl, fp, sp, pc}
   16730:	bne	451f98 <backup_type@@Base+0x41d988>
   16734:			; <UNDEFINED> instruction: 0xf7fd4478
   16738:	teqcs	pc, #307200	; 0x4b000	; <UNPREDICTABLE>
   1673c:	movwls	r2, #20994	; 0x5202
   16740:	stmialt	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16744:	beq	451fac <backup_type@@Base+0x41d99c>
   16748:			; <UNDEFINED> instruction: 0xf8df46cb
   1674c:	ssatmi	ip, #2, r0, lsl #4
   16750:	ldrbtmi	r4, [ip], #1564	; 0x61c
   16754:	strbtmi	r5, [r1], -r1, lsl #9
   16758:			; <UNDEFINED> instruction: 0xf855e003
   1675c:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
   16760:	cdp	0, 1, cr13, cr8, cr15, {2}
   16764:			; <UNDEFINED> instruction: 0xf7ec0a10
   16768:	stmdacs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
   1676c:	ldmib	r5, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   16770:	ldrbmi	r3, [r9], r1, lsl #4
   16774:	ldrbne	r9, [r3, r5, lsl #6]
   16778:	stmdblt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1677c:	ldmdami	r9!, {r3, r4, r5, r6, r8, fp, lr}^
   16780:			; <UNDEFINED> instruction: 0xf8dd4479
   16784:	ldrbtmi	fp, [r8], #-32	; 0xffffffe0
   16788:			; <UNDEFINED> instruction: 0x61abf501
   1678c:			; <UNDEFINED> instruction: 0xf851e002
   16790:	biclt	r0, r8, ip, lsl #30
   16794:	addsmi	r7, r0, #0, 16
   16798:	ldmib	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1679c:			; <UNDEFINED> instruction: 0xf8cd3201
   167a0:	movwls	fp, #20512	; 0x5020
   167a4:			; <UNDEFINED> instruction: 0xf7fe17d3
   167a8:			; <UNDEFINED> instruction: 0x0128b909
   167ac:	blne	256c38 <backup_type@@Base+0x222628>
   167b0:	andsvc	lr, r4, r0, asr #20
   167b4:	andeq	lr, r5, r0, ror #22
   167b8:	cmpmi	r0, r9, asr #16
   167bc:	cmpmi	r0, r9, asr #16
   167c0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   167c4:	bllt	ffb947c8 <backup_type@@Base+0xffb601b8>
   167c8:	eorlt	pc, r0, sp, asr #17
   167cc:	bls	1d0600 <backup_type@@Base+0x19bff0>
   167d0:	andsvs	r9, r0, r5, asr #6
   167d4:	stmdals	sl, {r0, r2, r4, r9, sp}
   167d8:	vst4.16	{d25-d28}, [pc], r4
   167dc:	andls	r7, r5, sl, lsl #1
   167e0:	ldmdalt	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   167e4:			; <UNDEFINED> instruction: 0x01210128
   167e8:	b	101d414 <backup_type@@Base+0xfe8e04>
   167ec:	bl	1832844 <backup_type@@Base+0x17fe234>
   167f0:	stmdane	r9, {r0, r2}^
   167f4:	stmdane	r9, {r6, r8, lr}^
   167f8:			; <UNDEFINED> instruction: 0xf04f4140
   167fc:			; <UNDEFINED> instruction: 0xf7ff0e01
   16800:	strtmi	fp, [r3], -r8, ror #21
   16804:	subscs	r4, r3, #76, 12	; 0x4c00000
   16808:	ldrdvc	r4, [r2], -r9	; <UNPREDICTABLE>
   1680c:	blx	50426 <backup_type@@Base+0x1be16>
   16810:	blx	fe853426 <backup_type@@Base+0xfe81ee16>
   16814:	blx	96c26 <backup_type@@Base+0x62616>
   16818:	ldrtmi	r3, [r1], #-1548	; 0xfffff9f4
   1681c:	smlawteq	r4, sp, r9, lr
   16820:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16824:	bllt	fe394824 <backup_type@@Base+0xfe360214>
   16828:	smlatbeq	r2, r4, fp, pc	; <UNPREDICTABLE>
   1682c:	streq	pc, [r1, #-268]	; 0xfffffef4
   16830:			; <UNDEFINED> instruction: 0xf603fb04
   16834:	blx	a1c42 <backup_type@@Base+0x6d632>
   16838:	ldrtmi	r6, [r1], #-1548	; 0xfffff9f4
   1683c:	smlawteq	r2, sp, r9, lr
   16840:	mrrcne	8, 0, sp, sl, cr9
   16844:	stmdale	r6, {r0, r9, fp, sp}
   16848:			; <UNDEFINED> instruction: 0xd108459c
   1684c:			; <UNDEFINED> instruction: 0xf1712801
   16850:			; <UNDEFINED> instruction: 0xf6be0300
   16854:			; <UNDEFINED> instruction: 0xf04fabd9
   16858:			; <UNDEFINED> instruction: 0xf7fe0e01
   1685c:	ldmib	sp, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
   16860:	blcs	238f0 <quoting_style_vals@@Base+0x3530>
   16864:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   16868:	blge	ff3d4468 <backup_type@@Base+0xff39fe58>
   1686c:			; <UNDEFINED> instruction: 0xf7ece7f3
   16870:	ldmib	sp, {r1, r5, r7, r8, fp, sp, lr, pc}^
   16874:	movwcs	r7, #6154	; 0x180a
   16878:			; <UNDEFINED> instruction: 0x0c07eb17
   1687c:	cmpmi	r2, r2, asr #12
   16880:			; <UNDEFINED> instruction: 0x0c0ceb1c
   16884:	cmpmi	r2, r1, asr #12
   16888:			; <UNDEFINED> instruction: 0x0c07eb1c
   1688c:	tsteq	r1, r2, asr #22
   16890:			; <UNDEFINED> instruction: 0x0c0ceb1c
   16894:	bl	10680c4 <backup_type@@Base+0x1033ab4>
   16898:			; <UNDEFINED> instruction: 0xf7fe0202
   1689c:	blx	448fa <backup_type@@Base+0x102ea>
   168a0:	blx	fe8534b6 <backup_type@@Base+0xfe81eea6>
   168a4:	blx	96cb6 <backup_type@@Base+0x626a6>
   168a8:	ldrmi	r3, [r9], #-780	; 0xfffffcf4
   168ac:	smlawteq	r6, sp, r9, lr
   168b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   168b4:	svclt	0x001ef7fe
   168b8:			; <UNDEFINED> instruction: 0xf503fb00
   168bc:	streq	pc, [r1], #-268	; 0xfffffef4
   168c0:	smlatbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
   168c4:	blx	a18d2 <backup_type@@Base+0x6d2c2>
   168c8:	strtmi	r5, [r9], #-1292	; 0xfffffaf4
   168cc:	smlawteq	r6, sp, r9, lr
   168d0:	mrrcne	8, 14, sp, sl, cr14
   168d4:	stmiale	fp!, {r0, r9, fp, sp}^
   168d8:			; <UNDEFINED> instruction: 0xd127459c
   168dc:			; <UNDEFINED> instruction: 0xf1712801
   168e0:			; <UNDEFINED> instruction: 0xf6be0300
   168e4:	strb	sl, [r3, r7, lsl #30]!
   168e8:	vqrdmulh.s<illegal width 8>	d15, d3, d4
   168ec:			; <UNDEFINED> instruction: 0x3c0cfb02
   168f0:	movwcs	pc, #11172	; 0x2ba4	; <UNPREDICTABLE>
   168f4:	stmib	sp, {r0, r1, r5, r6, sl, lr}^
   168f8:	str	r2, [ip, r2, lsr #6]!
   168fc:			; <UNDEFINED> instruction: 0xf503fb00
   16900:	streq	pc, [r1], #-268	; 0xfffffef4
   16904:	smlatbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
   16908:	blx	a1916 <backup_type@@Base+0x6d306>
   1690c:	strtmi	r5, [r9], #-1292	; 0xfffffaf4
   16910:	smlawteq	r4, sp, r9, lr
   16914:	mrrcne	8, 8, sp, sl, cr4
   16918:	stmle	r1, {r0, r9, fp, sp}
   1691c:			; <UNDEFINED> instruction: 0xd10d459c
   16920:			; <UNDEFINED> instruction: 0xf1712801
   16924:			; <UNDEFINED> instruction: 0xf6be0300
   16928:	ldrb	sl, [r9, -ip, lsl #22]!
   1692c:	strtcc	lr, [r6], #-2525	; 0xfffff623
   16930:			; <UNDEFINED> instruction: 0xf1742b00
   16934:			; <UNDEFINED> instruction: 0xf6fe0300
   16938:	sbfx	sl, sp, #29, #26
   1693c:	strtcc	lr, [r4], #-2525	; 0xfffff623
   16940:			; <UNDEFINED> instruction: 0xf1742b00
   16944:			; <UNDEFINED> instruction: 0xf6fe0300
   16948:			; <UNDEFINED> instruction: 0xe769aafc
   1694c:	andeq	r8, r0, r8, ror fp
   16950:	andeq	sl, r1, lr, ror #29
   16954:	andeq	r8, r0, r8, asr #21
   16958:	andeq	r8, r0, r8, asr #19
   1695c:	muleq	r0, r2, r9
   16960:	andeq	sl, r1, ip, lsl #27
   16964:	ldrdeq	r5, [r0], -r6
   16968:	svcmi	0x00f0e92d
   1696c:	cfldr64vc	mvdx15, [r1, #-692]!	; 0xfffffd4c
   16970:	ldrmi	r4, [sl], r4, lsl #12
   16974:			; <UNDEFINED> instruction: 0x46149414
   16978:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1697c:			; <UNDEFINED> instruction: 0xf8df4608
   16980:	ldrbtmi	r3, [sl], #-2284	; 0xfffff714
   16984:	ldmpl	r3, {r1, r2, r3, r8, ip, pc}^
   16988:	mvnls	r6, #1769472	; 0x1b0000
   1698c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16990:	b	ad4948 <backup_type@@Base+0xaa0338>
   16994:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16998:	ldrbtmi	r9, [fp], #-2810	; 0xfffff506
   1699c:	blls	ffefb5fc <backup_type@@Base+0xffec6fec>
   169a0:	tstls	r1, #-1342177280	; 0xb0000000
   169a4:	stccs	0, cr9, [r0], {24}
   169a8:	orrshi	pc, r0, #0
   169ac:	bls	3b0a40 <backup_type@@Base+0x37c430>
   169b0:	ldrmi	r6, [fp], r7, ror #16
   169b4:			; <UNDEFINED> instruction: 0xf8124616
   169b8:	blcs	3655c4 <backup_type@@Base+0x330fb4>
   169bc:	cmphi	ip, r0, lsl #4	; <UNPREDICTABLE>
   169c0:	ldmle	r7!, {r3, r8, r9, fp, sp}^
   169c4:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   169c8:	ldrtmi	r2, [r0], -r4, lsl #4
   169cc:	eorlt	pc, r0, sp, asr #17
   169d0:			; <UNDEFINED> instruction: 0xf7ec4479
   169d4:	ldmiblt	r8!, {r5, r8, r9, fp, sp, lr, pc}
   169d8:			; <UNDEFINED> instruction: 0x1d357932
   169dc:	strtmi	fp, [fp], -r2, lsr #3
   169e0:	andcs	r4, r1, r1, lsl r6
   169e4:	stmdbcs	r2!, {r1, r2, sp, lr, pc}
   169e8:	orrshi	pc, r0, r0
   169ec:	andcc	r7, r1, r9, asr r8
   169f0:	teqlt	r9, r1, lsl #6
   169f4:	mvnsle	r2, ip, asr r9
   169f8:	movwcc	r7, #6233	; 0x1859
   169fc:	svclt	0x0018295c
   16a00:	rscsle	r2, r3, r2, lsr #18
   16a04:	eorlt	pc, r0, sp, asr #17
   16a08:	ldrdhi	pc, [ip], -sp	; <UNPREDICTABLE>
   16a0c:			; <UNDEFINED> instruction: 0x4621ad3d
   16a10:	strbmi	r4, [r0], -sl, lsr #12
   16a14:	mrrc2	0, 0, pc, lr, cr3	; <UNPREDICTABLE>
   16a18:			; <UNDEFINED> instruction: 0xf0002800
   16a1c:	movwcs	r8, #860	; 0x35c
   16a20:	ldmdavc	r3!, {r4, r8, r9, ip, pc}
   16a24:			; <UNDEFINED> instruction: 0xf0002b00
   16a28:	ldrbls	r8, [r5, -fp, lsr #2]!
   16a2c:	bvs	ae0634 <backup_type@@Base+0xaac024>
   16a30:	stmdavs	sl!, {r0, r1, r3, r4, r5, r7, r9, sl, lr}
   16a34:	stmdbvs	pc!, {r0, r1, r2, r5, r8, fp, sp, pc}^	; <UNPREDICTABLE>
   16a38:	beq	92a68 <backup_type@@Base+0x5e458>
   16a3c:	strcs	r6, [r0], #-2344	; 0xfffff6d8
   16a40:	vmin.s8	<illegal reg q12.5>, q0, q7
   16a44:			; <UNDEFINED> instruction: 0xf88d766c
   16a48:	bl	5bf304 <backup_type@@Base+0x58acf4>
   16a4c:	bl	12d9270 <backup_type@@Base+0x12a4c60>
   16a50:	andcc	r7, r1, r7, ror #23
   16a54:	strmi	r9, [fp], -ip, lsl #6
   16a58:			; <UNDEFINED> instruction: 0x469c9274
   16a5c:	ldrbmi	r6, [r6], -sl, lsr #17
   16a60:	ldrbmi	r9, [pc], -ip, lsl #22
   16a64:	strbvs	lr, [r8, -sp, asr #19]!
   16a68:	strmi	r1, [r6], -r7, asr #15
   16a6c:	strbvs	lr, [ip, -sp, asr #19]!
   16a70:	ldmdage	r6!, {r0, r1, r2, r3, r5, r6, r7, fp, sp, lr}^
   16a74:	eorscs	r9, r8, #536870913	; 0x20000001
   16a78:	eorcc	pc, r0, ip, asr #17
   16a7c:	ldmibvc	ip!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   16a80:	b	13fd6d0 <backup_type@@Base+0x13c90c0>
   16a84:	ldrtmi	r7, [lr], -r7, ror #23
   16a88:			; <UNDEFINED> instruction: 0x465f9115
   16a8c:	ldrvs	lr, [r0, -r9, asr #19]
   16a90:			; <UNDEFINED> instruction: 0x461e17df
   16a94:	ldrvs	lr, [r2, -r9, asr #19]
   16a98:	stmdavs	pc!, {r0, r5, r9, sl, lr}^	; <UNPREDICTABLE>
   16a9c:			; <UNDEFINED> instruction: 0xf8c92302
   16aa0:			; <UNDEFINED> instruction: 0xf8c94030
   16aa4:	b	13e2b1c <backup_type@@Base+0x13ae50c>
   16aa8:	ldrtmi	r7, [lr], -r7, ror #23
   16aac:	stmib	r9, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
   16ab0:			; <UNDEFINED> instruction: 0xf7ec6714
   16ab4:	bvs	fead122c <backup_type@@Base+0xfea9cc1c>
   16ab8:	vstrge.16	s19, [r8, #-16]	; <UNPREDICTABLE>
   16abc:	strvc	pc, [r0, pc, lsl #4]!
   16ac0:			; <UNDEFINED> instruction: 0x6700e9d7
   16ac4:			; <UNDEFINED> instruction: 0xf8c946a3
   16ac8:			; <UNDEFINED> instruction: 0xf50120c0
   16acc:	bls	319688 <backup_type@@Base+0x2e5078>
   16ad0:	mvnvc	pc, #1073741824	; 0x40000000
   16ad4:			; <UNDEFINED> instruction: 0xf50a1876
   16ad8:			; <UNDEFINED> instruction: 0xf5035a1c
   16adc:	bl	11e7754 <backup_type@@Base+0x11b3144>
   16ae0:	movwls	r7, #34785	; 0x87e1
   16ae4:	stmib	r9, {r0, r1, r3, r6, r9, sl, lr}^
   16ae8:	vqshl.s8	d18, d18, d0
   16aec:			; <UNDEFINED> instruction: 0xf8a9120d
   16af0:	stmib	r9, {r3, r4, r7, lr}^
   16af4:			; <UNDEFINED> instruction: 0xf8c94427
   16af8:	stmib	r9, {r2, r3, r5, r7, lr}^
   16afc:			; <UNDEFINED> instruction: 0xf8c94429
   16b00:			; <UNDEFINED> instruction: 0xf88940b0
   16b04:			; <UNDEFINED> instruction: 0xf8a940b4
   16b08:			; <UNDEFINED> instruction: 0xf8c940b6
   16b0c:			; <UNDEFINED> instruction: 0xf88940b8
   16b10:			; <UNDEFINED> instruction: 0x465440bc
   16b14:	sbccs	pc, r4, r9, asr #17
   16b18:	ldrmi	r4, [r8], r1, asr #13
   16b1c:	adcsmi	r2, fp, #0, 6
   16b20:	rscscc	pc, pc, #79	; 0x4f
   16b24:	adcsmi	fp, r2, #8, 30
   16b28:			; <UNDEFINED> instruction: 0xf50dd320
   16b2c:	strtmi	r7, [r9], -r6, lsr #21
   16b30:	eorvs	r4, ip, r8, asr #12
   16b34:			; <UNDEFINED> instruction: 0xf0034652
   16b38:	smlalbtlt	pc, r8, sp, fp	; <UNPREDICTABLE>
   16b3c:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
   16b40:			; <UNDEFINED> instruction: 0xf8dab132
   16b44:			; <UNDEFINED> instruction: 0xf8d80020
   16b48:	addmi	r1, r8, #200	; 0xc8
   16b4c:	cmnhi	r4, #64	; 0x40	; <UNPREDICTABLE>
   16b50:	msrmi	CPSR_sxc, #1325400064	; 0x4f000000
   16b54:	cmneq	r6, #192, 4	; <UNPREDICTABLE>
   16b58:			; <UNDEFINED> instruction: 0xf50418f6
   16b5c:	blls	217f18 <backup_type@@Base+0x1e3908>
   16b60:	ldrpl	pc, [ip], #-1284	; 0xfffffafc
   16b64:	streq	lr, [fp, -r7, asr #22]
   16b68:	bicsle	r4, r7, r3, lsr #5
   16b6c:	strbmi	r4, [r8], r3, asr #12
   16b70:			; <UNDEFINED> instruction: 0xf8d94699
   16b74:	teqlt	r8, r0, asr #1
   16b78:	ldrdne	pc, [ip], #137	; 0x89
   16b7c:			; <UNDEFINED> instruction: 0xf7ebb121
   16b80:	stmdacs	r0, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
   16b84:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
   16b88:			; <UNDEFINED> instruction: 0xf7fd4648
   16b8c:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   16b90:	adchi	pc, sl, r0, asr #32
   16b94:	umlalsmi	pc, r5, r9, r8	; <UNPREDICTABLE>
   16b98:			; <UNDEFINED> instruction: 0xf0402c00
   16b9c:			; <UNDEFINED> instruction: 0xf89980fd
   16ba0:	mcrcs	0, 0, r6, cr0, cr8, {4}
   16ba4:	blge	1d4ad6c <backup_type@@Base+0x1d1675c>
   16ba8:	muleq	r3, r3, r8
   16bac:	stm	r3, {r2, r4, r8, r9, fp, ip, pc}
   16bb0:	strcs	r0, [r1], -r3
   16bb4:	suble	r2, r6, r0, lsl #24
   16bb8:	blcs	3d804 <backup_type@@Base+0x91f4>
   16bbc:	movthi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
   16bc0:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   16bc4:	ldrbtmi	r9, [r9], #-2065	; 0xfffff7ef
   16bc8:	svc	0x005cf7eb
   16bcc:			; <UNDEFINED> instruction: 0xf0402800
   16bd0:			; <UNDEFINED> instruction: 0xf8df82c2
   16bd4:	ldrbtmi	r0, [r8], #-1704	; 0xfffff958
   16bd8:			; <UNDEFINED> instruction: 0xfffaf7fc
   16bdc:	stclge	14, cr9, [r8, #-80]	; 0xffffffb0
   16be0:			; <UNDEFINED> instruction: 0x069cf8df
   16be4:	ldrbtmi	r6, [r8], #-2163	; 0xfffff78d
   16be8:	movwls	r6, #2098	; 0x832
   16bec:			; <UNDEFINED> instruction: 0xf7fc17d3
   16bf0:	strtmi	pc, [r9], -pc, ror #31
   16bf4:			; <UNDEFINED> instruction: 0xf7eb4630
   16bf8:	cmplt	r0, r4, lsr pc
   16bfc:	bge	fe91f004 <backup_type@@Base+0xfe8ea9f4>
   16c00:			; <UNDEFINED> instruction: 0xf7fd4628
   16c04:	strmi	pc, [r1], -r1, ror #18
   16c08:			; <UNDEFINED> instruction: 0x0678f8df
   16c0c:			; <UNDEFINED> instruction: 0xf7fc4478
   16c10:	ldclge	15, cr15, [r3, #-892]	; 0xfffffc84
   16c14:			; <UNDEFINED> instruction: 0x46409914
   16c18:			; <UNDEFINED> instruction: 0xf003462a
   16c1c:	orrlt	pc, r8, fp, asr fp	; <UNPREDICTABLE>
   16c20:	strtmi	sl, [r8], -r4, lsr #21
   16c24:	bvs	1b9f02c <backup_type@@Base+0x1b6aa1c>
   16c28:			; <UNDEFINED> instruction: 0xf94ef7fd
   16c2c:			; <UNDEFINED> instruction: 0x4605a99d
   16c30:			; <UNDEFINED> instruction: 0xf7fc4630
   16c34:	strtmi	pc, [r9], -r1, asr #30
   16c38:			; <UNDEFINED> instruction: 0xf8df4602
   16c3c:	ldrbtmi	r0, [r8], #-1612	; 0xfffff9b4
   16c40:			; <UNDEFINED> instruction: 0xffc6f7fc
   16c44:	blls	2e84e4 <backup_type@@Base+0x2b3ed4>
   16c48:	mulle	r2, r8, r5
   16c4c:			; <UNDEFINED> instruction: 0xf0034640
   16c50:	ldmdals	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   16c54:	svc	0x005ef7eb
   16c58:			; <UNDEFINED> instruction: 0x2630f8df
   16c5c:			; <UNDEFINED> instruction: 0x360cf8df
   16c60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16c64:	blls	ffbf0cd4 <backup_type@@Base+0xffbbc6c4>
   16c68:			; <UNDEFINED> instruction: 0xf041405a
   16c6c:			; <UNDEFINED> instruction: 0x46308130
   16c70:	cfldr64vc	mvdx15, [r1, #-52]!	; 0xffffffcc
   16c74:	svchi	0x00f0e8bd
   16c78:			; <UNDEFINED> instruction: 0xf43f2b20
   16c7c:	ssat	sl, #2, fp, lsl #29
   16c80:			; <UNDEFINED> instruction: 0x660cf8df
   16c84:			; <UNDEFINED> instruction: 0xe6d0447e
   16c88:	ldrdcs	lr, [r7, -r9]!
   16c8c:	ldrdpl	pc, [ip], r9	; <UNPREDICTABLE>
   16c90:	ldrdcc	lr, [r9], -r9	; <UNPREDICTABLE>
   16c94:	streq	lr, [r2, -r5, asr #20]
   16c98:			; <UNDEFINED> instruction: 0xf8d9430f
   16c9c:	teqmi	r8, #176	; 0xb0
   16ca0:	movwmi	r4, #13323	; 0x340b
   16ca4:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   16ca8:	stccs	0, cr8, [r0], {155}	; 0x9b
   16cac:	stccs	0, cr13, [r1, #-812]	; 0xfffffcd4
   16cb0:	subshi	pc, r7, #0, 6
   16cb4:	vpmax.u8	d2, d0, d1
   16cb8:			; <UNDEFINED> instruction: 0xf8d98265
   16cbc:	blcs	62f44 <backup_type@@Base+0x2e934>
   16cc0:	subshi	pc, fp, #0, 6
   16cc4:	ldrdcc	pc, [r8], r9	; <UNPREDICTABLE>
   16cc8:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   16ccc:			; <UNDEFINED> instruction: 0xf8d98251
   16cd0:			; <UNDEFINED> instruction: 0xf8d930a4
   16cd4:	ldrmi	r2, [r3], #-176	; 0xffffff50
   16cd8:			; <UNDEFINED> instruction: 0xddb42b01
   16cdc:	ldreq	pc, [r4, #2271]!	; 0x8df
   16ce0:			; <UNDEFINED> instruction: 0xf7fc4478
   16ce4:			; <UNDEFINED> instruction: 0xe7aeff75
   16ce8:	umlalsvs	pc, r5, r9, r8	; <UNPREDICTABLE>
   16cec:	adcle	r2, sl, r0, lsl #28
   16cf0:	bls	63d930 <backup_type@@Base+0x609320>
   16cf4:	ldrdne	pc, [r0], -r9
   16cf8:	addsmi	r4, r9, #318767104	; 0x13000000
   16cfc:	mvnhi	pc, r0, lsl #1
   16d00:	ldreq	pc, [r4, #2271]	; 0x8df
   16d04:			; <UNDEFINED> instruction: 0xf7fc4478
   16d08:	eors	pc, ip, r3, ror #30
   16d0c:			; <UNDEFINED> instruction: 0xf8cd2864
   16d10:	vhadd.u8	d11, d0, d16
   16d14:	blge	fef77454 <backup_type@@Base+0xfef42e44>
   16d18:	movwcs	r9, #785	; 0x311
   16d1c:	bcs	8bb964 <backup_type@@Base+0x887354>
   16d20:	andsle	r9, r0, r1, lsl r9
   16d24:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   16d28:	subseq	pc, ip, #-2147483608	; 0x80000028
   16d2c:			; <UNDEFINED> instruction: 0xf282fab2
   16d30:	stmiane	fp!, {r1, r4, r6, r8, fp}
   16d34:	mrrcne	12, 10, r5, sp, cr8
   16d38:	bcs	8b4ea8 <backup_type@@Base+0x880898>
   16d3c:	bleq	94d48 <backup_type@@Base+0x60738>
   16d40:			; <UNDEFINED> instruction: 0xf8cdd1f2
   16d44:	movwcs	fp, #32
   16d48:	andvc	r9, fp, r1, lsl r8
   16d4c:	blx	d2d60 <backup_type@@Base+0x9e750>
   16d50:	strmi	r4, [r6], -r0, lsl #13
   16d54:			; <UNDEFINED> instruction: 0xf43f2800
   16d58:			; <UNDEFINED> instruction: 0xf8ddaf7c
   16d5c:	strcc	fp, [r1, #-32]	; 0xffffffe0
   16d60:			; <UNDEFINED> instruction: 0xf815462e
   16d64:	blcs	365970 <backup_type@@Base+0x331360>
   16d68:			; <UNDEFINED> instruction: 0x81acf200
   16d6c:	ldmle	r7!, {r3, r8, r9, fp, sp}^
   16d70:			; <UNDEFINED> instruction: 0x4621ad3d
   16d74:			; <UNDEFINED> instruction: 0xf8cd4640
   16d78:	strtmi	fp, [sl], -r0, lsr #32
   16d7c:	blx	fead2d90 <backup_type@@Base+0xfea9e780>
   16d80:			; <UNDEFINED> instruction: 0xf47f2800
   16d84:	strcs	sl, [r0], -lr, asr #28
   16d88:			; <UNDEFINED> instruction: 0xf04fe75d
   16d8c:			; <UNDEFINED> instruction: 0xf8c933ff
   16d90:			; <UNDEFINED> instruction: 0xf8c900cc
   16d94:	ldrbt	r3, [r7], r8, asr #1
   16d98:	streq	pc, [r0, #-2271]	; 0xfffff721
   16d9c:			; <UNDEFINED> instruction: 0xf7fc4478
   16da0:			; <UNDEFINED> instruction: 0xf899ff17
   16da4:	blcs	2300c <quoting_style_vals@@Base+0x2c4c>
   16da8:	orrshi	pc, ip, r0, asr #32
   16dac:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   16db0:			; <UNDEFINED> instruction: 0xf8d99916
   16db4:	stmiapl	ip, {r4, r5, r7, sp}^
   16db8:	bcs	30e54 <quoting_style_vals@@Base+0x10a94>
   16dbc:	eorshi	pc, r4, #64	; 0x40
   16dc0:	blcs	3da0c <backup_type@@Base+0x93fc>
   16dc4:	ldrbthi	pc, [r8], #0	; <UNPREDICTABLE>
   16dc8:	strbmi	r9, [r2, #-2571]	; 0xfffff5f5
   16dcc:	mvnhi	pc, r0
   16dd0:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   16dd4:	tstcs	r1, r8, lsr #12
   16dd8:			; <UNDEFINED> instruction: 0xf7ec447a
   16ddc:	orr	lr, fp, r8, ror #16
   16de0:	blge	1a5155c <backup_type@@Base+0x1a1cf4c>
   16de4:	svceq	0x0000f1ba
   16de8:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
   16dec:	andhi	pc, r9, #192, 4
   16df0:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   16df4:			; <UNDEFINED> instruction: 0xf0002b02
   16df8:			; <UNDEFINED> instruction: 0xf64f81e1
   16dfc:			; <UNDEFINED> instruction: 0xf6cf0194
   16e00:	bl	6b3604 <backup_type@@Base+0x67eff4>
   16e04:			; <UNDEFINED> instruction: 0xf04f0101
   16e08:	tstls	sl, r0, lsl #6
   16e0c:	rscscc	pc, pc, pc, asr #32
   16e10:	tsteq	r0, fp, asr #22
   16e14:	vqrshl.s8	d20, d11, d16
   16e18:	svclt	0x0008726c
   16e1c:			; <UNDEFINED> instruction: 0x911b4592
   16e20:	streq	pc, [r0, -pc, asr #32]
   16e24:	tstcs	sl, #3620864	; 0x374000
   16e28:			; <UNDEFINED> instruction: 0x81b1f080
   16e2c:			; <UNDEFINED> instruction: 0xf1732a00
   16e30:	vsubw.s8	q0, q0, d0
   16e34:	blls	6b7500 <backup_type@@Base+0x682ef0>
   16e38:			; <UNDEFINED> instruction: 0x461917da
   16e3c:			; <UNDEFINED> instruction: 0x460a4613
   16e40:			; <UNDEFINED> instruction: 0x460d9915
   16e44:	cmnvs	r9, sl, lsl r9
   16e48:			; <UNDEFINED> instruction: 0x011ae9dd
   16e4c:	svclt	0x000c4299
   16e50:			; <UNDEFINED> instruction: 0x27014290
   16e54:	streq	pc, [r1, -r7]
   16e58:			; <UNDEFINED> instruction: 0xf0402f00
   16e5c:	ldmib	r9, {r2, r6, r7, r8, pc}^
   16e60:			; <UNDEFINED> instruction: 0xf04f230e
   16e64:			; <UNDEFINED> instruction: 0xf04f30ff
   16e68:			; <UNDEFINED> instruction: 0xf89931ff
   16e6c:	ldmdane	r4, {r0, r2, r4, r5, r7, lr, pc}
   16e70:	streq	lr, [r1, #-2899]	; 0xfffff4ad
   16e74:	ssatmi	r9, #3, r5, lsl #22
   16e78:	tstcs	r1, ip, ror #30
   16e7c:	tstvs	ip, r0, lsl #2
   16e80:	addsmi	r1, sp, #59506688	; 0x38c0000
   16e84:	adcmi	fp, r4, #12, 30	; 0x30
   16e88:	stmdbcs	r0, {r0, r8, sp}
   16e8c:	asrshi	pc, r0, #32	; <UNPREDICTABLE>
   16e90:	tstcs	r0, #3555328	; 0x364000
   16e94:	andls	r1, r8, #54788096	; 0x3440000
   16e98:	ldmdbls	r5, {r0, r1, r3, r7, r9, lr}
   16e9c:	addsmi	fp, r2, #8, 30
   16ea0:	svclt	0x001460ca
   16ea4:	movwcs	r2, #769	; 0x301
   16ea8:			; <UNDEFINED> instruction: 0xf040930c
   16eac:			; <UNDEFINED> instruction: 0xf8d981a1
   16eb0:	stmdacs	r0, {r2, r3, r5, r7}
   16eb4:	strbhi	pc, [fp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   16eb8:	umullscc	pc, r9, r9, r8	; <UNPREDICTABLE>
   16ebc:			; <UNDEFINED> instruction: 0xf0002b00
   16ec0:			; <UNDEFINED> instruction: 0xf8d98506
   16ec4:			; <UNDEFINED> instruction: 0xf1bee09c
   16ec8:			; <UNDEFINED> instruction: 0xf0400f00
   16ecc:			; <UNDEFINED> instruction: 0xf8d98500
   16ed0:	blcs	23158 <quoting_style_vals@@Base+0x2d98>
   16ed4:	ldrthi	pc, [fp], #-0	; <UNPREDICTABLE>
   16ed8:			; <UNDEFINED> instruction: 0xf8c99b15
   16edc:	stmib	r3, {r2, r3, r4, r6, ip, sp, lr}^
   16ee0:	addsvs	r7, pc, r0, lsl #14
   16ee4:	svceq	0x0000f1bc
   16ee8:	ldrbthi	pc, [pc], #64	; 16ef0 <__assert_fail@plt+0x13e88>	; <UNPREDICTABLE>
   16eec:	ldrtmi	r9, [fp], -ip, lsl #30
   16ef0:			; <UNDEFINED> instruction: 0xf04f9915
   16ef4:	andvs	r3, sl, #-268435441	; 0xf000000f
   16ef8:	ldrdcs	pc, [r4], r9	; <UNPREDICTABLE>
   16efc:			; <UNDEFINED> instruction: 0xf0402a00
   16f00:	bls	57805c <backup_type@@Base+0x543a4c>
   16f04:	vldrls	s12, [r5, #-72]	; 0xffffffb8
   16f08:	bleq	ff253344 <backup_type@@Base+0xff21ed34>
   16f0c:			; <UNDEFINED> instruction: 0xf8cb4640
   16f10:	stmib	fp, {r5, sp}^
   16f14:	stmdbvs	ip!, {r0, r8, r9, ip, sp, lr}^
   16f18:	blls	2287c4 <backup_type@@Base+0x1f41b4>
   16f1c:	and	pc, r0, fp, asr #17
   16f20:	andsmi	pc, r4, fp, asr #17
   16f24:	bcc	111658 <backup_type@@Base+0xdd048>
   16f28:	blx	52f3c <backup_type@@Base+0x1e92c>
   16f2c:			; <UNDEFINED> instruction: 0x462a4659
   16f30:	strmi	r4, [r3], -r2, lsl #13
   16f34:			; <UNDEFINED> instruction: 0xf7fc4640
   16f38:	stmdacs	r0, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
   16f3c:	eorhi	pc, sp, #64	; 0x40
   16f40:	ldrsbtcc	pc, [r0], r9	; <UNPREDICTABLE>
   16f44:	blcs	3bba4 <backup_type@@Base+0x7594>
   16f48:	mvnhi	pc, r0, asr #32
   16f4c:			; <UNDEFINED> instruction: 0xf8db9b15
   16f50:			; <UNDEFINED> instruction: 0xf8db1004
   16f54:	ldrmi	r0, [sl], -r0
   16f58:	ldmvs	r5, {r2, r3, r4, fp, sp, lr}
   16f5c:	ldmdavs	fp, {r1, r4, r8, ip, pc}^
   16f60:			; <UNDEFINED> instruction: 0xf8db9514
   16f64:	ldmdbls	r2, {r2, r3, ip, lr}
   16f68:			; <UNDEFINED> instruction: 0xa010f8d2
   16f6c:	adcmi	r9, r0, #8, 10	; 0x2000000
   16f70:	addsmi	fp, r9, #8, 30
   16f74:	ldmdbvs	r7, {r0, r2, r4, r6, r7, fp, sp, lr}^
   16f78:	ldrdgt	pc, [r8], -fp
   16f7c:			; <UNDEFINED> instruction: 0xf8db950e
   16f80:			; <UNDEFINED> instruction: 0xf8995010
   16f84:	ldrhls	r2, [r8], -r5
   16f88:	ldrls	r9, [sl], #-1297	; 0xfffffaef
   16f8c:			; <UNDEFINED> instruction: 0x5014f8db
   16f90:			; <UNDEFINED> instruction: 0xf040931c
   16f94:	blls	3b8850 <backup_type@@Base+0x384240>
   16f98:	ldcls	8, cr9, [r4], {8}
   16f9c:	blx	fecddab0 <backup_type@@Base+0xfeca94a0>
   16fa0:	strmi	pc, [r4, #899]!	; 0x383
   16fa4:	cmpne	r3, #323584	; 0x4f000
   16fa8:	movwcs	fp, #3848	; 0xf08
   16fac:			; <UNDEFINED> instruction: 0xf0002b00
   16fb0:	blls	478834 <backup_type@@Base+0x444224>
   16fb4:			; <UNDEFINED> instruction: 0xf0404553
   16fb8:	adcsmi	r8, sp, #28311552	; 0x1b00000
   16fbc:	ldrhi	pc, [r8], -r0, asr #32
   16fc0:			; <UNDEFINED> instruction: 0xf43f2a00
   16fc4:	ldmmi	r8!, {r6, r9, sl, fp, sp, pc}
   16fc8:	ldcmi	12, cr10, [r8, #856]!	; 0x358
   16fcc:			; <UNDEFINED> instruction: 0xf7fc4478
   16fd0:			; <UNDEFINED> instruction: 0x4622fdff
   16fd4:	ldrbmi	r4, [r8], -r9, asr #12
   16fd8:			; <UNDEFINED> instruction: 0xff76f7fc
   16fdc:			; <UNDEFINED> instruction: 0x462f447d
   16fe0:	ldmmi	r3!, {r0, r9, sl, lr}
   16fe4:			; <UNDEFINED> instruction: 0xf7fc4478
   16fe8:			; <UNDEFINED> instruction: 0x4622fdf3
   16fec:	ldmdals	r5, {r0, r3, r6, r9, sl, lr}
   16ff0:			; <UNDEFINED> instruction: 0xff6af7fc
   16ff4:	stmiami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   16ff8:			; <UNDEFINED> instruction: 0xf7fc4478
   16ffc:	bmi	febd67a8 <backup_type@@Base+0xfeba2198>
   17000:	movwcs	r4, #5672	; 0x1628
   17004:	movwls	r4, #50298	; 0xc47a
   17008:	ldmdbls	ip, {r1, r4, r8, r9, fp, ip, pc}
   1700c:			; <UNDEFINED> instruction: 0xf000428b
   17010:	stmibmi	sl!, {r1, r3, r4, r6, r8, r9, sl, pc}
   17014:	blls	628200 <backup_type@@Base+0x5f3bf0>
   17018:	blls	6a8a90 <backup_type@@Base+0x674480>
   1701c:			; <UNDEFINED> instruction: 0xf000459c
   17020:			; <UNDEFINED> instruction: 0xf8df874d
   17024:	ldrbtmi	lr, [lr], #668	; 0x29c
   17028:	addsgt	pc, r8, #14614528	; 0xdf0000
   1702c:	stmib	sp, {r2, r5, r6, r8, r9, sp}^
   17030:	ldrmi	r1, [r9], -r5, lsl #28
   17034:	andls	r4, r4, #252, 8	; 0xfc000000
   17038:	andcs	r9, r1, #3
   1703c:	stmib	sp, {r5, r9, sl, lr}^
   17040:			; <UNDEFINED> instruction: 0xf8cd5701
   17044:			; <UNDEFINED> instruction: 0xf7ecc000
   17048:	bge	ff911078 <backup_type@@Base+0xff8dca68>
   1704c:			; <UNDEFINED> instruction: 0xf8122334
   17050:	ldrmi	r0, [r9], -r1, lsl #26
   17054:	stmdacs	r0!, {r0, r8, r9, fp, ip, sp}
   17058:	strthi	pc, [fp], r0, asr #32
   1705c:	mvnsle	r2, r0, lsl #22
   17060:	ldmmi	r9, {r4, r5, r6, r7, r9, fp, sp, pc}
   17064:			; <UNDEFINED> instruction: 0x46214413
   17068:	andcs	r4, r0, #120, 8	; 0x78000000
   1706c:	stclcs	8, cr15, [r8], #-12
   17070:	stc2	7, cr15, [lr, #1008]!	; 0x3f0
   17074:	ldrbtmi	r4, [r8], #-2197	; 0xfffff76b
   17078:	stc2	7, cr15, [sl, #1008]!	; 0x3f0
   1707c:	blcs	3dcb4 <backup_type@@Base+0x96a4>
   17080:	ldrbthi	pc, [r1], r0, asr #32	; <UNPREDICTABLE>
   17084:	bls	3bdcac <backup_type@@Base+0x38969c>
   17088:	addsmi	r9, r3, #278528	; 0x44000
   1708c:	ldrbmi	fp, [r1, #-3864]	; 0xfffff0e8
   17090:	strbthi	pc, [r3], r0, asr #32	; <UNPREDICTABLE>
   17094:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
   17098:	ldc2	7, cr15, [sl, #1008]	; 0x3f0
   1709c:	blcs	3dcfc <backup_type@@Base+0x96ec>
   170a0:	strbhi	pc, [r7], -r0, asr #32	; <UNPREDICTABLE>
   170a4:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
   170a8:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   170ac:	ldc2	7, cr15, [r0, #1008]	; 0x3f0
   170b0:	andls	lr, ip, #843055104	; 0x32400000
   170b4:	cdp	7, 3, cr15, cr0, cr11, {7}
   170b8:	andsls	r9, r0, ip, lsl #20
   170bc:	blls	443624 <backup_type@@Base+0x40f014>
   170c0:			; <UNDEFINED> instruction: 0xe62c9311
   170c4:			; <UNDEFINED> instruction: 0xf43f2b20
   170c8:	ldrb	sl, [r1], -fp, asr #28
   170cc:	strmi	sl, [r4], -r5, lsr #16
   170d0:	blx	ff3d50c6 <backup_type@@Base+0xff3a0ab6>
   170d4:	movwcs	lr, #1130	; 0x46a
   170d8:			; <UNDEFINED> instruction: 0x461e9310
   170dc:	ldmdami	pc!, {r0, r3, r4, r5, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   170e0:			; <UNDEFINED> instruction: 0xe6104478
   170e4:	andscs	r4, r8, #112640	; 0x1b800
   170e8:	tstcs	r1, r6, lsl ip
   170ec:	stmiapl	r4!, {r2, r3, r4, r5, r6, fp, lr}^
   170f0:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   170f4:	stcl	7, cr15, [r6, #940]	; 0x3ac
   170f8:	ldrdcs	pc, [r4], r9	; <UNPREDICTABLE>
   170fc:	ldrsbtcc	pc, [r0], r9	; <UNPREDICTABLE>
   17100:	cmnlt	r2, r5, lsr #16
   17104:			; <UNDEFINED> instruction: 0xf8d9b973
   17108:	blcs	23160 <quoting_style_vals@@Base+0x2da0>
   1710c:	ldmdami	r5!, {r0, r1, r2, r4, r8, sl, fp, ip, lr, pc}^
   17110:	andcs	r4, r5, #45088768	; 0x2b00000
   17114:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   17118:	ldc	7, cr15, [r4, #940]!	; 0x3ac
   1711c:	ldrsbtcc	pc, [r0], r9	; <UNPREDICTABLE>
   17120:	cmnlt	r3, r5, lsr #16
   17124:			; <UNDEFINED> instruction: 0xf8d9a99d
   17128:			; <UNDEFINED> instruction: 0xf7fc0018
   1712c:	bmi	1bd6448 <backup_type@@Base+0x1ba1e38>
   17130:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   17134:	strtmi	r4, [r8], -r3, lsl #12
   17138:	cdp	7, 11, cr15, cr8, cr11, {7}
   1713c:	strtmi	r6, [r9], -r5, lsr #16
   17140:			; <UNDEFINED> instruction: 0xf7eb200a
   17144:			; <UNDEFINED> instruction: 0xf899eefe
   17148:			; <UNDEFINED> instruction: 0xf8996098
   1714c:	mcrcs	0, 0, r4, cr0, cr5, {5}
   17150:	cfldrsge	mvf15, [sl, #252]	; 0xfc
   17154:	stmdami	r5!, {r0, r1, r2, r5, r8, sl, sp, lr, pc}^
   17158:	ldrbtmi	r9, [r8], #-2321	; 0xfffff6ef
   1715c:	ldc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
   17160:	stmdami	r3!, {r2, r3, r4, r5, r8, sl, sp, lr, pc}^
   17164:			; <UNDEFINED> instruction: 0xf7fc4478
   17168:			; <UNDEFINED> instruction: 0xf8d9fd33
   1716c:	str	r2, [r1, #156]!	; 0x9c
   17170:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   17174:	stc2	7, cr15, [ip, #-1008]!	; 0xfffffc10
   17178:	ldmdami	pc, {r0, r3, r5, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1717c:			; <UNDEFINED> instruction: 0xf7fc4478
   17180:	ldr	pc, [pc, #3367]	; 17eaf <__assert_fail@plt+0x14e47>
   17184:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   17188:	stc2	7, cr15, [r2, #-1008]!	; 0xfffffc10
   1718c:	bcs	507e8 <backup_type@@Base+0x1c1d8>
   17190:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   17194:	mcrge	6, 2, pc, cr15, cr15, {5}	; <UNPREDICTABLE>
   17198:	strb	r2, [ip], -r1, lsl #14
   1719c:	ldmdals	r1, {r3, r4, r6, r8, fp, lr}
   171a0:			; <UNDEFINED> instruction: 0xf7eb4479
   171a4:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
   171a8:	rscshi	pc, r7, #64	; 0x40
   171ac:			; <UNDEFINED> instruction: 0x462b4855
   171b0:	tstcs	r1, r1, lsr #4
   171b4:			; <UNDEFINED> instruction: 0xf7eb4478
   171b8:	ldr	lr, [sp, r6, ror #26]
   171bc:	svceq	0x0045f1ba
   171c0:	streq	pc, [r0, -pc, asr #32]
   171c4:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
   171c8:	vmax.f32	d27, d16, d28
   171cc:	vst3.16	{d23,d25,d27}, [pc :128], ip
   171d0:	bl	6b09c0 <backup_type@@Base+0x67c3b0>
   171d4:	bl	12d85f0 <backup_type@@Base+0x12a3fe0>
   171d8:	stccs	7, cr0, [r0], {7}
   171dc:	orrshi	pc, r6, #64	; 0x40
   171e0:	ldrtmi	r4, [fp], sl, lsr #13
   171e4:	stccs	6, cr14, [r0], {9}
   171e8:	rschi	pc, pc, #64	; 0x40
   171ec:	umlalsgt	pc, r5, r9, r8	; <UNPREDICTABLE>
   171f0:	svceq	0x0000f1bc
   171f4:	cfstrsge	mvf15, [r7, #-252]!	; 0xffffff04
   171f8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   171fc:	stc2l	7, cr15, [r8], #1008	; 0x3f0
   17200:			; <UNDEFINED> instruction: 0xf64fe521
   17204:			; <UNDEFINED> instruction: 0xf6cf0294
   17208:	bl	fecb3e0c <backup_type@@Base+0xfec7f7fc>
   1720c:	ldcls	0, cr0, [r5, #-40]	; 0xffffffd8
   17210:	mvnscc	pc, #79	; 0x4f
   17214:	tsteq	fp, r3, ror fp
   17218:	b	13e8afc <backup_type@@Base+0x13b44ec>
   1721c:	svclt	0x006873e0
   17220:	strmi	r2, [r2], -r1, lsl #14
   17224:	ldr	r6, [r1], -r8, ror #2
   17228:			; <UNDEFINED> instruction: 0x462b4838
   1722c:	tstcs	r1, r7, lsl r2
   17230:			; <UNDEFINED> instruction: 0xf7eb4478
   17234:	ldrb	lr, [pc, -r8, lsr #26]
   17238:	strbmi	r4, [r8], r3, asr #12
   1723c:			; <UNDEFINED> instruction: 0xf8c34699
   17240:			; <UNDEFINED> instruction: 0xf8c320cc
   17244:	vqadd.s8	q8, q8, q2
   17248:	movwcs	r1, #525	; 0x20d
   1724c:	sbcscs	pc, r0, r9, asr #17
   17250:	sbcscc	pc, r8, r9, asr #17
   17254:	stmdami	lr!, {r0, r2, r3, r7, sl, sp, lr, pc}
   17258:			; <UNDEFINED> instruction: 0xf7fc4478
   1725c:	ldrt	pc, [sp], #3257	; 0xcb9	; <UNPREDICTABLE>
   17260:	rsbshi	sl, r6, r0, lsl #14
   17264:	andeq	r0, r0, r0
   17268:	andeq	fp, r1, r6, asr #6
   1726c:	andeq	r0, r0, r0, asr r2
   17270:	andeq	fp, r1, lr, lsr #6
   17274:	strdeq	r8, [r0], -r0
   17278:	andeq	r8, r0, r2, ror #14
   1727c:	andeq	r8, r0, r2, lsr pc
   17280:	andeq	r8, r0, r6, ror #30
   17284:	andeq	r8, r0, r4, ror #30
   17288:	andeq	r8, r0, r6, asr #30
   1728c:	andeq	fp, r1, r8, rrx
   17290:	andeq	r8, r0, r8, ror #10
   17294:	andeq	r8, r0, r8, asr #14
   17298:	andeq	r8, r0, r4, lsl #10
   1729c:	andeq	r8, r0, ip, lsr #10
   172a0:	andeq	r0, r0, r0, lsl #5
   172a4:	andeq	r8, r0, r8, lsr r5
   172a8:	andeq	r8, r0, r8, ror r5
   172ac:	andeq	r7, r0, ip, ror #30
   172b0:	andeq	r8, r0, r4, lsl #11
   172b4:	muleq	r0, r0, r5
   172b8:	muleq	r0, r4, r4
   172bc:	andeq	r5, r0, r4, lsl #9
   172c0:	andeq	r5, r0, r2, ror r4
   172c4:	andeq	r8, r0, r4, ror r5
   172c8:	andeq	r7, r0, r4, lsr r7
   172cc:	andeq	r8, r0, lr, ror #10
   172d0:	andeq	r8, r0, r2, asr #11
   172d4:	andeq	r8, r0, r6, lsl #4
   172d8:	ldrdeq	r8, [r0], -r2
   172dc:	andeq	r8, r0, r0, lsl r1
   172e0:	andeq	r8, r0, ip, ror #3
   172e4:	andeq	r8, r0, sl, ror #4
   172e8:	andeq	r8, r0, r6, asr r2
   172ec:	andeq	r8, r0, sl, asr #19
   172f0:	andeq	r8, r0, ip, lsr #4
   172f4:	andeq	r8, r0, sl, lsl #5
   172f8:	andeq	r8, r0, ip, asr r2
   172fc:	andeq	r8, r0, lr, lsr #4
   17300:	andeq	r8, r0, r8, lsl #3
   17304:	andeq	r8, r0, ip, ror r1
   17308:	andeq	r8, r0, r2, lsr #5
   1730c:	andeq	r8, r0, r8, asr #1
   17310:	muleq	r0, r4, r8
   17314:	vmla.f32	q5, <illegal reg q14.5>, q3
   17318:			; <UNDEFINED> instruction: 0xf8d9315b
   1731c:			; <UNDEFINED> instruction: 0xf6450018
   17320:			; <UNDEFINED> instruction: 0xf8ad0358
   17324:	cmpcs	r8, #88, 6	; 0x60000001
   17328:	cmpcc	sl, #9240576	; 0x8d0000	; <UNPREDICTABLE>
   1732c:	blx	ff155326 <backup_type@@Base+0xff120d16>
   17330:			; <UNDEFINED> instruction: 0xf0024628
   17334:	strmi	pc, [r4], -pc, lsl #30
   17338:			; <UNDEFINED> instruction: 0xf0002800
   1733c:			; <UNDEFINED> instruction: 0xf8db851c
   17340:			; <UNDEFINED> instruction: 0xf8dd700c
   17344:	ldmib	fp, {r2, r4, r6, lr, pc}^
   17348:	strls	r3, [r8, -r1, lsl #10]
   1734c:	ldrdcs	pc, [r0], -fp
   17350:	svcls	0x00084661
   17354:	andcc	pc, r4, ip, asr #17
   17358:	andcs	pc, r0, ip, asr #17
   1735c:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   17360:			; <UNDEFINED> instruction: 0x2014f8db
   17364:	andvc	pc, ip, ip, asr #17
   17368:			; <UNDEFINED> instruction: 0x7010f8db
   1736c:	andpl	pc, r8, ip, asr #17
   17370:			; <UNDEFINED> instruction: 0xf8cc4665
   17374:	stmib	ip, {r5, ip, sp}^
   17378:			; <UNDEFINED> instruction: 0xf0027204
   1737c:			; <UNDEFINED> instruction: 0x462affd7
   17380:			; <UNDEFINED> instruction: 0x46034659
   17384:	strtmi	r4, [r0], -r2, lsl #13
   17388:	mrrc2	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
   1738c:	strtmi	r4, [r0], -r5, lsl #12
   17390:			; <UNDEFINED> instruction: 0xff9cf002
   17394:			; <UNDEFINED> instruction: 0xf43f2d00
   17398:			; <UNDEFINED> instruction: 0xf8d9add9
   1739c:	blcs	23624 <quoting_style_vals@@Base+0x3264>
   173a0:	eorhi	pc, ip, #0
   173a4:			; <UNDEFINED> instruction: 0x309cf8d9
   173a8:			; <UNDEFINED> instruction: 0xf0402b00
   173ac:	ldmib	r9, {r0, r2, r4, r6, r7, r9, pc}^
   173b0:	cfstr32cs	mvfx4, [r1], {2}
   173b4:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   173b8:	strmi	lr, [r8, #-2509]	; 0xfffff633
   173bc:	blls	58dff4 <backup_type@@Base+0x5599e4>
   173c0:			; <UNDEFINED> instruction: 0x1010f8d9
   173c4:	addmi	r6, r8, #152, 18	; 0x260000
   173c8:			; <UNDEFINED> instruction: 0xf114d006
   173cc:	movwls	r3, #33791	; 0x83ff
   173d0:			; <UNDEFINED> instruction: 0xf1439b09
   173d4:	movwls	r3, #37887	; 0x93ff
   173d8:	ldrdeq	lr, [r8, -sp]
   173dc:	bl	fec60fe4 <backup_type@@Base+0xfec2c9d4>
   173e0:			; <UNDEFINED> instruction: 0xf0407fe0
   173e4:	movwcs	r8, #29766	; 0x7446
   173e8:	movwcs	pc, #15232	; 0x3b80	; <UNPREDICTABLE>
   173ec:			; <UNDEFINED> instruction: 0x46184692
   173f0:	svccs	0x00004603
   173f4:	teqhi	r9, #64	; 0x40	; <UNPREDICTABLE>
   173f8:	vrecps.f32	d25, d2, d5
   173fc:			; <UNDEFINED> instruction: 0xf8d94493
   17400:	vshr.s8	d17, d0, #7
   17404:	ldmibvs	r8!, {r0, r3, r6, sl, sp}
   17408:	tstcc	r7, r9, lsl #20
   1740c:	streq	pc, [r1], #-2948	; 0xfffff47c
   17410:	strmi	r1, [ip], #-1992	; 0xfffff838
   17414:	adceq	lr, r4, r0, asr #23
   17418:	sbceq	lr, r0, r0, asr #23
   1741c:	strmi	r1, [r8], -r9, lsl #20
   17420:	bl	41d34c <backup_type@@Base+0x3e8d3c>
   17424:	bl	1458454 <backup_type@@Base+0x1423e44>
   17428:			; <UNDEFINED> instruction: 0xf1800503
   1742c:	ldmvs	sl!, {r1, r2, r3, r4, r8, r9, pc}^
   17430:	rscsvs	r1, r8, r0, lsr #17
   17434:	mvnvc	lr, #323584	; 0x4f000
   17438:	tsteq	r3, r5, asr fp
   1743c:	mvnvc	lr, #323584	; 0x4f000
   17440:	strcs	fp, [r1], #-3948	; 0xfffff094
   17444:	addsmi	r2, r9, #0, 8
   17448:	addmi	fp, r0, #12, 30	; 0x30
   1744c:	cfstrscs	mvf2, [r0], {1}
   17450:	movwhi	pc, #45120	; 0xb040	; <UNPREDICTABLE>
   17454:			; <UNDEFINED> instruction: 0x46404639
   17458:	mvnscc	pc, #79	; 0x4f
   1745c:			; <UNDEFINED> instruction: 0xf002623b
   17460:			; <UNDEFINED> instruction: 0xf1b0ff65
   17464:			; <UNDEFINED> instruction: 0x46823fff
   17468:	rscshi	pc, pc, #0
   1746c:	umlalscc	pc, r5, r9, r8	; <UNPREDICTABLE>
   17470:			; <UNDEFINED> instruction: 0xf0402b00
   17474:	ldmib	r9, {r1, r4, r5, r7, r8, pc}^
   17478:	ldmib	r9, {r1, r3, r4, r8, r9, sp}^
   1747c:	stmib	sp, {r3, r4, r8}^
   17480:	blls	2200a8 <backup_type@@Base+0x1eba98>
   17484:	ldrsbtcs	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   17488:	smlabteq	lr, sp, r9, lr
   1748c:	tsteq	r0, r3, asr #20
   17490:	streq	lr, [r2], #-2625	; 0xfffff5bf
   17494:	stmdbls	pc, {r0, r3, r9, fp, ip, pc}	; <UNPREDICTABLE>
   17498:	ldrsbtcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   1749c:	b	10a80cc <backup_type@@Base+0x1073abc>
   174a0:	b	15188b4 <backup_type@@Base+0x14e42a4>
   174a4:	rsble	r0, r9, r5, lsl #6
   174a8:	ldmib	sp, {r0, r2, r4, r8, r9, fp, ip, pc}^
   174ac:	ldmdbvs	sl, {r1, r2, r3, r8}^
   174b0:	b	13dd508 <backup_type@@Base+0x13a8ef8>
   174b4:	bl	14f4444 <backup_type@@Base+0x14bfe34>
   174b8:	b	13d88c4 <backup_type@@Base+0x13a42b4>
   174bc:	svclt	0x006c73e4
   174c0:	tstcs	r0, r1, lsl #2
   174c4:	svclt	0x0008429d
   174c8:			; <UNDEFINED> instruction: 0xf47f42a4
   174cc:	stmdbcs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, pc}
   174d0:	blge	fee946d4 <backup_type@@Base+0xfee600c4>
   174d4:	strls	r9, [ip], #-3861	; 0xfffff0eb
   174d8:	strmi	lr, [r8, #-2525]	; 0xfffff623
   174dc:	ldmdbne	r0, {r1, r3, r4, r5, r8, fp, sp, lr}
   174e0:	mvnvc	lr, #323584	; 0x4f000
   174e4:	tsteq	r5, r3, asr fp
   174e8:	strmi	r4, [r4], -r3, lsl #12
   174ec:	b	13e8d28 <backup_type@@Base+0x13b4718>
   174f0:	svclt	0x006c71e0
   174f4:	movwcs	r2, #769	; 0x301
   174f8:	stmib	sp, {r0, r2, r3, r7, r9, lr}^
   174fc:	svclt	0x00084508
   17500:			; <UNDEFINED> instruction: 0xf0404280
   17504:	blcs	37df4 <backup_type@@Base+0x37e4>
   17508:	eorshi	pc, r7, #64	; 0x40
   1750c:	ldmib	r9, {r3, r4, r5, r6, r7, fp, sp, lr}^
   17510:	bfine	r2, ip, (invalid: 6:1)
   17514:	bl	145d72c <backup_type@@Base+0x142911c>
   17518:	stmib	sp, {r0, r1, r8, sl}^
   1751c:	b	13e895c <backup_type@@Base+0x13b434c>
   17520:	strtmi	r7, [r3], -r4, ror #3
   17524:	movwcs	fp, #8044	; 0x1f6c
   17528:	addmi	r2, sp, #0, 6
   1752c:	adcmi	fp, r4, #8, 30
   17530:	eorhi	pc, r3, #64	; 0x40
   17534:			; <UNDEFINED> instruction: 0xf0402b00
   17538:	svcls	0x00158220
   1753c:	stcls	6, cr4, [ip], {64}	; 0x40
   17540:	ldrdcc	pc, [r4], -fp
   17544:	ldrdcs	pc, [r8], -fp
   17548:	cmnvs	ip, r9, lsr r6
   1754c:			; <UNDEFINED> instruction: 0xf8db9c08
   17550:	rsbsvs	r5, fp, r0
   17554:			; <UNDEFINED> instruction: 0xf8db613c
   17558:	stcls	0, cr3, [lr], {32}
   1755c:	eorsvs	r6, fp, #186	; 0xba
   17560:	ldrshtvs	r6, [sp], -ip
   17564:	cdp2	0, 14, cr15, cr2, cr2, {0}
   17568:	umlalscc	pc, r5, r9, r8	; <UNPREDICTABLE>
   1756c:	svccc	0x00fff1b0
   17570:			; <UNDEFINED> instruction: 0xf0004682
   17574:	blcs	38774 <backup_type@@Base+0x4164>
   17578:	adchi	pc, r2, #64	; 0x40
   1757c:	ldrsbtcc	pc, [r0], r9	; <UNPREDICTABLE>
   17580:			; <UNDEFINED> instruction: 0xf0002b00
   17584:	smlsdcs	r0, r0, r2, r8
   17588:			; <UNDEFINED> instruction: 0xf8d99b15
   1758c:	bvs	169b5f4 <backup_type@@Base+0x1666fe4>
   17590:	bne	149d4e4 <backup_type@@Base+0x1468ed4>
   17594:	mvnvc	lr, #101376	; 0x18c00
   17598:	andeq	lr, sl, #18432	; 0x4800
   1759c:	mvnvc	lr, #68608	; 0x10c00
   175a0:	andmi	pc, r0, r2, lsl r1	; <UNPREDICTABLE>
   175a4:			; <UNDEFINED> instruction: 0xf1439020
   175a8:	eorls	r0, r1, r0
   175ac:	strmi	lr, [r0, #-2525]!	; 0xfffff623
   175b0:	svclt	0x00082d01
   175b4:	svclt	0x00382c00
   175b8:			; <UNDEFINED> instruction: 0xf0804692
   175bc:	svccs	0x000080be
   175c0:	eorshi	pc, r1, #0
   175c4:	strbmi	sl, [r9], -r4, lsr #21
   175c8:	b	13fd624 <backup_type@@Base+0x13c9014>
   175cc:			; <UNDEFINED> instruction: 0xf7fc7bea
   175d0:			; <UNDEFINED> instruction: 0x4652fc7b
   175d4:			; <UNDEFINED> instruction: 0x4601465b
   175d8:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   175dc:			; <UNDEFINED> instruction: 0xf7fc4478
   175e0:	ldmib	r9, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   175e4:			; <UNDEFINED> instruction: 0xf899751e
   175e8:	strhcs	r3, [r0], -r5
   175ec:	svcvc	0x00e7ebb5
   175f0:			; <UNDEFINED> instruction: 0xf040930e
   175f4:	vst2.16	{d24-d27}, [pc :256]!
   175f8:	blx	fe1eff86 <backup_type@@Base+0xfe1bb976>
   175fc:	ldrmi	r2, [r4], -r2, lsl #6
   17600:	stmdacs	r0, {r0, r3, r4, r9, sl, lr}
   17604:	subshi	pc, r1, #64	; 0x40
   17608:	andeq	lr, r4, sl, lsl fp
   1760c:	tsteq	r1, fp, asr fp
   17610:	tsteq	r2, sp, asr #19
   17614:	subhi	pc, r9, #128, 2
   17618:	ldrdge	pc, [r0], r9
   1761c:			; <UNDEFINED> instruction: 0xf8d92000
   17620:	bl	fece3838 <backup_type@@Base+0xfecaf228>
   17624:	movwls	r7, #53226	; 0xcfea
   17628:	orrhi	pc, r7, #64	; 0x40
   1762c:	blx	fe29ff26 <backup_type@@Base+0xfe26b916>
   17630:	ldrmi	r2, [r4], -r2, lsl #6
   17634:	stmdacs	r0, {r0, r3, r4, r9, sl, lr}
   17638:	eorshi	pc, r7, #64	; 0x40
   1763c:			; <UNDEFINED> instruction: 0xbc12e9dd
   17640:	andeq	lr, r4, fp, lsl fp
   17644:	tsteq	r1, ip, asr fp
   17648:	eorhi	pc, pc, #128, 2
   1764c:	strtcc	lr, [r2], #-2521	; 0xfffff627
   17650:	bleq	112298 <backup_type@@Base+0xddc88>
   17654:			; <UNDEFINED> instruction: 0x0c04eb51
   17658:	ldrcc	lr, [r2], #-2509	; 0xfffff633
   1765c:			; <UNDEFINED> instruction: 0xbc1ae9cd
   17660:	eorhi	pc, r3, #128, 2
   17664:	ldrsbcs	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   17668:	strbmi	pc, [sl], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   1766c:			; <UNDEFINED> instruction: 0x1090f8d9
   17670:	ldrcc	pc, [sl], #1731	; 0x6c3
   17674:	bleq	922c4 <backup_type@@Base+0x5dcb4>
   17678:	mvnvc	lr, #323584	; 0x4f000
   1767c:	fstmiaxvc	r1!, {d30-d62}	;@ Deprecated
   17680:	ldrbmi	r9, [r8], -r8, lsl #2
   17684:	msreq	SPSR_f, #15728640	; 0xf00000
   17688:	movwcs	lr, #2515	; 0x9d3
   1768c:	stmib	sp, {r0, r5, r6, r9, sl, lr}^
   17690:			; <UNDEFINED> instruction: 0xf004bc16
   17694:	ldmdbne	r0, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   17698:			; <UNDEFINED> instruction: 0xf1434622
   1769c:	movwcs	r0, #256	; 0x100
   176a0:	blx	15d36ba <backup_type@@Base+0x159f0aa>
   176a4:			; <UNDEFINED> instruction: 0xbc16e9dd
   176a8:	bl	feefbf20 <backup_type@@Base+0xfeec7910>
   176ac:	strtmi	r0, [r2], -r2
   176b0:	ldrmi	r9, [r9], -r8, lsl #24
   176b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   176b8:	tsteq	r1, ip, ror #22
   176bc:	b	13e9150 <backup_type@@Base+0x13b4b40>
   176c0:	stmib	sp, {r2, r5, r6, r7, sl, fp, ip, sp, lr}^
   176c4:			; <UNDEFINED> instruction: 0xf004bc18
   176c8:	ldmib	sp, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}^
   176cc:	bfine	fp, sl, (invalid: 24:1)
   176d0:	movweq	lr, #2843	; 0xb1b
   176d4:	streq	lr, [r1], #-2908	; 0xfffff4a4
   176d8:			; <UNDEFINED> instruction: 0x46224619
   176dc:	andsne	lr, r6, #3358720	; 0x334000
   176e0:	mvnhi	pc, r0, lsl #3
   176e4:	movwmi	pc, #275	; 0x113	; <UNPREDICTABLE>
   176e8:			; <UNDEFINED> instruction: 0xf1449322
   176ec:			; <UNDEFINED> instruction: 0x93230300
   176f0:	strtcc	lr, [r2], #-2525	; 0xfffff623
   176f4:	svclt	0x00082c01
   176f8:			; <UNDEFINED> instruction: 0xf0802b00
   176fc:	blls	537e5c <backup_type@@Base+0x50384c>
   17700:	bls	73db60 <backup_type@@Base+0x709550>
   17704:	subsvs	r6, sl, r9, lsl r0
   17708:	orrslt	r9, r3, lr, lsl #22
   1770c:			; <UNDEFINED> instruction: 0xbc12e9dd
   17710:	andeq	lr, r7, sl, asr #20
   17714:	ldrbmi	r9, [r9], -r8, lsl #24
   17718:	stmdbls	ip, {r3, r8, r9, lr}
   1771c:	andeq	lr, r4, #64, 20	; 0x40000
   17720:			; <UNDEFINED> instruction: 0x43294660
   17724:	ldmdals	r9, {r0, r8, r9, lr}
   17728:	strmi	r4, [r3], -r8, lsl #6
   1772c:			; <UNDEFINED> instruction: 0xf0404313
   17730:			; <UNDEFINED> instruction: 0xf8998350
   17734:			; <UNDEFINED> instruction: 0xf7ff40b5
   17738:	svccs	0x0000ba3c
   1773c:	bge	fe114840 <backup_type@@Base+0xfe0e0230>
   17740:	sbfxeq	pc, pc, #17, #25
   17744:			; <UNDEFINED> instruction: 0xf7fc4478
   17748:			; <UNDEFINED> instruction: 0xf7fffa43
   1774c:			; <UNDEFINED> instruction: 0xf8d9ba7c
   17750:	ldmib	r9, {r2, r3, r4, ip}^
   17754:	stmdbcs	r0, {r1, r4, r8, r9, sp}
   17758:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   1775c:			; <UNDEFINED> instruction: 0xf0002901
   17760:	blcs	37bdc <backup_type@@Base+0x35cc>
   17764:	bcs	64738c <backup_type@@Base+0x612d7c>
   17768:	rsbshi	pc, ip, #128	; 0x80
   1776c:	blls	568fb8 <backup_type@@Base+0x5349a8>
   17770:			; <UNDEFINED> instruction: 0xf8d96099
   17774:			; <UNDEFINED> instruction: 0xf8d97050
   17778:	blls	58f8e0 <backup_type@@Base+0x55b2d0>
   1777c:	str	lr, [r0, -r3, asr #19]
   17780:	svceq	0x0000f1bc
   17784:	sbchi	pc, pc, r0, asr #32
   17788:	ldmib	r9, {r0, r1, r3, r4, r7, fp, sp, lr}^
   1778c:	movwmi	r2, #41255	; 0xa127
   17790:			; <UNDEFINED> instruction: 0xf43f4302
   17794:			; <UNDEFINED> instruction: 0xf7ffabb1
   17798:			; <UNDEFINED> instruction: 0xf8dfbbab
   1779c:	strtmi	r2, [r8], -r4, ror #14
   177a0:	tstcs	r1, r1, lsl fp
   177a4:			; <UNDEFINED> instruction: 0xf7eb447a
   177a8:	strt	lr, [r5], #2946	; 0xb82
   177ac:			; <UNDEFINED> instruction: 0x2014f8d9
   177b0:	andvs	r9, sl, #344064	; 0x54000
   177b4:	bllt	fea157b8 <backup_type@@Base+0xfe9e11a8>
   177b8:			; <UNDEFINED> instruction: 0x0748f8df
   177bc:	andcs	r4, lr, #45088768	; 0x2b00000
   177c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   177c4:	b	17d5778 <backup_type@@Base+0x17a1168>
   177c8:			; <UNDEFINED> instruction: 0xf8dfe496
   177cc:			; <UNDEFINED> instruction: 0x4652073c
   177d0:	ldrbtmi	r4, [r8], #-1627	; 0xfffff9a5
   177d4:			; <UNDEFINED> instruction: 0xf9fcf7fc
   177d8:	ldmibge	r6, {r3, r8, sl, sp, lr, pc}^
   177dc:			; <UNDEFINED> instruction: 0xf7fc4648
   177e0:	bge	fe9566ec <backup_type@@Base+0xfe9220dc>
   177e4:	strmi	r4, [r4], -r9, asr #12
   177e8:			; <UNDEFINED> instruction: 0xf7fc9815
   177ec:	strtmi	pc, [r1], -sp, ror #22
   177f0:			; <UNDEFINED> instruction: 0xf8df4602
   177f4:	ldrbtmi	r0, [r8], #-1816	; 0xfffff8e8
   177f8:			; <UNDEFINED> instruction: 0xf9eaf7fc
   177fc:	umlalscc	pc, r5, r9, r8	; <UNPREDICTABLE>
   17800:			; <UNDEFINED> instruction: 0xf43f2b00
   17804:	ldmib	r9, {r3, r4, r5, r9, sl, fp, sp, pc}^
   17808:	bcs	204ac <quoting_style_vals@@Base+0xec>
   1780c:			; <UNDEFINED> instruction: 0x81b9f040
   17810:			; <UNDEFINED> instruction: 0xf0002b00
   17814:	stfged	f0, [r4], #796	; 0x31c
   17818:	strbmi	r4, [r9], -r2, lsr #12
   1781c:			; <UNDEFINED> instruction: 0xf7fc9815
   17820:			; <UNDEFINED> instruction: 0x4601fb53
   17824:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   17828:			; <UNDEFINED> instruction: 0xf7fc4478
   1782c:	ldmib	r9, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   17830:	ldmib	r9, {r1, r3, r4, r8, r9, sp}^
   17834:	ldmib	r9, {r3, r4, r8, sl, lr}^
   17838:	stmib	sp, {r2, r3, r4, r8}^
   1783c:	svcls	0x00082308
   17840:	strmi	lr, [lr, #-2509]	; 0xfffff633
   17844:	andeq	lr, r7, #68, 20	; 0x44000
   17848:	stcls	6, cr4, [r9, #-176]	; 0xffffff50
   1784c:	smlabteq	ip, sp, r9, lr
   17850:	movweq	lr, #23108	; 0x5a44
   17854:			; <UNDEFINED> instruction: 0xf8999c0c
   17858:	tstmi	r4, #181	; 0xb5
   1785c:	stcls	6, cr4, [sp], {32}
   17860:			; <UNDEFINED> instruction: 0x4621431c
   17864:	streq	lr, [r1], #-2640	; 0xfffff5b0
   17868:	orrhi	pc, r5, r0
   1786c:			; <UNDEFINED> instruction: 0xf43f2f00
   17870:	tstmi	r3, #432	; 0x1b0
   17874:	orrhi	pc, ip, r0
   17878:	ldmvs	fp, {r0, r2, r4, r8, r9, fp, ip, pc}^
   1787c:	andle	r2, r8, pc, lsl #22
   17880:			; <UNDEFINED> instruction: 0x0690f8df
   17884:			; <UNDEFINED> instruction: 0xf7fc4478
   17888:	ldmib	r9, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}^
   1788c:	stmib	sp, {r2, r3, r4, sl, ip, sp}^
   17890:	ldmib	sp, {r2, r3, sl, ip, sp}^
   17894:			; <UNDEFINED> instruction: 0x4323340c
   17898:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
   1789c:	ldmib	r9, {r0, r2, r4, r8, r9, fp, ip, pc}^
   178a0:	ldmdbvs	sl, {r3, r4, r8}^
   178a4:	b	13dd8fc <backup_type@@Base+0x13a92ec>
   178a8:	bl	14f4838 <backup_type@@Base+0x14c0228>
   178ac:	b	13d8cb8 <backup_type@@Base+0x13a46a8>
   178b0:	svclt	0x006c73e4
   178b4:	tstcs	r0, r1, lsl #2
   178b8:	svclt	0x0008429d
   178bc:	cmple	ip, r4, lsr #5
   178c0:	cmple	sl, r0, lsl #18
   178c4:	tstcs	sl, #3555328	; 0x364000
   178c8:	movwcs	lr, #35277	; 0x89cd
   178cc:	bls	5910dc <backup_type@@Base+0x55cacc>
   178d0:	strbtmi	r2, [r7], -r0, lsl #6
   178d4:	subscc	pc, ip, r9, asr #17
   178d8:	stmib	r2, {r1, r2, r5, r6, r7, r9, sl, lr}^
   178dc:	addsvs	r3, r3, r0, lsl #6
   178e0:			; <UNDEFINED> instruction: 0xf1bc4663
   178e4:			; <UNDEFINED> instruction: 0xf43f0f00
   178e8:			; <UNDEFINED> instruction: 0xf8dfaf50
   178ec:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   178f0:			; <UNDEFINED> instruction: 0xf96ef7fc
   178f4:			; <UNDEFINED> instruction: 0xf8d99b15
   178f8:	ldrmi	r0, [sl], -ip, lsr #1
   178fc:			; <UNDEFINED> instruction: 0xe700e9d3
   17900:	ldrdcc	lr, [r2, -r3]
   17904:			; <UNDEFINED> instruction: 0xa010f8d2
   17908:	ldr	r9, [lr, -r8, lsl #2]!
   1790c:			; <UNDEFINED> instruction: 0x060cf8df
   17910:			; <UNDEFINED> instruction: 0x465b4652
   17914:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   17918:			; <UNDEFINED> instruction: 0xf7fc9701
   1791c:	ssatmi	pc, #11, r9, asr #18	; <UNPREDICTABLE>
   17920:			; <UNDEFINED> instruction: 0xf7ff46bb
   17924:	stmdacs	r0, {r1, r3, r5, r6, r9, fp, ip, sp, pc}
   17928:	msrhi	CPSR_fsxc, r0
   1792c:	ldrbpl	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   17930:	cfstrsge	mvf4, [r4], #500	; 0x1f4
   17934:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   17938:	tstls	r1, r4, ror #6
   1793c:			; <UNDEFINED> instruction: 0x4619447a
   17940:	strtmi	r9, [r0], -r0, lsl #4
   17944:	stmib	sp, {r0, r9, sp}^
   17948:			; <UNDEFINED> instruction: 0xf7eb7e02
   1794c:	strtmi	lr, [r1], -r8, lsl #23
   17950:			; <UNDEFINED> instruction: 0xf7fc4628
   17954:			; <UNDEFINED> instruction: 0xe7cdf93d
   17958:	umlalscc	pc, r5, r9, r8	; <UNPREDICTABLE>
   1795c:			; <UNDEFINED> instruction: 0xf43f2b00
   17960:	stcge	13, cr10, [r4], #552	; 0x228
   17964:			; <UNDEFINED> instruction: 0x4648a9d6
   17968:	blx	fff55960 <backup_type@@Base+0xfff21350>
   1796c:			; <UNDEFINED> instruction: 0xf8df4601
   17970:	ldrbtmi	r0, [r8], #-1464	; 0xfffffa48
   17974:			; <UNDEFINED> instruction: 0xf92cf7fc
   17978:			; <UNDEFINED> instruction: 0xf899e74e
   1797c:	blcs	23c58 <quoting_style_vals@@Base+0x3898>
   17980:	stmdbge	r1!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   17984:	strne	pc, [r4, #2271]!	; 0x8df
   17988:	rsbseq	pc, r7, #64, 12	; 0x4000000
   1798c:	streq	pc, [r0, #2271]!	; 0x8df
   17990:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   17994:			; <UNDEFINED> instruction: 0xf91cf7fc
   17998:	ldmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1799c:	mvnscc	pc, r2, lsl r1	; <UNPREDICTABLE>
   179a0:			; <UNDEFINED> instruction: 0xf143911e
   179a4:			; <UNDEFINED> instruction: 0x911f31ff
   179a8:	ldrmi	lr, [lr, #-2525]	; 0xfffff623
   179ac:	svclt	0x00082d00
   179b0:	svclt	0x00382c0b
   179b4:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
   179b8:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {7}
   179bc:	svclt	0x00012b00
   179c0:	blls	5621f8 <backup_type@@Base+0x52dbe8>
   179c4:	addsvs	r2, r9, ip, lsl #2
   179c8:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {1}
   179cc:			; <UNDEFINED> instruction: 0xf04f9815
   179d0:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
   179d4:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   179d8:			; <UNDEFINED> instruction: 0xf1bc4479
   179dc:			; <UNDEFINED> instruction: 0xf43f0f00
   179e0:			; <UNDEFINED> instruction: 0xf8dfa932
   179e4:	tstls	r0, r4, asr r5
   179e8:			; <UNDEFINED> instruction: 0xf7fc4478
   179ec:			; <UNDEFINED> instruction: 0xf7fff8f1
   179f0:			; <UNDEFINED> instruction: 0xf112b92a
   179f4:	ldrls	r3, [ip], #-1279	; 0xfffffb01
   179f8:	ldrbtcc	pc, [pc], #323	; 17a00 <__assert_fail@plt+0x14998>	; <UNPREDICTABLE>
   179fc:	ldmib	sp, {r0, r2, r3, r4, sl, ip, pc}^
   17a00:	cfstr32cs	mvfx4, [r0, #-112]	; 0xffffff90
   17a04:	stccs	15, cr11, [fp], {8}
   17a08:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {7}
   17a0c:	svclt	0x00082b00
   17a10:			; <UNDEFINED> instruction: 0xf43f2a0c
   17a14:	ldmdals	r5, {r2, r3, r5, r7, r9, sl, fp, sp, pc}
   17a18:	mvnscc	pc, pc, asr #32
   17a1c:			; <UNDEFINED> instruction: 0xf8df6081
   17a20:	ldrbtmi	r1, [r9], #-1308	; 0xfffffae4
   17a24:			; <UNDEFINED> instruction: 0xf8d9e7d9
   17a28:	andcs	r7, r0, r8, ror r0
   17a2c:	ldrsbtpl	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   17a30:	svcvc	0x00e7ebb5
   17a34:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
   17a38:	rsbvs	pc, r1, #1325400064	; 0x4f000000
   17a3c:	movwcs	pc, #11143	; 0x2b87	; <UNPREDICTABLE>
   17a40:			; <UNDEFINED> instruction: 0x46594693
   17a44:			; <UNDEFINED> instruction: 0xf47f2800
   17a48:	bl	6c1e48 <backup_type@@Base+0x68d838>
   17a4c:	b	13d8258 <backup_type@@Base+0x13a3c48>
   17a50:	bl	16f6a00 <backup_type@@Base+0x16c23f0>
   17a54:	stmib	sp, {r0, r1, r8, r9}^
   17a58:	svclt	0x006c2312
   17a5c:	movwcs	r2, #769	; 0x301
   17a60:			; <UNDEFINED> instruction: 0xf5ff930e
   17a64:			; <UNDEFINED> instruction: 0xf7ffadd9
   17a68:			; <UNDEFINED> instruction: 0xf899b8ee
   17a6c:	blcs	23d48 <quoting_style_vals@@Base+0x3988>
   17a70:	stmiage	r9!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   17a74:			; <UNDEFINED> instruction: 0x4648a9d6
   17a78:	blx	1d55a70 <backup_type@@Base+0x1d21460>
   17a7c:	strbmi	sl, [r9], -r4, lsr #21
   17a80:	strmi	lr, [r2, #-2521]	; 0xfffff627
   17a84:			; <UNDEFINED> instruction: 0xa010f8d9
   17a88:	ldmdals	r5, {r0, r1, r2, r9, sl, lr}
   17a8c:	blx	755a84 <backup_type@@Base+0x721474>
   17a90:			; <UNDEFINED> instruction: 0x46224639
   17a94:			; <UNDEFINED> instruction: 0xf8cd462b
   17a98:	andls	sl, r1, r0
   17a9c:	strteq	pc, [r0], #2271	; 0x8df
   17aa0:			; <UNDEFINED> instruction: 0xf7fc4478
   17aa4:			; <UNDEFINED> instruction: 0xf7fff895
   17aa8:	blls	3c5de8 <backup_type@@Base+0x3917d8>
   17aac:			; <UNDEFINED> instruction: 0xf43f2b00
   17ab0:			; <UNDEFINED> instruction: 0xf8dfa8ca
   17ab4:	ldrbtmi	r0, [r8], #-1168	; 0xfffffb70
   17ab8:			; <UNDEFINED> instruction: 0xf88af7fc
   17abc:	stmialt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17ac0:			; <UNDEFINED> instruction: 0x011ae9d9
   17ac4:	tstcs	ip, #3555328	; 0x364000
   17ac8:	smlabteq	r0, sp, r9, lr
   17acc:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17ad0:	movwcs	lr, #10701	; 0x29cd
   17ad4:	ldmib	r9, {r3, r4, r5, r6, sl, lr}^
   17ad8:			; <UNDEFINED> instruction: 0xf7fc2318
   17adc:	ldcls	8, cr15, [r5], {121}	; 0x79
   17ae0:	strbmi	sl, [r9], -r4, lsr #21
   17ae4:			; <UNDEFINED> instruction: 0xf7fc4620
   17ae8:	strmi	pc, [r1], -pc, ror #19
   17aec:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17af0:			; <UNDEFINED> instruction: 0xf7fc4478
   17af4:			; <UNDEFINED> instruction: 0xf8dbf86d
   17af8:	mrrcne	0, 2, r3, sl, cr0
   17afc:	bvs	8cbb20 <backup_type@@Base+0x897510>
   17b00:	mulle	r4, r3, r2
   17b04:	strbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17b08:			; <UNDEFINED> instruction: 0xf7fc4478
   17b0c:	ldmib	r9, {r0, r5, r6, fp, ip, sp, lr, pc}^
   17b10:	tstmi	r3, #28, 6	; 0x70000000
   17b14:	blls	58bfd0 <backup_type@@Base+0x5579c0>
   17b18:	ldmvs	fp, {r1, r2, r3, r9, fp, ip, pc}^
   17b1c:			; <UNDEFINED> instruction: 0xd108429a
   17b20:	tstcs	sl, #3555328	; 0x364000
   17b24:			; <UNDEFINED> instruction: 0xd1244313
   17b28:	bls	23e784 <backup_type@@Base+0x20a174>
   17b2c:	addsmi	r6, sl, #442368	; 0x6c000
   17b30:			; <UNDEFINED> instruction: 0xf8dfd01f
   17b34:	cfldrsge	mvf0, [r9], {32}
   17b38:			; <UNDEFINED> instruction: 0xf7fc4478
   17b3c:	strtmi	pc, [r1], -r9, asr #16
   17b40:			; <UNDEFINED> instruction: 0xf7fc980c
   17b44:	bls	255ba8 <backup_type@@Base+0x221598>
   17b48:	andcc	r9, r1, #14336	; 0x3800
   17b4c:			; <UNDEFINED> instruction: 0xf8df4601
   17b50:	ldrbtmi	r0, [r8], #-1032	; 0xfffffbf8
   17b54:			; <UNDEFINED> instruction: 0xf83cf7fc
   17b58:	ldcls	6, cr4, [r5], {33}	; 0x21
   17b5c:			; <UNDEFINED> instruction: 0xf7fc6960
   17b60:	ldmib	r4, {r0, r3, fp, ip, sp, lr, pc}^
   17b64:	andcc	r3, r1, #805306368	; 0x30000000
   17b68:	ldmmi	ip!, {r0, r9, sl, lr}^
   17b6c:			; <UNDEFINED> instruction: 0xf7fc4478
   17b70:			; <UNDEFINED> instruction: 0xf899f82f
   17b74:			; <UNDEFINED> instruction: 0xf8d970b5
   17b78:	blcs	23e40 <quoting_style_vals@@Base+0x3a80>
   17b7c:	cfldrsge	mvf15, [pc, #-252]	; 17a88 <__assert_fail@plt+0x14a20>
   17b80:	blcs	50f90 <backup_type@@Base+0x1c980>
   17b84:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   17b88:	ldclmi	6, cr14, [r5, #940]!	; 0x3ac
   17b8c:			; <UNDEFINED> instruction: 0xe6d0447d
   17b90:	ldmvs	fp, {r0, r2, r4, r8, r9, fp, ip, pc}
   17b94:			; <UNDEFINED> instruction: 0xf43f2b0c
   17b98:	ldmmi	r2!, {r0, r7, r9, sl, fp, sp, pc}^
   17b9c:			; <UNDEFINED> instruction: 0xf7fc4478
   17ba0:			; <UNDEFINED> instruction: 0xe67bf817
   17ba4:	ldmibge	r9, {r0, r2, r4, sl, fp, ip, pc}
   17ba8:			; <UNDEFINED> instruction: 0xf7fb6960
   17bac:	stmiavs	r5!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   17bb0:	bmi	ffb6943c <backup_type@@Base+0xffb34e2c>
   17bb4:			; <UNDEFINED> instruction: 0xaca46909
   17bb8:	ldrbtmi	r2, [sl], #-868	; 0xfffffc9c
   17bbc:	andls	r3, r0, #1073741824	; 0x40000000
   17bc0:	strne	lr, [r2, #-2509]	; 0xfffff633
   17bc4:	ldrmi	r2, [r9], -r1, lsl #4
   17bc8:	strtmi	r9, [r0], -r1
   17bcc:	b	11d5b80 <backup_type@@Base+0x11a1570>
   17bd0:	strtmi	r4, [r1], -r6, ror #17
   17bd4:			; <UNDEFINED> instruction: 0xf7fb4478
   17bd8:			; <UNDEFINED> instruction: 0xf8d9fffb
   17bdc:	blcs	23e64 <quoting_style_vals@@Base+0x3aa4>
   17be0:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
   17be4:			; <UNDEFINED> instruction: 0x309cf8d9
   17be8:			; <UNDEFINED> instruction: 0xf47f2b00
   17bec:			; <UNDEFINED> instruction: 0xe613aebb
   17bf0:	rsbsgt	pc, r8, sp, asr #17
   17bf4:			; <UNDEFINED> instruction: 0xf43f2a00
   17bf8:	ldmmi	sp, {r1, r2, r5, fp, sp, pc}^
   17bfc:	ldrbtmi	sl, [r8], #-3286	; 0xfffff32a
   17c00:			; <UNDEFINED> instruction: 0xffe6f7fb
   17c04:	strbmi	r4, [r9], -r2, lsr #12
   17c08:			; <UNDEFINED> instruction: 0xf7fc4658
   17c0c:			; <UNDEFINED> instruction: 0x4601f95d
   17c10:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
   17c14:			; <UNDEFINED> instruction: 0xffdcf7fb
   17c18:	strbmi	r4, [r9], -r2, lsr #12
   17c1c:			; <UNDEFINED> instruction: 0xf7fc9815
   17c20:			; <UNDEFINED> instruction: 0x4601f953
   17c24:	ldrbtmi	r4, [r8], #-2260	; 0xfffff72c
   17c28:			; <UNDEFINED> instruction: 0xffd2f7fb
   17c2c:			; <UNDEFINED> instruction: 0xf8dd42bd
   17c30:			; <UNDEFINED> instruction: 0xf000c078
   17c34:	ldfmip	f0, [r1, #352]	; 0x160
   17c38:	blls	468e34 <backup_type@@Base+0x434824>
   17c3c:			; <UNDEFINED> instruction: 0xf0004553
   17c40:	svcmi	0x00cf814f
   17c44:	blls	228e48 <backup_type@@Base+0x1f4838>
   17c48:	addsmi	r9, r3, #57344	; 0xe000
   17c4c:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   17c50:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
   17c54:	ldrmi	r9, [ip, #2836]	; 0xb14
   17c58:	teqhi	fp, r0	; <UNPREDICTABLE>
   17c5c:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
   17c60:	ldmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17c64:			; <UNDEFINED> instruction: 0xf04f9c15
   17c68:	stmibmi	r8, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
   17c6c:	ldrbtmi	r6, [r9], #-160	; 0xffffff60
   17c70:	ldmib	sp, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}^
   17c74:	strcs	r0, [r7], #-264	; 0xfffffef8
   17c78:	movwcs	pc, #19360	; 0x4ba0	; <UNPREDICTABLE>
   17c7c:	smlatbeq	r1, r4, fp, pc	; <UNPREDICTABLE>
   17c80:	smlabteq	ip, sp, r9, lr
   17c84:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
   17c88:	stmdbls	ip, {r1, r2, r9, fp, ip, lr, pc}
   17c8c:	smlabtls	ip, r9, fp, r1
   17c90:	bl	187e0cc <backup_type@@Base+0x1849abc>
   17c94:	tstls	sp, r4, lsl #2
   17c98:	strcs	r9, [r0], #-2316	; 0xfffff6f4
   17c9c:	stmdbls	sp, {r3, r6, r7, fp, ip}
   17ca0:	tsteq	r1, r4, asr #22
   17ca4:	svcvc	0x00e0ebb1
   17ca8:	addhi	pc, r6, r0, asr #32
   17cac:			; <UNDEFINED> instruction: 0xf7ff4692
   17cb0:			; <UNDEFINED> instruction: 0xf44fbb9f
   17cb4:	stfcss	f6, [r0, #-388]	; 0xfffffe7c
   17cb8:	strcc	pc, [r5], #-2977	; 0xfffff45f
   17cbc:			; <UNDEFINED> instruction: 0xbc01fba7
   17cc0:			; <UNDEFINED> instruction: 0x4623461a
   17cc4:	movwcs	lr, #35277	; 0x89cd
   17cc8:	bne	50e4e4 <backup_type@@Base+0x4d9ed4>
   17ccc:	blls	27c8f4 <backup_type@@Base+0x2482e4>
   17cd0:	movweq	lr, #7011	; 0x1b63
   17cd4:	blls	23c900 <backup_type@@Base+0x2082f0>
   17cd8:	bl	4e00e0 <backup_type@@Base+0x4abad0>
   17cdc:	blls	258514 <backup_type@@Base+0x223f04>
   17ce0:	movweq	lr, #15169	; 0x3b41
   17ce4:	svcvc	0x00e2ebb3
   17ce8:	adchi	pc, r0, r0, asr #32
   17cec:	ssat	r4, #9, r3, lsl #12
   17cf0:	msrvs	SPSR_c, pc, asr #8
   17cf4:	blx	fe9e30fe <backup_type@@Base+0xfe9aeaee>
   17cf8:	stmib	sp, {r0, sl, ip, sp}^
   17cfc:	blx	fe864d36 <backup_type@@Base+0xfe830726>
   17d00:	ldrmi	r3, [sl], -r5, lsl #8
   17d04:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   17d08:	ble	160930 <backup_type@@Base+0x12c320>
   17d0c:	movwls	r1, #35347	; 0x8a13
   17d10:	bl	18fe93c <backup_type@@Base+0x18ca32c>
   17d14:	movwls	r0, #37633	; 0x9301
   17d18:	andcs	r9, r0, #8, 22	; 0x2000
   17d1c:	ldmdane	r9, {r0, r2, r3, r8, fp, ip, pc}^
   17d20:	bl	10be94c <backup_type@@Base+0x108a33c>
   17d24:	bl	fecd8938 <backup_type@@Base+0xfeca4328>
   17d28:			; <UNDEFINED> instruction: 0xf0407fe1
   17d2c:	stcls	0, cr8, [ip], {177}	; 0xb1
   17d30:	ldmibmi	r7, {r0, r1, r2, r5, r6, sl, sp, lr, pc}
   17d34:			; <UNDEFINED> instruction: 0xf7ff4479
   17d38:	teqcs	ip, r7	; <illegal shifter operand>
   17d3c:	strcc	pc, [r1], #-2986	; 0xfffff456
   17d40:	stcls	6, cr4, [ip], {164}	; 0xa4
   17d44:	stccs	6, cr4, [r0], {155}	; 0x9b
   17d48:	movwcs	pc, #19361	; 0x4ba1	; <UNPREDICTABLE>
   17d4c:	movwcs	lr, #35277	; 0x89cd
   17d50:	bne	50e56c <backup_type@@Base+0x4d9f5c>
   17d54:	blls	27c97c <backup_type@@Base+0x24836c>
   17d58:	movweq	lr, #7011	; 0x1b63
   17d5c:	blls	23c988 <backup_type@@Base+0x208378>
   17d60:	bl	4e0568 <backup_type@@Base+0x4abf58>
   17d64:	blls	25819c <backup_type@@Base+0x223b8c>
   17d68:	movweq	lr, #15170	; 0x3b42
   17d6c:	svcvc	0x00e1ebb3
   17d70:	ldrbmi	sp, [ip], -sp, lsl #2
   17d74:			; <UNDEFINED> instruction: 0xf899e45f
   17d78:	blcs	24054 <quoting_style_vals@@Base+0x3c94>
   17d7c:	svcge	0x0063f43e
   17d80:	strtmi	r4, [r9], -r4, lsl #17
   17d84:			; <UNDEFINED> instruction: 0xf7fb4478
   17d88:			; <UNDEFINED> instruction: 0xf7feff23
   17d8c:	blls	347b04 <backup_type@@Base+0x3134f4>
   17d90:	strne	lr, [sl], #-2639	; 0xfffff5b1
   17d94:	streq	lr, [sl], #-2996	; 0xfffff44c
   17d98:	andeq	pc, r1, pc, asr #32
   17d9c:	tstne	r3, pc, asr #20
   17da0:	tstvc	sl, r1, asr #20
   17da4:	tsteq	r3, r1, ror #22
   17da8:	cmpmi	r9, r4, lsr #18
   17dac:	cmpmi	r9, r4, lsr #18
   17db0:	strmi	lr, [fp], -r1, asr #8
   17db4:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17db8:	strmi	lr, [r8, #-2525]	; 0xfffff623
   17dbc:	rsceq	r2, r8, r1, lsl #14
   17dc0:	b	101814c <backup_type@@Base+0xfe3b3c>
   17dc4:	bl	fec73f1c <backup_type@@Base+0xfec3f90c>
   17dc8:	bl	181a5e0 <backup_type@@Base+0x17e5fd0>
   17dcc:			; <UNDEFINED> instruction: 0xf7ff0005
   17dd0:	stmdbls	ip, {r0, r1, r2, r3, r8, r9, fp, ip, sp, pc}
   17dd4:	ldmdami	r0!, {r1, r3, r4, r5, r9, sl, lr}^
   17dd8:	strls	r4, [r4], #-1627	; 0xfffff9a5
   17ddc:	ldrbtmi	r4, [r8], #-1636	; 0xfffff99c
   17de0:	strcc	lr, [r2], #-2509	; 0xfffff633
   17de4:	strtmi	r9, [fp], -r1, lsl #2
   17de8:	andge	pc, r0, sp, asr #17
   17dec:	mrc2	7, 7, pc, cr0, cr11, {7}
   17df0:	ldmib	sp, {r1, r3, r5, r6, fp, lr}^
   17df4:	ldrbtmi	r2, [r8], #-790	; 0xfffffcea
   17df8:	mcr2	7, 7, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
   17dfc:	bvs	aff258 <backup_type@@Base+0xacac48>
   17e00:			; <UNDEFINED> instruction: 0xf43f3301
   17e04:	mrrcge	12, 9, sl, r3, cr6
   17e08:			; <UNDEFINED> instruction: 0x46409914
   17e0c:			; <UNDEFINED> instruction: 0xf0024622
   17e10:	stmdacs	r0, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
   17e14:	cfstrsge	mvf15, [sp], {63}	; 0x3f
   17e18:	bvs	8f26c8 <backup_type@@Base+0x8be0b8>
   17e1c:			; <UNDEFINED> instruction: 0xf43f429a
   17e20:	ldmdami	pc, {r3, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   17e24:			; <UNDEFINED> instruction: 0xf7fb4478
   17e28:	str	pc, [r2], #3795	; 0xed3
   17e2c:	rscseq	r0, sl, fp, ror #1
   17e30:	b	10ded80 <backup_type@@Base+0x10aa770>
   17e34:	bl	18f4b98 <backup_type@@Base+0x18c0588>
   17e38:	andcs	r0, r1, r5, lsl #6
   17e3c:	cmpeq	fp, r1, asr r1
   17e40:	bleq	212a8c <backup_type@@Base+0x1de47c>
   17e44:	bicsvs	lr, r2, #274432	; 0x43000
   17e48:	movweq	lr, #15173	; 0x3b45
   17e4c:	andne	lr, fp, #323584	; 0x4f000
   17e50:	b	10d82c4 <backup_type@@Base+0x10a3cb4>
   17e54:			; <UNDEFINED> instruction: 0x4693731b
   17e58:	ldmdami	r2, {r0, r1, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   17e5c:			; <UNDEFINED> instruction: 0xf7fb4478
   17e60:			; <UNDEFINED> instruction: 0xf7fffeb7
   17e64:	ldmdami	r0, {r0, r1, r2, r4, r8, fp, ip, sp, pc}^
   17e68:			; <UNDEFINED> instruction: 0xf7fb4478
   17e6c:			; <UNDEFINED> instruction: 0xf7fffeb1
   17e70:	blcs	4629c <backup_type@@Base+0x11c8c>
   17e74:	mcrge	4, 7, pc, cr7, cr14, {1}	; <UNPREDICTABLE>
   17e78:	ldmdals	r5, {r0, r3, r6, r9, sl, lr}
   17e7c:			; <UNDEFINED> instruction: 0xf7fcaaa4
   17e80:	strmi	pc, [r1], -r3, lsr #16
   17e84:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   17e88:	mcr2	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   17e8c:	mrclt	7, 6, APSR_nzcv, cr11, cr14, {7}
   17e90:	rscseq	r0, sl, fp, ror #1
   17e94:	b	10dede4 <backup_type@@Base+0x10aa7d4>
   17e98:	bl	18f4bfc <backup_type@@Base+0x18c05ec>
   17e9c:	andcs	r0, r1, r5, lsl #6
   17ea0:	cmpeq	fp, r1, asr r1
   17ea4:	bicsvs	lr, r2, #274432	; 0x43000
   17ea8:	bl	10de5d8 <backup_type@@Base+0x10a9fc8>
   17eac:	tsteq	r3, r5, lsl #2
   17eb0:	b	10582dc <backup_type@@Base+0x1023ccc>
   17eb4:			; <UNDEFINED> instruction: 0x461c7112
   17eb8:	bllt	fe915ebc <backup_type@@Base+0xfe8e18ac>
   17ebc:	ldrsbt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   17ec0:			; <UNDEFINED> instruction: 0xf7ff44fe
   17ec4:	ldmdbmi	fp!, {r0, r4, r5, r7, fp, ip, sp, pc}
   17ec8:			; <UNDEFINED> instruction: 0xf7ff4479
   17ecc:			; <UNDEFINED> instruction: 0xf7eab8a4
   17ed0:	bmi	e938a0 <backup_type@@Base+0xe5f290>
   17ed4:			; <UNDEFINED> instruction: 0xf7ff447a
   17ed8:	ldmdami	r8!, {r0, r1, r2, r4, r7, fp, ip, sp, pc}
   17edc:	sxtah	r4, r9, r8, ror #8
   17ee0:	ldrbtmi	r4, [pc], #-3895	; 17ee8 <__assert_fail@plt+0x14e80>
   17ee4:	ldcmi	6, cr14, [r7, #-700]!	; 0xfffffd44
   17ee8:	sxtab	r4, r6, sp, ror #8
   17eec:	andhi	pc, r0, pc, lsr #7
   17ef0:	blcc	fe6ca6f8 <backup_type@@Base+0xfe6960e8>
   17ef4:	andeq	r0, r0, r0
   17ef8:	andeq	r8, r0, r4, lsl r4
   17efc:	andeq	r8, r0, r0, lsl #5
   17f00:			; <UNDEFINED> instruction: 0x00007bb0
   17f04:	andeq	r7, r0, lr, lsr #23
   17f08:	andeq	r7, r0, sl, lsr #25
   17f0c:	andeq	r7, r0, r2, ror #29
   17f10:	andeq	r7, r0, r0, asr pc
   17f14:	andeq	r7, r0, r0, lsl pc
   17f18:	andeq	r7, r0, r2, lsl #24
   17f1c:	andeq	r7, r0, sl, lsr fp
   17f20:	andeq	r7, r0, r0, lsr r9
   17f24:	andeq	r7, r0, r4, lsr #23
   17f28:	andeq	r7, r0, sl, asr #27
   17f2c:			; <UNDEFINED> instruction: 0x00007eb0
   17f30:	andeq	r7, r0, r2, asr #29
   17f34:			; <UNDEFINED> instruction: 0x000076b8
   17f38:	ldrdeq	r7, [r0], -ip
   17f3c:	andeq	r7, r0, lr, lsl #16
   17f40:	andeq	r7, r0, r8, ror #23
   17f44:	andeq	r7, r0, r6, asr pc
   17f48:	ldrdeq	r7, [r0], -r0
   17f4c:	strdeq	r7, [r0], -r4
   17f50:	strdeq	r7, [r0], -r8
   17f54:	andeq	r7, r0, r8, lsl #28
   17f58:	andeq	r7, r0, sl, lsr #28
   17f5c:	andeq	r7, r0, r4, lsr lr
   17f60:	andeq	r7, r0, r8, lsr #13
   17f64:	andeq	r7, r0, ip, asr ip
   17f68:	andeq	r7, r0, lr, lsr fp
   17f6c:	andeq	r7, r0, ip, lsr fp
   17f70:	andeq	r7, r0, r6, asr #18
   17f74:	andeq	r7, r0, r6, asr r9
   17f78:	andeq	r7, r0, r2, ror #18
   17f7c:	andeq	r7, r0, r8, asr r6
   17f80:	andeq	r4, r0, r4, asr r8
   17f84:	andeq	r4, r0, r6, asr #16
   17f88:	andeq	r4, r0, sl, lsr r8
   17f8c:	ldrdeq	r7, [r0], -sl
   17f90:	andeq	r7, r0, r4, ror #10
   17f94:	andeq	r7, r0, r0, lsr #15
   17f98:	andeq	r7, r0, lr, asr ip
   17f9c:	muleq	r0, r2, ip
   17fa0:	andeq	r7, r0, r8, lsl #25
   17fa4:	ldrdeq	r7, [r0], -r4
   17fa8:	muleq	r0, r4, r7
   17fac:	ldrdeq	r7, [r0], -lr
   17fb0:	andeq	r7, r0, r8, lsl #1
   17fb4:	andeq	r7, r0, r0, lsl #1
   17fb8:	andeq	r7, r0, r4, ror r0
   17fbc:	andeq	r7, r0, ip, rrx
   17fc0:	andeq	r7, r0, r6, rrx
   17fc4:	andeq	r7, r0, r0, rrx
   17fc8:	mvnsmi	lr, sp, lsr #18
   17fcc:	stmdami	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   17fd0:	strmi	fp, [lr], -r2, lsl #1
   17fd4:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
   17fd8:	cdp	7, 9, cr15, cr2, cr10, {7}
   17fdc:			; <UNDEFINED> instruction: 0xf0024680
   17fe0:			; <UNDEFINED> instruction: 0x4604f8b9
   17fe4:	movwcs	fp, #360	; 0x168
   17fe8:	ldrtmi	r9, [sl], -r0
   17fec:			; <UNDEFINED> instruction: 0x46284631
   17ff0:	andhi	pc, r4, sp, asr #17
   17ff4:	ldc2	7, cr15, [r8], #1016	; 0x3f8
   17ff8:	strtmi	r4, [r0], -r3, lsl #12
   17ffc:			; <UNDEFINED> instruction: 0xf002461c
   18000:	strtmi	pc, [r0], -r5, ror #18
   18004:	pop	{r1, ip, sp, pc}
   18008:	svclt	0x000081f0
   1800c:	andeq	r4, r0, r6, lsr #14
   18010:	mrcmi	5, 0, fp, cr10, cr8, {7}
   18014:	teqlt	r0, #2113929216	; 0x7e000000
   18018:	strmi	r2, [r4], -pc, lsr #2
   1801c:	svc	0x007cf7ea
   18020:			; <UNDEFINED> instruction: 0xb1b84605
   18024:	blne	edf148 <backup_type@@Base+0xeaab38>
   18028:	vldrle	d2, [r3, #-24]	; 0xffffffe8
   1802c:	stmdacc	r6, {r2, r4, r8, fp, lr}
   18030:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
   18034:	svc	0x00eef7ea
   18038:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
   1803c:	tstle	r0, ip, ror #22
   18040:	blcs	1d36234 <backup_type@@Base+0x1d01c24>
   18044:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
   18048:	tstle	sl, sp, lsr #22
   1804c:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
   18050:			; <UNDEFINED> instruction: 0x601c58f3
   18054:	blmi	36a88c <backup_type@@Base+0x33627c>
   18058:	andsvs	r4, r4, sl, ror r4
   1805c:			; <UNDEFINED> instruction: 0x601c58f3
   18060:			; <UNDEFINED> instruction: 0x463cbdf8
   18064:	blmi	2d2044 <backup_type@@Base+0x29da34>
   18068:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
   1806c:	ldmpl	r3!, {r0, r8, sp}^
   18070:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   18074:	cdp	7, 0, cr15, cr6, cr10, {7}
   18078:	svc	0x00d2f7ea
   1807c:			; <UNDEFINED> instruction: 0x00019cb4
   18080:	andeq	r8, r0, sl, lsl #6
   18084:	andeq	r0, r0, r4, lsl r3
   18088:	andeq	ip, r1, r4, ror #5
   1808c:	strdeq	r0, [r0], -r8
   18090:	andeq	r0, r0, r0, lsl #5
   18094:	muleq	r0, r4, r2
   18098:	eorscs	fp, r0, #56, 10	; 0xe000000
   1809c:	tstcs	r0, sp, lsl #12
   180a0:			; <UNDEFINED> instruction: 0xf7ea4604
   180a4:	stccs	14, cr14, [sl, #-912]	; 0xfffffc70
   180a8:	strtmi	sp, [r0], -r2
   180ac:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
   180b0:	svc	0x00b6f7ea
   180b4:			; <UNDEFINED> instruction: 0x4605b538
   180b8:			; <UNDEFINED> instruction: 0xf002460c
   180bc:	stmdavc	r3, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   180c0:	nopeq	{35}	; 0x23
   180c4:	tstle	r7, r5, asr fp
   180c8:			; <UNDEFINED> instruction: 0xf0237843
   180cc:	blcs	1518d54 <backup_type@@Base+0x14e4744>
   180d0:	stmvc	r3, {r3, r5, r8, ip, lr, pc}
   180d4:	nopeq	{35}	; 0x23
   180d8:			; <UNDEFINED> instruction: 0xd1232b46
   180dc:	blcs	b763f0 <backup_type@@Base+0xb41de0>
   180e0:	stmdbvc	r3, {r5, r8, ip, lr, pc}
   180e4:	tstle	sp, r8, lsr fp
   180e8:	ldmiblt	fp, {r0, r1, r6, r8, fp, ip, sp, lr}^
   180ec:	blcs	18361a0 <backup_type@@Base+0x1801b90>
   180f0:	ldmdami	r8, {r5, ip, lr, pc}
   180f4:	cfldrslt	mvf4, [r8, #-480]!	; 0xfffffe20
   180f8:	tstle	r3, r7, asr #22
   180fc:			; <UNDEFINED> instruction: 0xf0237843
   18100:	blcs	1098d88 <backup_type@@Base+0x1064778>
   18104:	stmvc	r3, {r1, r2, r3, r8, ip, lr, pc}
   18108:	tstle	fp, r1, lsr fp
   1810c:	blcs	e36420 <backup_type@@Base+0xe01e10>
   18110:	stmdbvc	r3, {r3, r8, ip, lr, pc}
   18114:	tstle	r5, r0, lsr fp
   18118:	blcs	cf662c <backup_type@@Base+0xcc201c>
   1811c:	stmibvc	r3, {r1, r8, ip, lr, pc}
   18120:	andle	r2, sl, r0, lsr fp
   18124:	andle	r2, r2, r9, lsl #24
   18128:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1812c:	stmdami	fp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   18130:	cfldrslt	mvf4, [r8, #-480]!	; 0xfffffe20
   18134:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   18138:	stmibvc	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   1813c:	mvnsle	r2, r0, lsl #22
   18140:	blcs	18361f4 <backup_type@@Base+0x1801be4>
   18144:	stmdami	r7, {r1, ip, lr, pc}
   18148:	cfldrslt	mvf4, [r8, #-480]!	; 0xfffffe20
   1814c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   18150:	svclt	0x0000bd38
   18154:	andeq	r8, r0, r4, asr r2
   18158:	muleq	r0, sl, fp
   1815c:	andeq	r6, r0, r8, ror #7
   18160:	andeq	r8, r0, sl, lsl r2
   18164:	strdeq	r8, [r0], -ip
   18168:	strdeq	r8, [r0], -lr
   1816c:	svcmi	0x00f0e92d
   18170:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   18174:	strmi	r8, [r9], r2, lsl #22
   18178:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
   1817c:			; <UNDEFINED> instruction: 0xf8df3206
   18180:			; <UNDEFINED> instruction: 0xf8df2bfc
   18184:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
   18188:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
   1818c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18190:			; <UNDEFINED> instruction: 0xf04f931b
   18194:	blls	a98d9c <backup_type@@Base+0xa6478c>
   18198:	blls	afcdd8 <backup_type@@Base+0xac87c8>
   1819c:	blls	a7cdf0 <backup_type@@Base+0xa487e0>
   181a0:	streq	pc, [r2], #-3
   181a4:	tstls	r2, #44, 22	; 0xb000
   181a8:	ldcl	7, cr15, [lr, #-936]!	; 0xfffffc58
   181ac:			; <UNDEFINED> instruction: 0xf3c39b29
   181b0:	movwls	r0, #37696	; 0x9340
   181b4:			; <UNDEFINED> instruction: 0xf1b8900f
   181b8:	vmax.f32	d0, d1, d10
   181bc:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
   181c0:	rsbseq	pc, r1, #24
   181c4:	adceq	r0, r4, #-268435449	; 0xf0000007
   181c8:	andseq	r0, lr, #536870921	; 0x20000009
   181cc:	subseq	r0, r2, #-1879048189	; 0x90000003
   181d0:	andeq	r0, fp, r4, ror #4
   181d4:	andeq	r0, fp, fp
   181d8:	svceq	0x000af1b8
   181dc:			; <UNDEFINED> instruction: 0xf8dfd00e
   181e0:	strbmi	r0, [r1], -r4, lsr #23
   181e4:			; <UNDEFINED> instruction: 0xf7ff4478
   181e8:	strbmi	pc, [r1], -r5, ror #30	; <UNPREDICTABLE>
   181ec:			; <UNDEFINED> instruction: 0xf8df4603
   181f0:	tstls	r3, #152, 22	; 0x26000
   181f4:			; <UNDEFINED> instruction: 0xf7ff4478
   181f8:	andsls	pc, r2, sp, asr pc	; <UNPREDICTABLE>
   181fc:	bleq	54340 <backup_type@@Base+0x1fd30>
   18200:			; <UNDEFINED> instruction: 0xf0002c00
   18204:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
   18208:	strls	r2, [r8], #-1025	; 0xfffffbff
   1820c:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
   18210:			; <UNDEFINED> instruction: 0xf7ea5a10
   18214:	movwcs	lr, #3562	; 0xdea
   18218:	stmib	sp, {r4, r8, r9, ip, pc}^
   1821c:	tstls	r1, #671088640	; 0x28000000
   18220:	strcs	r9, [r0, -sp]
   18224:	movwcc	r9, #6918	; 0x1b06
   18228:	tsthi	r0, r0	; <UNPREDICTABLE>
   1822c:	blne	ff77ee4c <backup_type@@Base+0xff74a83c>
   18230:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   18234:			; <UNDEFINED> instruction: 0xf0002d00
   18238:	blls	2b8684 <backup_type@@Base+0x284074>
   1823c:			; <UNDEFINED> instruction: 0xf1b89807
   18240:	svclt	0x000c0f02
   18244:			; <UNDEFINED> instruction: 0xf0032300
   18248:	ldrmi	r0, [lr], -r1, lsl #6
   1824c:	movwls	r1, #51651	; 0xc9c3
   18250:			; <UNDEFINED> instruction: 0xf0002e00
   18254:	bls	378eec <backup_type@@Base+0x3448dc>
   18258:			; <UNDEFINED> instruction: 0xf0002a00
   1825c:	blls	1b93bc <backup_type@@Base+0x184dac>
   18260:	bl	1e2a6c <backup_type@@Base+0x1ae45c>
   18264:	ldrmi	r0, [r1], -r2, lsl #8
   18268:	mvnscc	pc, #-1073741784	; 0xc0000028
   1826c:			; <UNDEFINED> instruction: 0xf383fab3
   18270:	cmpne	r3, #323584	; 0x4f000
   18274:	movwcs	fp, #3992	; 0xf98
   18278:			; <UNDEFINED> instruction: 0xf7eab113
   1827c:			; <UNDEFINED> instruction: 0x9006edb6
   18280:	addsmi	r9, ip, #6144	; 0x1800
   18284:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
   18288:	bne	453af0 <backup_type@@Base+0x41f4e0>
   1828c:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
   18290:	stc	7, cr15, [sl], {234}	; 0xea
   18294:			; <UNDEFINED> instruction: 0xf0402800
   18298:	blls	279380 <backup_type@@Base+0x244d70>
   1829c:			; <UNDEFINED> instruction: 0xf0402b00
   182a0:	blls	338db4 <backup_type@@Base+0x3047a4>
   182a4:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   182a8:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
   182ac:			; <UNDEFINED> instruction: 0xf014e8df
   182b0:	cmneq	sp, r8, lsl r1
   182b4:	cmneq	sp, sp, ror r1
   182b8:	cmneq	sp, sp, ror r1
   182bc:	rsceq	r0, ip, #1073741855	; 0x4000001f
   182c0:	adceq	r0, fp, #224, 4
   182c4:	rscseq	r0, r5, #-536870898	; 0xe000000e
   182c8:	rscseq	r0, r1, #805306383	; 0x3000000f
   182cc:	cmneq	sp, sp, ror r1
   182d0:	cmneq	sp, sp, ror r1
   182d4:	cmneq	sp, sp, ror r1
   182d8:	cmneq	sp, sp, ror r1
   182dc:	cmneq	sp, sp, ror r1
   182e0:	cmneq	sp, sp, ror r1
   182e4:	cmneq	sp, sp, ror r1
   182e8:	cmneq	sp, sp, ror r1
   182ec:	cmneq	sp, sp, ror r1
   182f0:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
   182f4:			; <UNDEFINED> instruction: 0x06d30179
   182f8:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   182fc:	rsbseq	r0, ip, #1073741854	; 0x4000001e
   18300:	cmneq	r9, r9, ror r1
   18304:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   18308:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1830c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18310:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18314:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18318:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1831c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18320:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18324:	cmneq	r9, pc, ror r0
   18328:	cmneq	r9, r9, ror r1
   1832c:	rsbeq	r0, r3, #1073741854	; 0x4000001e
   18330:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
   18334:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18338:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1833c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18340:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18344:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18348:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1834c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18350:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18354:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18358:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1835c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18360:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18364:	cmneq	r9, pc, ror r0
   18368:	rsbseq	r0, pc, r7, asr #4
   1836c:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   18370:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   18374:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18378:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1837c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18380:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18384:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18388:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1838c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18390:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18394:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   18398:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   1839c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   183a0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   183a4:	eorseq	r0, r3, #127	; 0x7f
   183a8:	eorseq	r0, r3, #1073741854	; 0x4000001e
   183ac:			; <UNDEFINED> instruction: 0x463206d3
   183b0:	movwcs	r4, #1589	; 0x635
   183b4:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
   183b8:			; <UNDEFINED> instruction: 0xf0002800
   183bc:	vshr.u64	q12, <illegal reg q2.5>, #60
   183c0:			; <UNDEFINED> instruction: 0xf0041147
   183c4:			; <UNDEFINED> instruction: 0xf850021f
   183c8:	blx	85c454 <backup_type@@Base+0x827e44>
   183cc:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   183d0:	sbchi	pc, sl, r0, asr #2
   183d4:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   183d8:	blx	fecfec04 <backup_type@@Base+0xfecca5f4>
   183dc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   183e0:			; <UNDEFINED> instruction: 0xf0402a00
   183e4:	bls	2f9b3c <backup_type@@Base+0x2c552c>
   183e8:	andeq	pc, r1, #130	; 0x82
   183ec:	andsle	r4, r5, r3, lsl r0
   183f0:	movwls	r4, #46553	; 0xb5d9
   183f4:	eorcs	fp, r7, #132, 30	; 0x210
   183f8:	andcs	pc, fp, sl, lsl #16
   183fc:	andeq	pc, r1, #-1073741822	; 0xc0000002
   18400:	svclt	0x00844591
   18404:			; <UNDEFINED> instruction: 0xf80a2124
   18408:			; <UNDEFINED> instruction: 0xf10b1002
   1840c:			; <UNDEFINED> instruction: 0xf10b0202
   18410:	ldrmi	r0, [r1, #2819]	; 0xb03
   18414:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   18418:	andne	pc, r2, sl, lsl #16
   1841c:			; <UNDEFINED> instruction: 0xf10745d9
   18420:	svclt	0x00840701
   18424:			; <UNDEFINED> instruction: 0xf80a235c
   18428:			; <UNDEFINED> instruction: 0xf10b300b
   1842c:	blls	21b038 <backup_type@@Base+0x1e6a28>
   18430:	svclt	0x003845cb
   18434:	andmi	pc, fp, sl, lsl #16
   18438:			; <UNDEFINED> instruction: 0xf10b2d00
   1843c:	svclt	0x00080b01
   18440:	movwls	r2, #33536	; 0x8300
   18444:	movwcc	r9, #6918	; 0x1b06
   18448:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
   1844c:	vldrpl	d25, [sp, #28]
   18450:	svclt	0x00183d00
   18454:	cfstr32cs	mvfx2, [r0, #-4]
   18458:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1845c:	andeq	pc, r2, #168, 2	; 0x2a
   18460:	blx	fecbe88c <backup_type@@Base+0xfec8a27c>
   18464:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   18468:	movweq	lr, #6658	; 0x1a02
   1846c:	svceq	0x0000f1bb
   18470:	movwcs	fp, #3864	; 0xf18
   18474:			; <UNDEFINED> instruction: 0xf0402b00
   18478:			; <UNDEFINED> instruction: 0xf08181d0
   1847c:	andsmi	r0, sl, r1, lsl #6
   18480:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
   18484:	blcs	3f0cc <backup_type@@Base+0xaabc>
   18488:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
   1848c:	blcs	3f0b4 <backup_type@@Base+0xaaa4>
   18490:	ldrhi	pc, [r4], r0, asr #32
   18494:	bls	43f0e0 <backup_type@@Base+0x40aad0>
   18498:	svclt	0x00183b00
   1849c:			; <UNDEFINED> instruction: 0xf1b92301
   184a0:	svclt	0x00180f00
   184a4:	blcs	210ac <quoting_style_vals@@Base+0xcec>
   184a8:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
   184ac:			; <UNDEFINED> instruction: 0xf8dd9a11
   184b0:	tstcs	r1, r4, asr #32
   184b4:	andscc	lr, r0, #3358720	; 0x334000
   184b8:			; <UNDEFINED> instruction: 0xf88a2327
   184bc:	andcs	r3, r0, #0
   184c0:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   184c4:			; <UNDEFINED> instruction: 0xf04f468b
   184c8:	tstls	sp, r2, lsl #16
   184cc:	andls	r4, r9, #2063597568	; 0x7b000000
   184d0:	bcc	453cf8 <backup_type@@Base+0x41f6e8>
   184d4:	blls	291f70 <backup_type@@Base+0x25d960>
   184d8:			; <UNDEFINED> instruction: 0xf0402b00
   184dc:	ldrmi	r8, [lr], -r7, ror #12
   184e0:	andeq	pc, r2, #168, 2	; 0x2a
   184e4:	blx	fecbf118 <backup_type@@Base+0xfec8ab08>
   184e8:			; <UNDEFINED> instruction: 0xf083f282
   184ec:	ldmdbeq	r2, {r0, r8, r9}^
   184f0:			; <UNDEFINED> instruction: 0xf0004013
   184f4:	ldrbmi	r8, [r9, #1360]	; 0x550
   184f8:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   184fc:	andne	pc, fp, sl, lsl #16
   18500:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
   18504:	svclt	0x00844589
   18508:			; <UNDEFINED> instruction: 0xf80a2024
   1850c:			; <UNDEFINED> instruction: 0xf10b0001
   18510:	strmi	r0, [r9, #258]	; 0x102
   18514:	eorcs	fp, r7, r4, lsl #31
   18518:	andeq	pc, r1, sl, lsl #16
   1851c:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
   18520:	vrshl.s8	d20, d9, d16
   18524:	pkhtbmi	r8, fp, r2, asr #10
   18528:	movwls	r4, #46681	; 0xb659
   1852c:			; <UNDEFINED> instruction: 0xf80a235c
   18530:			; <UNDEFINED> instruction: 0xf1b8300b
   18534:			; <UNDEFINED> instruction: 0xf10b0f02
   18538:			; <UNDEFINED> instruction: 0xf0000b01
   1853c:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
   18540:	addmi	r1, r3, #31488	; 0x7b00
   18544:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
   18548:	blcc	c2f85c <backup_type@@Base+0xbfb24c>
   1854c:	vqdmulh.s<illegal width 8>	d18, d0, d9
   18550:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
   18554:			; <UNDEFINED> instruction: 0xf0839b0a
   18558:	tstmi	sl, #67108864	; 0x4000000
   1855c:	svclt	0x0008462b
   18560:			; <UNDEFINED> instruction: 0xf43f4615
   18564:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
   18568:			; <UNDEFINED> instruction: 0xf47f2e00
   1856c:	bls	304240 <backup_type@@Base+0x2cfc30>
   18570:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   18574:	andsmi	r3, r3, r1, lsl #14
   18578:	blcs	450ec <backup_type@@Base+0x10adc>
   1857c:	svcge	0x0057f43f
   18580:	svclt	0x008445d9
   18584:			; <UNDEFINED> instruction: 0xf80a2327
   18588:			; <UNDEFINED> instruction: 0xf10b300b
   1858c:			; <UNDEFINED> instruction: 0xf10b0301
   18590:	ldrmi	r0, [r9, #2818]	; 0xb02
   18594:	eorcs	fp, r7, #132, 30	; 0x210
   18598:	andcs	pc, r3, sl, lsl #16
   1859c:	movwls	r2, #45824	; 0xb300
   185a0:	ldrtmi	lr, [r2], -r5, asr #14
   185a4:	str	r2, [r3, -r0, lsl #12]
   185a8:	blls	3e1db0 <backup_type@@Base+0x3ad7a0>
   185ac:			; <UNDEFINED> instruction: 0xf0402b01
   185b0:			; <UNDEFINED> instruction: 0xf7ea83fb
   185b4:	eorlt	lr, r3, #512	; 0x200
   185b8:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
   185bc:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   185c0:	orrmi	pc, r0, #50331648	; 0x3000000
   185c4:	blls	2a31cc <backup_type@@Base+0x26ebbc>
   185c8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   185cc:	andeq	pc, r1, #3
   185d0:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
   185d4:	bcs	20ddc <quoting_style_vals@@Base+0xa1c>
   185d8:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
   185dc:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   185e0:			; <UNDEFINED> instruction: 0xf383fab3
   185e4:	bls	29ab58 <backup_type@@Base+0x266548>
   185e8:	andeq	pc, r1, #130	; 0x82
   185ec:			; <UNDEFINED> instruction: 0xf43f4313
   185f0:	blls	284180 <backup_type@@Base+0x24fb70>
   185f4:			; <UNDEFINED> instruction: 0xf0002b00
   185f8:	movwcs	r8, #187	; 0xbb
   185fc:	stccs	6, cr14, [r0], {219}	; 0xdb
   18600:	ldrbthi	pc, [pc], #64	; 18608 <__assert_fail@plt+0x155a0>	; <UNPREDICTABLE>
   18604:	movwls	r2, #41729	; 0xa301
   18608:	svceq	0x0000f1b9
   1860c:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
   18610:			; <UNDEFINED> instruction: 0x377cf8df
   18614:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18618:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1861c:			; <UNDEFINED> instruction: 0xf8cd447b
   18620:			; <UNDEFINED> instruction: 0xf8cd902c
   18624:	cdp	0, 0, cr9, cr8, cr4, {1}
   18628:	movwcs	r3, #6672	; 0x1a10
   1862c:	movwls	r4, #34459	; 0x869b
   18630:	ldrb	r9, [r6, #781]!	; 0x30d
   18634:			; <UNDEFINED> instruction: 0xf0402c00
   18638:			; <UNDEFINED> instruction: 0xf1b98587
   1863c:			; <UNDEFINED> instruction: 0xf0000f00
   18640:	movwcs	r8, #5325	; 0x14cd
   18644:	ldrmi	r9, [fp], r8, lsl #6
   18648:	movwmi	lr, #39373	; 0x99cd
   1864c:			; <UNDEFINED> instruction: 0x2322930d
   18650:	andcc	pc, r0, sl, lsl #17
   18654:			; <UNDEFINED> instruction: 0x373cf8df
   18658:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
   1865c:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
   18660:	bcc	453e88 <backup_type@@Base+0x41f878>
   18664:	movwcs	lr, #5597	; 0x15dd
   18668:	stmib	sp, {r3, r8, r9, ip, pc}^
   1866c:	andcs	r3, r0, #603979776	; 0x24000000
   18670:	ldrmi	r9, [r3], sp, lsl #6
   18674:			; <UNDEFINED> instruction: 0x3720f8df
   18678:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1867c:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   18680:	andsls	r9, r1, #-1342177280	; 0xb0000000
   18684:	bcc	453eac <backup_type@@Base+0x41f89c>
   18688:	movwcs	lr, #1483	; 0x5cb
   1868c:	cdp	2, 0, cr2, cr8, cr1, {0}
   18690:			; <UNDEFINED> instruction: 0x469b3a10
   18694:	tstls	r0, #8, 4	; 0x80000000
   18698:	movwcs	lr, #43469	; 0xa9cd
   1869c:	movwls	r9, #37649	; 0x9311
   186a0:	ldr	r9, [lr, #781]!	; 0x30d
   186a4:	strbmi	r2, [r3], r0, lsl #6
   186a8:	bcc	453ed0 <backup_type@@Base+0x41f8c0>
   186ac:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   186b0:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   186b4:	movwcs	r3, #4873	; 0x1309
   186b8:	eorshi	pc, r4, sp, asr #17
   186bc:	ldr	r9, [r0, #776]!	; 0x308
   186c0:	tstls	r0, #0, 6
   186c4:	movwls	r4, #46747	; 0xb69b
   186c8:	andcs	r9, r1, #1140850688	; 0x44000000
   186cc:			; <UNDEFINED> instruction: 0xf8df930a
   186d0:			; <UNDEFINED> instruction: 0xf8cd36cc
   186d4:			; <UNDEFINED> instruction: 0xf04f8034
   186d8:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
   186dc:	andls	r9, r9, #8, 4	; 0x80000000
   186e0:	bcc	453f08 <backup_type@@Base+0x41f8f8>
   186e4:	movwcs	lr, #5533	; 0x159d
   186e8:	stmib	sp, {r3, r8, r9, ip, pc}^
   186ec:	andcs	r3, r0, #603979776	; 0x24000000
   186f0:	ldrmi	r9, [r3], sp, lsl #6
   186f4:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   186f8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   186fc:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   18700:	andsls	r9, r1, #-1342177280	; 0xb0000000
   18704:	bcc	453f2c <backup_type@@Base+0x41f91c>
   18708:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
   1870c:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   18710:	ldrb	r9, [r9, -sl, lsl #8]!
   18714:	blls	1a1f1c <backup_type@@Base+0x16d90c>
   18718:			; <UNDEFINED> instruction: 0xf0003301
   1871c:	blls	1b93a8 <backup_type@@Base+0x184d98>
   18720:	svclt	0x00181e5a
   18724:			; <UNDEFINED> instruction: 0xf1a82201
   18728:	blx	fecd9338 <backup_type@@Base+0xfeca4d28>
   1872c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   18730:	svccs	0x0000b912
   18734:	bichi	pc, r2, r0
   18738:	ldrb	r2, [r4, -r0, lsl #10]
   1873c:			; <UNDEFINED> instruction: 0xf1b82600
   18740:			; <UNDEFINED> instruction: 0xf0000f02
   18744:	ldmib	sp, {r2, r8, r9, pc}^
   18748:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
   1874c:	bls	3687a0 <backup_type@@Base+0x334190>
   18750:	svclt	0x00082a00
   18754:	strtmi	r2, [r2], -r0, lsl #6
   18758:			; <UNDEFINED> instruction: 0xf0402b00
   1875c:	blls	2b9354 <backup_type@@Base+0x284d44>
   18760:			; <UNDEFINED> instruction: 0xf0402b00
   18764:	blls	279900 <backup_type@@Base+0x2452f0>
   18768:	blcs	21b70 <quoting_style_vals@@Base+0x17b0>
   1876c:	svcge	0x0045f47f
   18770:	ldrbt	r9, [r9], r9, lsl #22
   18774:			; <UNDEFINED> instruction: 0xf1b82600
   18778:			; <UNDEFINED> instruction: 0xf0000f02
   1877c:			; <UNDEFINED> instruction: 0xf1b882f7
   18780:	tstle	ip, r5, lsl #30
   18784:			; <UNDEFINED> instruction: 0xf0139b29
   18788:	andle	r0, r9, r4, lsl #6
   1878c:	vldmiane	fp!, {s18-s23}
   18790:	andle	r4, r4, #805306377	; 0x30000009
   18794:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
   18798:			; <UNDEFINED> instruction: 0xf0002c3f
   1879c:	movwcs	r8, #1147	; 0x47b
   187a0:			; <UNDEFINED> instruction: 0x461d243f
   187a4:			; <UNDEFINED> instruction: 0x2600e71f
   187a8:	svceq	0x0002f1b8
   187ac:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
   187b0:	strtcs	r2, [r7], #-768	; 0xfffffd00
   187b4:	svcge	0x0017f47f
   187b8:	bllt	fe0ff3e4 <backup_type@@Base+0xfe0cadd4>
   187bc:	blx	fecff408 <backup_type@@Base+0xfeccadf8>
   187c0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   187c4:	svceq	0x0000f1b9
   187c8:	movwcs	fp, #3848	; 0xf08
   187cc:			; <UNDEFINED> instruction: 0xf0402b00
   187d0:	ldrbmi	r8, [r9, #1002]	; 0x3ea
   187d4:			; <UNDEFINED> instruction: 0x2327bf84
   187d8:	andcc	pc, fp, sl, lsl #16
   187dc:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   187e0:	svclt	0x00844599
   187e4:			; <UNDEFINED> instruction: 0xf80a225c
   187e8:			; <UNDEFINED> instruction: 0xf10b2003
   187ec:	ldrmi	r0, [r9, #770]	; 0x302
   187f0:	eorcs	sp, r7, #32768	; 0x8000
   187f4:	andcs	pc, r3, sl, lsl #16
   187f8:			; <UNDEFINED> instruction: 0xf10b2300
   187fc:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
   18800:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
   18804:	rsbscs	lr, r4, #176, 12	; 0xb000000
   18808:			; <UNDEFINED> instruction: 0xf1b89b09
   1880c:	svclt	0x00140f02
   18810:			; <UNDEFINED> instruction: 0xf0032300
   18814:	blcs	19420 <__assert_fail@plt+0x163b8>
   18818:			; <UNDEFINED> instruction: 0xf04fd0a1
   1881c:	blls	29a82c <backup_type@@Base+0x26621c>
   18820:	svclt	0x00182b00
   18824:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18828:			; <UNDEFINED> instruction: 0x46499a12
   1882c:	ldrbmi	r9, [r0], -r9, lsr #22
   18830:			; <UNDEFINED> instruction: 0xf8cd2400
   18834:	andls	r8, r4, #0
   18838:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   1883c:	movwls	r9, #6675	; 0x1a13
   18840:	andls	r9, r3, #33554432	; 0x2000000
   18844:	bls	1ff464 <backup_type@@Base+0x1cae54>
   18848:	ldc2	7, cr15, [r0], {255}	; 0xff
   1884c:			; <UNDEFINED> instruction: 0xf8df4683
   18850:			; <UNDEFINED> instruction: 0xf8df2554
   18854:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
   18858:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1885c:	subsmi	r9, sl, fp, lsl fp
   18860:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   18864:	andslt	r4, sp, r8, asr r6
   18868:	blhi	d3b64 <backup_type@@Base+0x9f554>
   1886c:	svchi	0x00f0e8bd
   18870:			; <UNDEFINED> instruction: 0xf1a82462
   18874:	bls	259484 <backup_type@@Base+0x224e74>
   18878:			; <UNDEFINED> instruction: 0xf383fab3
   1887c:	bcs	1adf0 <renameat2@@Base+0x14c8>
   18880:	orrhi	pc, r5, #64	; 0x40
   18884:	strb	r4, [r9, #1557]	; 0x615
   18888:	ldrb	r2, [r2, r1, ror #8]!
   1888c:	strcs	r2, [r0, #-1134]	; 0xfffffb92
   18890:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
   18894:	strbtcs	lr, [r6], #-2043	; 0xfffff805
   18898:	rsbscs	lr, r6, #61603840	; 0x3ac0000
   1889c:	blls	212620 <backup_type@@Base+0x1de010>
   188a0:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
   188a4:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   188a8:			; <UNDEFINED> instruction: 0xf853a302
   188ac:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   188b0:	svclt	0x00004718
   188b4:	andeq	r0, r0, pc, lsl r2
   188b8:			; <UNDEFINED> instruction: 0xfffffcf7
   188bc:			; <UNDEFINED> instruction: 0xfffffcf7
   188c0:			; <UNDEFINED> instruction: 0xfffffcf7
   188c4:			; <UNDEFINED> instruction: 0xfffffcf7
   188c8:			; <UNDEFINED> instruction: 0xfffffcf7
   188cc:			; <UNDEFINED> instruction: 0xfffffcf7
   188d0:	andeq	r0, r0, r3, asr r2
   188d4:	andeq	r0, r0, r7, asr #4
   188d8:			; <UNDEFINED> instruction: 0xffffff53
   188dc:	andeq	r0, r0, pc, asr #4
   188e0:			; <UNDEFINED> instruction: 0xffffffe7
   188e4:	andeq	r0, r0, r7, lsr r2
   188e8:	andeq	r0, r0, fp, asr #4
   188ec:			; <UNDEFINED> instruction: 0xfffffcf7
   188f0:			; <UNDEFINED> instruction: 0xfffffcf7
   188f4:			; <UNDEFINED> instruction: 0xfffffcf7
   188f8:			; <UNDEFINED> instruction: 0xfffffcf7
   188fc:			; <UNDEFINED> instruction: 0xfffffcf7
   18900:			; <UNDEFINED> instruction: 0xfffffcf7
   18904:			; <UNDEFINED> instruction: 0xfffffcf7
   18908:			; <UNDEFINED> instruction: 0xfffffcf7
   1890c:			; <UNDEFINED> instruction: 0xfffffcf7
   18910:			; <UNDEFINED> instruction: 0xfffffcf7
   18914:			; <UNDEFINED> instruction: 0xfffffcf7
   18918:			; <UNDEFINED> instruction: 0xfffffcf7
   1891c:			; <UNDEFINED> instruction: 0xfffffcf7
   18920:			; <UNDEFINED> instruction: 0xfffffcf7
   18924:			; <UNDEFINED> instruction: 0xfffffcf7
   18928:			; <UNDEFINED> instruction: 0xfffffcf7
   1892c:			; <UNDEFINED> instruction: 0xfffffcf7
   18930:			; <UNDEFINED> instruction: 0xfffffcf7
   18934:	andeq	r0, r0, fp, lsr r2
   18938:	strdeq	r0, [r0], -sp
   1893c:	strdeq	r0, [r0], -sp
   18940:	andeq	r0, r0, r3, lsl r2
   18944:	strdeq	r0, [r0], -sp
   18948:			; <UNDEFINED> instruction: 0xfffffd29
   1894c:	strdeq	r0, [r0], -sp
   18950:			; <UNDEFINED> instruction: 0xfffffef5
   18954:	strdeq	r0, [r0], -sp
   18958:	strdeq	r0, [r0], -sp
   1895c:	strdeq	r0, [r0], -sp
   18960:			; <UNDEFINED> instruction: 0xfffffd29
   18964:			; <UNDEFINED> instruction: 0xfffffd29
   18968:			; <UNDEFINED> instruction: 0xfffffd29
   1896c:			; <UNDEFINED> instruction: 0xfffffd29
   18970:			; <UNDEFINED> instruction: 0xfffffd29
   18974:			; <UNDEFINED> instruction: 0xfffffd29
   18978:			; <UNDEFINED> instruction: 0xfffffd29
   1897c:			; <UNDEFINED> instruction: 0xfffffd29
   18980:			; <UNDEFINED> instruction: 0xfffffd29
   18984:			; <UNDEFINED> instruction: 0xfffffd29
   18988:			; <UNDEFINED> instruction: 0xfffffd29
   1898c:			; <UNDEFINED> instruction: 0xfffffd29
   18990:			; <UNDEFINED> instruction: 0xfffffd29
   18994:			; <UNDEFINED> instruction: 0xfffffd29
   18998:			; <UNDEFINED> instruction: 0xfffffd29
   1899c:			; <UNDEFINED> instruction: 0xfffffd29
   189a0:	strdeq	r0, [r0], -sp
   189a4:	strdeq	r0, [r0], -sp
   189a8:	strdeq	r0, [r0], -sp
   189ac:	strdeq	r0, [r0], -sp
   189b0:			; <UNDEFINED> instruction: 0xfffffec3
   189b4:			; <UNDEFINED> instruction: 0xfffffcf7
   189b8:			; <UNDEFINED> instruction: 0xfffffd29
   189bc:			; <UNDEFINED> instruction: 0xfffffd29
   189c0:			; <UNDEFINED> instruction: 0xfffffd29
   189c4:			; <UNDEFINED> instruction: 0xfffffd29
   189c8:			; <UNDEFINED> instruction: 0xfffffd29
   189cc:			; <UNDEFINED> instruction: 0xfffffd29
   189d0:			; <UNDEFINED> instruction: 0xfffffd29
   189d4:			; <UNDEFINED> instruction: 0xfffffd29
   189d8:			; <UNDEFINED> instruction: 0xfffffd29
   189dc:			; <UNDEFINED> instruction: 0xfffffd29
   189e0:			; <UNDEFINED> instruction: 0xfffffd29
   189e4:			; <UNDEFINED> instruction: 0xfffffd29
   189e8:			; <UNDEFINED> instruction: 0xfffffd29
   189ec:			; <UNDEFINED> instruction: 0xfffffd29
   189f0:			; <UNDEFINED> instruction: 0xfffffd29
   189f4:			; <UNDEFINED> instruction: 0xfffffd29
   189f8:			; <UNDEFINED> instruction: 0xfffffd29
   189fc:			; <UNDEFINED> instruction: 0xfffffd29
   18a00:			; <UNDEFINED> instruction: 0xfffffd29
   18a04:			; <UNDEFINED> instruction: 0xfffffd29
   18a08:			; <UNDEFINED> instruction: 0xfffffd29
   18a0c:			; <UNDEFINED> instruction: 0xfffffd29
   18a10:			; <UNDEFINED> instruction: 0xfffffd29
   18a14:			; <UNDEFINED> instruction: 0xfffffd29
   18a18:			; <UNDEFINED> instruction: 0xfffffd29
   18a1c:			; <UNDEFINED> instruction: 0xfffffd29
   18a20:	strdeq	r0, [r0], -sp
   18a24:			; <UNDEFINED> instruction: 0xfffffe8b
   18a28:			; <UNDEFINED> instruction: 0xfffffd29
   18a2c:	strdeq	r0, [r0], -sp
   18a30:			; <UNDEFINED> instruction: 0xfffffd29
   18a34:	strdeq	r0, [r0], -sp
   18a38:			; <UNDEFINED> instruction: 0xfffffd29
   18a3c:			; <UNDEFINED> instruction: 0xfffffd29
   18a40:			; <UNDEFINED> instruction: 0xfffffd29
   18a44:			; <UNDEFINED> instruction: 0xfffffd29
   18a48:			; <UNDEFINED> instruction: 0xfffffd29
   18a4c:			; <UNDEFINED> instruction: 0xfffffd29
   18a50:			; <UNDEFINED> instruction: 0xfffffd29
   18a54:			; <UNDEFINED> instruction: 0xfffffd29
   18a58:			; <UNDEFINED> instruction: 0xfffffd29
   18a5c:			; <UNDEFINED> instruction: 0xfffffd29
   18a60:			; <UNDEFINED> instruction: 0xfffffd29
   18a64:			; <UNDEFINED> instruction: 0xfffffd29
   18a68:			; <UNDEFINED> instruction: 0xfffffd29
   18a6c:			; <UNDEFINED> instruction: 0xfffffd29
   18a70:			; <UNDEFINED> instruction: 0xfffffd29
   18a74:			; <UNDEFINED> instruction: 0xfffffd29
   18a78:			; <UNDEFINED> instruction: 0xfffffd29
   18a7c:			; <UNDEFINED> instruction: 0xfffffd29
   18a80:			; <UNDEFINED> instruction: 0xfffffd29
   18a84:			; <UNDEFINED> instruction: 0xfffffd29
   18a88:			; <UNDEFINED> instruction: 0xfffffd29
   18a8c:			; <UNDEFINED> instruction: 0xfffffd29
   18a90:			; <UNDEFINED> instruction: 0xfffffd29
   18a94:			; <UNDEFINED> instruction: 0xfffffd29
   18a98:			; <UNDEFINED> instruction: 0xfffffd29
   18a9c:			; <UNDEFINED> instruction: 0xfffffd29
   18aa0:			; <UNDEFINED> instruction: 0xfffffe63
   18aa4:	strdeq	r0, [r0], -sp
   18aa8:			; <UNDEFINED> instruction: 0xfffffe63
   18aac:	andeq	r0, r0, r3, lsl r2
   18ab0:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   18ab4:	blx	fece1ebc <backup_type@@Base+0xfecad8ac>
   18ab8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   18abc:	andsmi	r9, sl, #36864	; 0x9000
   18ac0:	cfldrsge	mvf15, [r1, #252]	; 0xfc
   18ac4:			; <UNDEFINED> instruction: 0xf1a8e6a9
   18ac8:	blx	fecd96d8 <backup_type@@Base+0xfeca50c8>
   18acc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   18ad0:	blls	2d2394 <backup_type@@Base+0x29dd84>
   18ad4:			; <UNDEFINED> instruction: 0xf47f2b00
   18ad8:	blls	a83ed8 <backup_type@@Base+0xa4f8c8>
   18adc:	svclt	0x004807d9
   18ae0:			; <UNDEFINED> instruction: 0xf53f3701
   18ae4:	vmovls.32	d26[0], sl
   18ae8:	rsbcs	lr, r6, #63963136	; 0x3d00000
   18aec:			; <UNDEFINED> instruction: 0xf1a8e637
   18af0:	blx	fecd9700 <backup_type@@Base+0xfeca50f0>
   18af4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   18af8:	rsbcs	lr, r2, #224, 14	; 0x3800000
   18afc:	rsbscs	lr, r2, #49283072	; 0x2f00000
   18b00:	rsbcs	lr, lr, #136314880	; 0x8200000
   18b04:	rsbcs	lr, r1, #128, 12	; 0x8000000
   18b08:	blls	3523b4 <backup_type@@Base+0x31dda4>
   18b0c:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   18b10:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
   18b14:			; <UNDEFINED> instruction: 0xf853a302
   18b18:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   18b1c:	svclt	0x00004718
   18b20:			; <UNDEFINED> instruction: 0xfffff9b7
   18b24:			; <UNDEFINED> instruction: 0xfffffa89
   18b28:			; <UNDEFINED> instruction: 0xfffffa89
   18b2c:			; <UNDEFINED> instruction: 0xfffffa89
   18b30:			; <UNDEFINED> instruction: 0xfffffa89
   18b34:			; <UNDEFINED> instruction: 0xfffffa89
   18b38:			; <UNDEFINED> instruction: 0xfffffa89
   18b3c:			; <UNDEFINED> instruction: 0xfffffd69
   18b40:			; <UNDEFINED> instruction: 0xfffffd51
   18b44:	andeq	r0, r0, r9, lsr #4
   18b48:			; <UNDEFINED> instruction: 0xfffffd6d
   18b4c:	andeq	r0, r0, r3, lsr #4
   18b50:			; <UNDEFINED> instruction: 0xfffffd77
   18b54:			; <UNDEFINED> instruction: 0xfffffd73
   18b58:			; <UNDEFINED> instruction: 0xfffffa89
   18b5c:			; <UNDEFINED> instruction: 0xfffffa89
   18b60:			; <UNDEFINED> instruction: 0xfffffa89
   18b64:			; <UNDEFINED> instruction: 0xfffffa89
   18b68:			; <UNDEFINED> instruction: 0xfffffa89
   18b6c:			; <UNDEFINED> instruction: 0xfffffa89
   18b70:			; <UNDEFINED> instruction: 0xfffffa89
   18b74:			; <UNDEFINED> instruction: 0xfffffa89
   18b78:			; <UNDEFINED> instruction: 0xfffffa89
   18b7c:			; <UNDEFINED> instruction: 0xfffffa89
   18b80:			; <UNDEFINED> instruction: 0xfffffa89
   18b84:			; <UNDEFINED> instruction: 0xfffffa89
   18b88:			; <UNDEFINED> instruction: 0xfffffa89
   18b8c:			; <UNDEFINED> instruction: 0xfffffa89
   18b90:			; <UNDEFINED> instruction: 0xfffffa89
   18b94:			; <UNDEFINED> instruction: 0xfffffa89
   18b98:			; <UNDEFINED> instruction: 0xfffffa89
   18b9c:			; <UNDEFINED> instruction: 0xfffffa89
   18ba0:	andeq	r0, r0, r7, lsl r2
   18ba4:	andeq	r0, r0, r3, lsl #4
   18ba8:	andeq	r0, r0, r3, lsl #4
   18bac:	andeq	r0, r0, r7, lsl #4
   18bb0:	andeq	r0, r0, r3, lsl #4
   18bb4:	strdeq	r0, [r0], -sp
   18bb8:	andeq	r0, r0, r3, lsl #4
   18bbc:			; <UNDEFINED> instruction: 0xfffffc87
   18bc0:	andeq	r0, r0, r3, lsl #4
   18bc4:	andeq	r0, r0, r3, lsl #4
   18bc8:	andeq	r0, r0, r3, lsl #4
   18bcc:	strdeq	r0, [r0], -sp
   18bd0:	strdeq	r0, [r0], -sp
   18bd4:	strdeq	r0, [r0], -sp
   18bd8:	strdeq	r0, [r0], -sp
   18bdc:	strdeq	r0, [r0], -sp
   18be0:	strdeq	r0, [r0], -sp
   18be4:	strdeq	r0, [r0], -sp
   18be8:	strdeq	r0, [r0], -sp
   18bec:	strdeq	r0, [r0], -sp
   18bf0:	strdeq	r0, [r0], -sp
   18bf4:	strdeq	r0, [r0], -sp
   18bf8:	strdeq	r0, [r0], -sp
   18bfc:	strdeq	r0, [r0], -sp
   18c00:	strdeq	r0, [r0], -sp
   18c04:	strdeq	r0, [r0], -sp
   18c08:	strdeq	r0, [r0], -sp
   18c0c:	andeq	r0, r0, r3, lsl #4
   18c10:	andeq	r0, r0, r3, lsl #4
   18c14:	andeq	r0, r0, r3, lsl #4
   18c18:	andeq	r0, r0, r3, lsl #4
   18c1c:			; <UNDEFINED> instruction: 0xfffffc55
   18c20:			; <UNDEFINED> instruction: 0xfffffa89
   18c24:	strdeq	r0, [r0], -sp
   18c28:	strdeq	r0, [r0], -sp
   18c2c:	strdeq	r0, [r0], -sp
   18c30:	strdeq	r0, [r0], -sp
   18c34:	strdeq	r0, [r0], -sp
   18c38:	strdeq	r0, [r0], -sp
   18c3c:	strdeq	r0, [r0], -sp
   18c40:	strdeq	r0, [r0], -sp
   18c44:	strdeq	r0, [r0], -sp
   18c48:	strdeq	r0, [r0], -sp
   18c4c:	strdeq	r0, [r0], -sp
   18c50:	strdeq	r0, [r0], -sp
   18c54:	strdeq	r0, [r0], -sp
   18c58:	strdeq	r0, [r0], -sp
   18c5c:	strdeq	r0, [r0], -sp
   18c60:	strdeq	r0, [r0], -sp
   18c64:	strdeq	r0, [r0], -sp
   18c68:	strdeq	r0, [r0], -sp
   18c6c:	strdeq	r0, [r0], -sp
   18c70:	strdeq	r0, [r0], -sp
   18c74:	strdeq	r0, [r0], -sp
   18c78:	strdeq	r0, [r0], -sp
   18c7c:	strdeq	r0, [r0], -sp
   18c80:	strdeq	r0, [r0], -sp
   18c84:	strdeq	r0, [r0], -sp
   18c88:	strdeq	r0, [r0], -sp
   18c8c:	andeq	r0, r0, r3, lsl #4
   18c90:			; <UNDEFINED> instruction: 0xfffffc1d
   18c94:	strdeq	r0, [r0], -sp
   18c98:	andeq	r0, r0, r3, lsl #4
   18c9c:	strdeq	r0, [r0], -sp
   18ca0:	andeq	r0, r0, r3, lsl #4
   18ca4:	strdeq	r0, [r0], -sp
   18ca8:	strdeq	r0, [r0], -sp
   18cac:	strdeq	r0, [r0], -sp
   18cb0:	strdeq	r0, [r0], -sp
   18cb4:	strdeq	r0, [r0], -sp
   18cb8:	strdeq	r0, [r0], -sp
   18cbc:	strdeq	r0, [r0], -sp
   18cc0:	strdeq	r0, [r0], -sp
   18cc4:	strdeq	r0, [r0], -sp
   18cc8:	strdeq	r0, [r0], -sp
   18ccc:	strdeq	r0, [r0], -sp
   18cd0:	strdeq	r0, [r0], -sp
   18cd4:	strdeq	r0, [r0], -sp
   18cd8:	strdeq	r0, [r0], -sp
   18cdc:	strdeq	r0, [r0], -sp
   18ce0:	strdeq	r0, [r0], -sp
   18ce4:	strdeq	r0, [r0], -sp
   18ce8:	strdeq	r0, [r0], -sp
   18cec:	strdeq	r0, [r0], -sp
   18cf0:	strdeq	r0, [r0], -sp
   18cf4:	strdeq	r0, [r0], -sp
   18cf8:	strdeq	r0, [r0], -sp
   18cfc:	strdeq	r0, [r0], -sp
   18d00:	strdeq	r0, [r0], -sp
   18d04:	strdeq	r0, [r0], -sp
   18d08:	strdeq	r0, [r0], -sp
   18d0c:			; <UNDEFINED> instruction: 0xfffffbf5
   18d10:	andeq	r0, r0, r3, lsl #4
   18d14:			; <UNDEFINED> instruction: 0xfffffbf5
   18d18:	andeq	r0, r0, r7, lsl #4
   18d1c:			; <UNDEFINED> instruction: 0xf7ff2200
   18d20:	andcs	fp, r0, #72704	; 0x11c00
   18d24:	andcs	lr, r0, #1040187392	; 0x3e000000
   18d28:			; <UNDEFINED> instruction: 0xf0402f00
   18d2c:	ldrtmi	r8, [r5], -fp, lsr #2
   18d30:			; <UNDEFINED> instruction: 0x4616463b
   18d34:	andcs	lr, r0, #1459617792	; 0x57000000
   18d38:	movwcs	r4, #1589	; 0x635
   18d3c:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
   18d40:			; <UNDEFINED> instruction: 0x2600e451
   18d44:	str	r2, [sl, #-630]	; 0xfffffd8a
   18d48:	rsbscs	r2, r4, #0, 12
   18d4c:	blls	2922c4 <backup_type@@Base+0x25dcb4>
   18d50:			; <UNDEFINED> instruction: 0xf47f2b00
   18d54:	blls	3042ec <backup_type@@Base+0x2cfcdc>
   18d58:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
   18d5c:	str	r2, [ip], #-1116	; 0xfffffba4
   18d60:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
   18d64:	svclt	0x00183a00
   18d68:	ldrb	r2, [ip], #513	; 0x201
   18d6c:	blcs	3f998 <backup_type@@Base+0xb388>
   18d70:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
   18d74:	ldrtcs	r4, [pc], #-1565	; 18d7c <__assert_fail@plt+0x15d14>
   18d78:	bllt	ffdd6d7c <backup_type@@Base+0xffda276c>
   18d7c:	andeq	r9, r1, r2, asr #22
   18d80:	andeq	r0, r0, r0, asr r2
   18d84:	andeq	r8, r0, r0, ror r1
   18d88:	ldrdeq	r6, [r0], -r0
   18d8c:	strdeq	r6, [r0], -r8
   18d90:	andeq	r6, r0, r8, lsr #13
   18d94:			; <UNDEFINED> instruction: 0x00005ebe
   18d98:	muleq	r0, sl, lr
   18d9c:	andeq	r6, r0, sl, ror #11
   18da0:	andeq	r6, r0, r6, asr #11
   18da4:	andeq	r9, r1, r2, ror r4
   18da8:	andcs	sl, r0, #25600	; 0x6400
   18dac:	andscs	lr, r9, #3358720	; 0x334000
   18db0:	bcc	fe4545d8 <backup_type@@Base+0xfe41ffc8>
   18db4:	movwcc	r9, #6918	; 0x1b06
   18db8:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
   18dbc:	ldmda	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18dc0:			; <UNDEFINED> instruction: 0xf8cd9006
   18dc4:	blge	644f3c <backup_type@@Base+0x61092c>
   18dc8:	blt	fe454630 <backup_type@@Base+0xfe420020>
   18dcc:	stmib	sp, {r9, sp}^
   18dd0:			; <UNDEFINED> instruction: 0x46164615
   18dd4:	subsls	pc, r0, sp, asr #17
   18dd8:	bls	1aa844 <backup_type@@Base+0x176234>
   18ddc:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
   18de0:	blne	4aa754 <backup_type@@Base+0x476144>
   18de4:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
   18de8:			; <UNDEFINED> instruction: 0xf944f001
   18dec:	bicslt	r4, r8, r1, lsl #12
   18df0:			; <UNDEFINED> instruction: 0xf0001c43
   18df4:	stfned	f0, [r8], {70}	; 0x46
   18df8:	orrhi	pc, sp, r0
   18dfc:			; <UNDEFINED> instruction: 0xf1b89b09
   18e00:	svclt	0x00140f02
   18e04:			; <UNDEFINED> instruction: 0xf0032300
   18e08:	blcs	19a14 <renameat2@@Base+0xec>
   18e0c:	addshi	pc, r2, r0, asr #32
   18e10:	strmi	r9, [lr], #-2072	; 0xfffff7e8
   18e14:	svc	0x0010f7e9
   18e18:	ldrbmi	r2, [r8], -r0, lsl #16
   18e1c:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   18e20:	cdp	7, 10, cr15, cr10, cr9, {7}
   18e24:	sbcsle	r2, r8, r0, lsl #16
   18e28:			; <UNDEFINED> instruction: 0xf0859b0a
   18e2c:	ldrtmi	r0, [r1], -r1, lsl #4
   18e30:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
   18e34:	andsmi	r6, sl, r6, lsl fp
   18e38:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   18e3c:			; <UNDEFINED> instruction: 0xf67f2901
   18e40:	strmi	sl, [fp], -sl, asr #23
   18e44:			; <UNDEFINED> instruction: 0xf8dd443b
   18e48:	andcs	lr, r0, r0, lsr r0
   18e4c:	ldrmi	r9, [r9], -ip, lsl #10
   18e50:			; <UNDEFINED> instruction: 0xf04f9d0b
   18e54:	bcs	1bef8 <renameat2@@Base+0x25d0>
   18e58:			; <UNDEFINED> instruction: 0xf1a8d04c
   18e5c:	stmdals	r9, {r1, r8, r9}
   18e60:			; <UNDEFINED> instruction: 0xf383fab3
   18e64:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   18e68:	adchi	pc, r2, r0, asr #32
   18e6c:	andeq	pc, r1, r5, lsl #1
   18e70:	andsle	r4, r3, r3
   18e74:	andeq	pc, r1, fp, lsl #2
   18e78:	svclt	0x008845d9
   18e7c:	andgt	pc, fp, sl, lsl #16
   18e80:	svclt	0x00844581
   18e84:			; <UNDEFINED> instruction: 0xf80a2524
   18e88:			; <UNDEFINED> instruction: 0xf10b5000
   18e8c:			; <UNDEFINED> instruction: 0xf10b0002
   18e90:	ldrmi	r0, [sp], -r3, lsl #22
   18e94:	svclt	0x00884581
   18e98:	andgt	pc, r0, sl, lsl #16
   18e9c:			; <UNDEFINED> instruction: 0xf10745d9
   18ea0:	svclt	0x00840701
   18ea4:			; <UNDEFINED> instruction: 0xf80a235c
   18ea8:			; <UNDEFINED> instruction: 0xf10b300b
   18eac:	ldrmi	r0, [r9, #769]	; 0x301
   18eb0:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
   18eb4:			; <UNDEFINED> instruction: 0xf80a3030
   18eb8:			; <UNDEFINED> instruction: 0xf10b0003
   18ebc:			; <UNDEFINED> instruction: 0xf10b0302
   18ec0:	ldrmi	r0, [r9, #2819]	; 0xb03
   18ec4:			; <UNDEFINED> instruction: 0xf3c4bf88
   18ec8:			; <UNDEFINED> instruction: 0xf00400c2
   18ecc:	svclt	0x00840407
   18ed0:			; <UNDEFINED> instruction: 0xf80a3030
   18ed4:	addmi	r0, pc, #3
   18ed8:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   18edc:			; <UNDEFINED> instruction: 0x4610d271
   18ee0:	svclt	0x008845d9
   18ee4:	andmi	pc, fp, sl, lsl #16
   18ee8:	bleq	9531c <backup_type@@Base+0x60d0c>
   18eec:	svcmi	0x0001f81e
   18ef0:			; <UNDEFINED> instruction: 0xd1b22a00
   18ef4:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
   18ef8:	sbcslt	r4, fp, #43	; 0x2b
   18efc:	ldrbmi	fp, [r9, #310]	; 0x136
   18f00:	ldrbcs	fp, [ip], -r4, lsl #31
   18f04:	andvs	pc, fp, sl, lsl #16
   18f08:	bleq	9533c <backup_type@@Base+0x60d2c>
   18f0c:	addmi	r3, pc, #262144	; 0x40000
   18f10:	blcs	4d858 <backup_type@@Base+0x19248>
   18f14:			; <UNDEFINED> instruction: 0xf10bd060
   18f18:	strcs	r0, [r0], -r1, lsl #6
   18f1c:			; <UNDEFINED> instruction: 0x463545d9
   18f20:			; <UNDEFINED> instruction: 0xf80abf88
   18f24:	ldrmi	ip, [r9, #11]
   18f28:	bleq	d535c <backup_type@@Base+0xa0d4c>
   18f2c:			; <UNDEFINED> instruction: 0xf80abf88
   18f30:	ldrb	ip, [r5, r3]
   18f34:			; <UNDEFINED> instruction: 0xf43f2901
   18f38:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   18f3c:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
   18f40:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
   18f44:	blcc	96f94 <backup_type@@Base+0x62984>
   18f48:	blcs	867cbc <backup_type@@Base+0x8336ac>
   18f4c:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   18f50:	ldrne	pc, [r4], #-3
   18f54:	ldrne	r1, [r1], #-1041	; 0xfffffbef
   18f58:	tstne	r1, r1, lsl r1
   18f5c:	tstne	r1, r1, lsl r1
   18f60:	tstne	r1, r1, lsl r1
   18f64:	tstne	r1, r1, lsl r1
   18f68:	tstne	r1, r1, lsl r1
   18f6c:	tstne	r1, r1, lsl r1
   18f70:	ldrne	r1, [r1], #-273	; 0xfffffeef
   18f74:			; <UNDEFINED> instruction: 0xd1e54294
   18f78:			; <UNDEFINED> instruction: 0xf8dde74a
   18f7c:			; <UNDEFINED> instruction: 0xf04f9050
   18f80:	strb	r0, [ip], #-2050	; 0xfffff7fe
   18f84:	ldrmi	r2, [r6], -r0, lsl #10
   18f88:			; <UNDEFINED> instruction: 0xf7ff462b
   18f8c:	bls	2c77e4 <backup_type@@Base+0x2931d4>
   18f90:	andls	r4, sl, #26
   18f94:	ldrbmi	lr, [r9, #1091]	; 0x443
   18f98:	blls	308dc0 <backup_type@@Base+0x2d47b0>
   18f9c:	bge	ff1568a0 <backup_type@@Base+0xff122290>
   18fa0:			; <UNDEFINED> instruction: 0xf7ff4659
   18fa4:			; <UNDEFINED> instruction: 0xf8cdbac6
   18fa8:			; <UNDEFINED> instruction: 0xf8dd9044
   18fac:	strt	r9, [r3], #-36	; 0xffffffdc
   18fb0:	ldrt	r9, [r4], #-778	; 0xfffffcf6
   18fb4:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
   18fb8:	blt	ff816fbc <backup_type@@Base+0xff7e29ac>
   18fbc:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
   18fc0:	strls	lr, [fp, #-1855]	; 0xfffff8c1
   18fc4:			; <UNDEFINED> instruction: 0xf7ff9d0c
   18fc8:			; <UNDEFINED> instruction: 0xf10bba32
   18fcc:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
   18fd0:	movwls	r2, #46128	; 0xb430
   18fd4:	blt	ff256fd8 <backup_type@@Base+0xff2229c8>
   18fd8:	usada8	r1, lr, r6, r4
   18fdc:	movwls	r2, #33537	; 0x8301
   18fe0:	movwls	r4, #42651	; 0xa69b
   18fe4:	blmi	fe37dc20 <backup_type@@Base+0xfe349610>
   18fe8:	subls	pc, r4, sp, asr #17
   18fec:			; <UNDEFINED> instruction: 0xf8cd447b
   18ff0:			; <UNDEFINED> instruction: 0xf8cd9040
   18ff4:	cdp	0, 0, cr9, cr8, cr12, {1}
   18ff8:			; <UNDEFINED> instruction: 0xf8cd3a10
   18ffc:			; <UNDEFINED> instruction: 0xf0029024
   19000:	movwcs	fp, #4039	; 0xfc7
   19004:			; <UNDEFINED> instruction: 0x469b9310
   19008:	tstls	r1, #738197504	; 0x2c000000
   1900c:	movwls	r2, #41473	; 0xa201
   19010:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19014:	andls	r4, r8, #133120	; 0x20800
   19018:	andls	r4, r9, #2063597568	; 0x7b000000
   1901c:	cdp	2, 0, cr9, cr8, cr13, {0}
   19020:			; <UNDEFINED> instruction: 0xf7ff3a10
   19024:			; <UNDEFINED> instruction: 0x462bb8fe
   19028:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
   1902c:	blt	fe757030 <backup_type@@Base+0xfe722a20>
   19030:	strt	r4, [ip], #-1556	; 0xfffff9ec
   19034:			; <UNDEFINED> instruction: 0xf04f45d9
   19038:	svclt	0x00840430
   1903c:			; <UNDEFINED> instruction: 0xf80a2330
   19040:	stcne	0, cr3, [fp], {11}
   19044:	bleq	115450 <backup_type@@Base+0xe0e40>
   19048:	svclt	0x00844599
   1904c:			; <UNDEFINED> instruction: 0xf80a2030
   19050:			; <UNDEFINED> instruction: 0xf7ff0003
   19054:			; <UNDEFINED> instruction: 0x4632ba7f
   19058:	ldrtmi	lr, [r2], -r6, ror #12
   1905c:	bls	512a14 <backup_type@@Base+0x4de404>
   19060:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
   19064:			; <UNDEFINED> instruction: 0xf43f2b00
   19068:	ldrbmi	sl, [r9, #2254]	; 0x8ce
   1906c:			; <UNDEFINED> instruction: 0xf80abf88
   19070:			; <UNDEFINED> instruction: 0xf812300b
   19074:			; <UNDEFINED> instruction: 0xf10b3f01
   19078:	blcs	1bc84 <renameat2@@Base+0x235c>
   1907c:			; <UNDEFINED> instruction: 0xf7ffd1f5
   19080:	ldrtmi	fp, [r1], -r2, asr #17
   19084:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
   19088:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
   1908c:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   19090:	ldrb	r9, [r3], sl, lsl #20
   19094:	vldmiapl	r1, {s19-s25}
   19098:	eoreq	pc, r1, #1073741864	; 0x40000028
   1909c:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
   190a0:			; <UNDEFINED> instruction: 0xf002e8df
   190a4:	svceq	0x000f0f13
   190a8:	tstne	r3, #15, 30	; 0x3c
   190ac:	svceq	0x000f0f13
   190b0:	svceq	0x00130f13
   190b4:	svceq	0x000f0f0f
   190b8:	svceq	0x000f0f0f
   190bc:	movwne	r0, #65295	; 0xff0f
   190c0:	movwcs	r1, #787	; 0x313
   190c4:			; <UNDEFINED> instruction: 0xf7ff461d
   190c8:	bls	287b08 <backup_type@@Base+0x2534f8>
   190cc:			; <UNDEFINED> instruction: 0xf47f2a00
   190d0:	ldrbmi	sl, [r9, #2987]	; 0xbab
   190d4:	ldrmi	r4, [pc], -ip, lsl #12
   190d8:	eorscs	fp, pc, #132, 30	; 0x210
   190dc:	andcs	pc, fp, sl, lsl #16
   190e0:	andeq	pc, r1, #-1073741822	; 0xc0000002
   190e4:	svclt	0x00844591
   190e8:			; <UNDEFINED> instruction: 0xf80a2022
   190ec:			; <UNDEFINED> instruction: 0xf10b0002
   190f0:	ldrmi	r0, [r1, #514]	; 0x202
   190f4:	eorcs	fp, r2, r4, lsl #31
   190f8:	andeq	pc, r2, sl, lsl #16
   190fc:	andeq	pc, r3, #-1073741822	; 0xc0000002
   19100:	bleq	155534 <backup_type@@Base+0x120f24>
   19104:	svclt	0x00844591
   19108:			; <UNDEFINED> instruction: 0xf80a203f
   1910c:	andcs	r0, r0, #2
   19110:			; <UNDEFINED> instruction: 0xf7ff4615
   19114:	bls	1c7998 <backup_type@@Base+0x193388>
   19118:	ldrtmi	r4, [r1], -r3, lsr #12
   1911c:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   19120:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
   19124:			; <UNDEFINED> instruction: 0xf8dd4615
   19128:	eorsle	r9, ip, #80	; 0x50
   1912c:	ldmib	sp, {r1, r3, r9, sl, lr}^
   19130:	and	r0, r3, r6, lsl #2
   19134:	ldmne	fp!, {r0, r9, ip, sp}
   19138:	ldmdble	r3!, {r3, r4, r7, r9, lr}
   1913c:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
   19140:			; <UNDEFINED> instruction: 0x4611d1f8
   19144:	ldrbt	r9, [r9], -sl, lsl #20
   19148:	movwls	r2, #33537	; 0x8301
   1914c:	movwcc	lr, #39373	; 0x99cd
   19150:	movwls	r2, #53760	; 0xd200
   19154:	blmi	ceaba8 <backup_type@@Base+0xcb6598>
   19158:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   1915c:	andsls	r9, r1, #-1342177280	; 0xb0000000
   19160:	bcc	454988 <backup_type@@Base+0x420378>
   19164:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19168:	mrc	6, 0, r4, cr8, cr10, {0}
   1916c:	blcs	279b4 <quoting_style_vals@@Base+0x75f4>
   19170:	andcs	fp, r0, #12, 30	; 0x30
   19174:	andeq	pc, r1, #2
   19178:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
   1917c:	bcs	4549e4 <backup_type@@Base+0x4203d4>
   19180:	ldrbmi	fp, [r9, #331]	; 0x14b
   19184:			; <UNDEFINED> instruction: 0xf80abf88
   19188:			; <UNDEFINED> instruction: 0xf812300b
   1918c:			; <UNDEFINED> instruction: 0xf10b3f01
   19190:	blcs	1bd9c <renameat2@@Base+0x2474>
   19194:	ldrbmi	sp, [r9, #501]	; 0x1f5
   19198:	movwcs	fp, #3972	; 0xf84
   1919c:	andcc	pc, fp, sl, lsl #16
   191a0:	bllt	15971a4 <backup_type@@Base+0x1562b94>
   191a4:	bls	2aa9f0 <backup_type@@Base+0x2763e0>
   191a8:	strb	r2, [r7], -r0, lsl #10
   191ac:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   191b0:			; <UNDEFINED> instruction: 0xf383fab3
   191b4:	movwls	r0, #43355	; 0xa95b
   191b8:	bllt	c971bc <backup_type@@Base+0xc62bac>
   191bc:	strcs	r9, [r5], #-2834	; 0xfffff4ee
   191c0:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
   191c4:	movwls	r9, #18473	; 0x4829
   191c8:	tstls	r2, r3, lsl #4
   191cc:	ldrbmi	r9, [r0], -r1
   191d0:	bls	1ffdf0 <backup_type@@Base+0x1cb7e0>
   191d4:	strls	r9, [r0], #-2321	; 0xfffff6ef
   191d8:			; <UNDEFINED> instruction: 0xffc8f7fe
   191dc:			; <UNDEFINED> instruction: 0xf7ff4683
   191e0:	movwcs	fp, #2870	; 0xb36
   191e4:	ldrmi	r2, [sl], -r1, lsl #2
   191e8:			; <UNDEFINED> instruction: 0xf8cd930b
   191ec:	tstls	r8, r4, asr #32
   191f0:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   191f4:	tstls	r0, #0, 6
   191f8:	movwls	r4, #46747	; 0xb69b
   191fc:	andcs	r9, r1, #1140850688	; 0x44000000
   19200:	blmi	27de30 <backup_type@@Base+0x249820>
   19204:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   19208:	andls	r9, sp, #-1879048192	; 0x90000000
   1920c:	bcc	454a34 <backup_type@@Base+0x420424>
   19210:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19214:	stcl	7, cr15, [lr], {233}	; 0xe9
   19218:	svc	0x0002f7e9
   1921c:	andeq	r5, r0, ip, lsr #10
   19220:	andeq	r5, r0, ip, lsr #25
   19224:			; <UNDEFINED> instruction: 0x000053be
   19228:			; <UNDEFINED> instruction: 0x00005abe
   1922c:	svcmi	0x00f0e92d
   19230:	strmi	fp, [r5], -sp, lsl #1
   19234:	pkhbtmi	r4, r9, ip, lsl #12
   19238:			; <UNDEFINED> instruction: 0xf7e94692
   1923c:	svcmi	0x0043edfc
   19240:	ldrbtmi	r2, [pc], #-3328	; 19248 <__assert_fail@plt+0x161e0>
   19244:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
   19248:	blle	1f3de74 <backup_type@@Base+0x1f09864>
   1924c:	strmi	r4, [r0], r0, asr #22
   19250:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19254:	lfmle	f4, 4, [ip], {171}	; 0xab
   19258:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
   1925c:	ble	1c29cd8 <backup_type@@Base+0x1bf56c8>
   19260:			; <UNDEFINED> instruction: 0xf1051d3b
   19264:	addsmi	r0, lr, #1024	; 0x400
   19268:	biceq	lr, fp, pc, asr #20
   1926c:			; <UNDEFINED> instruction: 0x4630d05d
   19270:	ldc2l	0, cr15, [r2]
   19274:	eorsvs	r4, r8, r6, lsl #12
   19278:	tstcs	r0, r6, lsr pc
   1927c:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   19280:	andeq	lr, r0, #175104	; 0x2ac00
   19284:	sbceq	lr, r0, r6, lsl #22
   19288:			; <UNDEFINED> instruction: 0xf7e900d2
   1928c:			; <UNDEFINED> instruction: 0xf8c7edf0
   19290:	bvs	ffa05298 <backup_type@@Base+0xff9d0c88>
   19294:	biceq	lr, r5, #6144	; 0x1800
   19298:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   1929c:	andeq	pc, r8, #4, 2
   192a0:			; <UNDEFINED> instruction: 0xf8d46858
   192a4:			; <UNDEFINED> instruction: 0xf8d4b004
   192a8:	strls	ip, [r4, -r8, lsr #32]
   192ac:	bleq	953e0 <backup_type@@Base+0x60dd0>
   192b0:	andls	r6, r8, #2555904	; 0x270000
   192b4:	movwls	r4, #46666	; 0xb64a
   192b8:	smlsdls	r0, r3, r6, r4
   192bc:			; <UNDEFINED> instruction: 0xf8cd9f08
   192c0:			; <UNDEFINED> instruction: 0xf8cdc00c
   192c4:	strls	fp, [r2, -r4]
   192c8:	andls	r9, r7, sl, lsl #2
   192cc:			; <UNDEFINED> instruction: 0xff4ef7fe
   192d0:	addmi	r9, r1, #163840	; 0x28000
   192d4:	blmi	84f364 <backup_type@@Base+0x81ad54>
   192d8:	stmdals	r7, {r0, r6, sl, fp, ip}
   192dc:			; <UNDEFINED> instruction: 0xf846447b
   192e0:	addsmi	r1, r8, #53	; 0x35
   192e4:	tstls	r7, r3
   192e8:	ldc	7, cr15, [r4], {233}	; 0xe9
   192ec:	strmi	r9, [r8], -r7, lsl #18
   192f0:			; <UNDEFINED> instruction: 0xf0009107
   192f4:	svcls	0x000bfd6d
   192f8:	ldrbmi	r6, [r3], -r6, ror #21
   192fc:	strbmi	r6, [sl], -r5, lsr #21
   19300:	ldrdgt	pc, [r0], -r4
   19304:	rsbsvs	r9, r8, r7, lsl #18
   19308:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
   1930c:			; <UNDEFINED> instruction: 0xf8cd5603
   19310:	stmib	sp, {lr, pc}^
   19314:	andls	fp, r7, r1, lsl #14
   19318:			; <UNDEFINED> instruction: 0xff28f7fe
   1931c:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
   19320:	andcc	pc, r0, r8, asr #17
   19324:	pop	{r0, r2, r3, ip, sp, pc}
   19328:	strdcs	r8, [r0], -r0
   1932c:			; <UNDEFINED> instruction: 0xf0009307
   19330:	blls	218904 <backup_type@@Base+0x1e42f4>
   19334:	ldm	r3, {r1, r2, r9, sl, lr}
   19338:	eorsvs	r0, lr, r3
   1933c:	andeq	lr, r3, r6, lsl #17
   19340:			; <UNDEFINED> instruction: 0xf7f4e79a
   19344:			; <UNDEFINED> instruction: 0xf7e9feb5
   19348:	svclt	0x0000ee6c
   1934c:	andeq	r8, r1, r2, lsl #29
   19350:	andeq	r8, r1, r0, asr #28
   19354:	andeq	r8, r1, r4, lsl lr
   19358:	andeq	fp, r1, r4, rrx
   1935c:			; <UNDEFINED> instruction: 0x4604b570
   19360:	stcl	7, cr15, [r8, #-932]!	; 0xfffffc5c
   19364:	strmi	r6, [r5], -r6, lsl #16
   19368:	strtmi	fp, [r0], -ip, lsr #2
   1936c:			; <UNDEFINED> instruction: 0xf0002130
   19370:	eorvs	pc, lr, sp, ror #27
   19374:	stcmi	13, cr11, [r5], {112}	; 0x70
   19378:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
   1937c:	strvc	pc, [r0], #1284	; 0x504
   19380:			; <UNDEFINED> instruction: 0xf0004620
   19384:	eorvs	pc, lr, r3, ror #27
   19388:	svclt	0x0000bd70
   1938c:	andeq	sl, r1, r6, asr #31
   19390:	stmdavs	r0, {r3, r8, ip, sp, pc}
   19394:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   19398:			; <UNDEFINED> instruction: 0xf5004478
   1939c:	stmdavs	r0, {r7, ip, sp, lr}
   193a0:	svclt	0x00004770
   193a4:	andeq	sl, r1, r8, lsr #31
   193a8:	andvs	fp, r1, r8, lsl #2
   193ac:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   193b0:			; <UNDEFINED> instruction: 0xf5004478
   193b4:	andvs	r7, r1, r0, lsl #1
   193b8:	svclt	0x00004770
   193bc:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   193c0:	orrslt	fp, r8, r0, lsr r4
   193c4:			; <UNDEFINED> instruction: 0xf100094c
   193c8:			; <UNDEFINED> instruction: 0xf0010308
   193cc:			; <UNDEFINED> instruction: 0xf853011f
   193d0:	blx	96d468 <backup_type@@Base+0x938e58>
   193d4:	submi	pc, r2, r1
   193d8:	andeq	pc, r1, r0
   193dc:	andeq	pc, r1, #2
   193e0:	rsbmi	r4, sl, sl, lsl #1
   193e4:	eorcs	pc, r4, r3, asr #16
   193e8:			; <UNDEFINED> instruction: 0x4770bc30
   193ec:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   193f0:	addvc	pc, r0, r0, lsl #10
   193f4:	svclt	0x0000e7e6
   193f8:	andeq	sl, r1, r2, asr pc
   193fc:	tstlt	r0, r3, lsl #12
   19400:	subsvs	r6, r9, r8, asr r8
   19404:	blmi	eb1cc <backup_type@@Base+0xb6bbc>
   19408:			; <UNDEFINED> instruction: 0xf503447b
   1940c:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
   19410:			; <UNDEFINED> instruction: 0x47706059
   19414:	andeq	sl, r1, r8, lsr pc
   19418:	cmplt	r8, r8, lsl #10
   1941c:	svclt	0x00182a00
   19420:			; <UNDEFINED> instruction: 0xf04f2900
   19424:	andvs	r0, r3, sl, lsl #6
   19428:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
   1942c:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
   19430:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   19434:	addvc	pc, r0, r0, lsl #10
   19438:			; <UNDEFINED> instruction: 0xf7e9e7f0
   1943c:	svclt	0x0000edf2
   19440:	andeq	sl, r1, lr, lsl #30
   19444:	mvnsmi	lr, sp, lsr #18
   19448:	strmi	fp, [r6], -sl, lsl #1
   1944c:	mvnlt	r9, r0, lsl ip
   19450:	movwcs	lr, #35277	; 0x89cd
   19454:			; <UNDEFINED> instruction: 0xf7e99107
   19458:	bvs	ffa14818 <backup_type@@Base+0xff9e0208>
   1945c:	movwcs	lr, #35293	; 0x89dd
   19460:			; <UNDEFINED> instruction: 0xf8d09907
   19464:	strmi	r8, [r5], -r0
   19468:	ldrtmi	r9, [r0], -r4, lsl #14
   1946c:			; <UNDEFINED> instruction: 0xf1046aa6
   19470:	stmib	sp, {r3, r8, r9, sl}^
   19474:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
   19478:	stmdavs	r4!, {r0, r9, sl, ip, pc}
   1947c:			; <UNDEFINED> instruction: 0xf7fe9400
   19480:			; <UNDEFINED> instruction: 0xf8c5fe75
   19484:	andlt	r8, sl, r0
   19488:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1948c:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
   19490:	strvc	pc, [r0], #1284	; 0x504
   19494:	svclt	0x0000e7dc
   19498:			; <UNDEFINED> instruction: 0x0001aeb2
   1949c:	svcmi	0x00f0e92d
   194a0:	addlt	r4, fp, ip, lsl r6
   194a4:	strmi	r4, [fp], -r3, lsl #13
   194a8:	stccs	6, cr4, [r0], {21}
   194ac:	movwls	sp, #28731	; 0x703b
   194b0:	stcl	7, cr15, [r0], {233}	; 0xe9
   194b4:	smlattcs	r0, r7, sl, r6
   194b8:			; <UNDEFINED> instruction: 0xf1046862
   194bc:	blls	1db8e4 <backup_type@@Base+0x1a72d4>
   194c0:	svclt	0x0014428d
   194c4:			; <UNDEFINED> instruction: 0xf0424690
   194c8:	ldrbmi	r0, [sl], -r1, lsl #16
   194cc:			; <UNDEFINED> instruction: 0xf8d09308
   194d0:	strmi	sl, [r6], -r0
   194d4:	strmi	r9, [r8], -r4, lsl #14
   194d8:			; <UNDEFINED> instruction: 0xf8cd6aa7
   194dc:			; <UNDEFINED> instruction: 0xf8cd9008
   194e0:	strls	r8, [r3, -r4]
   194e4:	strls	r6, [r0, -r7, lsr #16]
   194e8:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   194ec:	andls	r1, r9, r1, asr #24
   194f0:	strmi	r9, [r8], -r7, lsl #2
   194f4:	stc2l	0, cr15, [ip], #-0
   194f8:	ldrbmi	r6, [sl], -r7, ror #21
   194fc:	movwne	lr, #31197	; 0x79dd
   19500:	bvs	fe9ff118 <backup_type@@Base+0xfe9cab08>
   19504:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19508:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
   1950c:	strmi	r9, [r3], r0, lsl #8
   19510:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   19514:	andge	pc, r0, r6, asr #17
   19518:	blls	285954 <backup_type@@Base+0x251344>
   1951c:	ldrbmi	r6, [r8], -fp, lsr #32
   19520:	pop	{r0, r1, r3, ip, sp, pc}
   19524:	stcmi	15, cr8, [r2], {240}	; 0xf0
   19528:			; <UNDEFINED> instruction: 0xf504447c
   1952c:	ldr	r7, [lr, r0, lsl #9]!
   19530:	andeq	sl, r1, r8, lsl lr
   19534:	andcs	r4, r0, #19922944	; 0x1300000
   19538:	svclt	0x00b0f7ff
   1953c:	blmi	62bda0 <backup_type@@Base+0x5f7790>
   19540:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   19544:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
   19548:	ldmdavs	lr, {r0, r9, fp, sp}
   1954c:			; <UNDEFINED> instruction: 0xf1a6dd0a
   19550:	ldrtmi	r0, [r4], -r8, lsl #10
   19554:	strbeq	lr, [r2, #2821]	; 0xb05
   19558:	strcc	r6, [r8], #-2272	; 0xfffff720
   1955c:	b	ff6d7508 <backup_type@@Base+0xff6a2ef8>
   19560:	mvnsle	r4, ip, lsr #5
   19564:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
   19568:	adcmi	r4, r0, #124, 8	; 0x7c000000
   1956c:			; <UNDEFINED> instruction: 0xf7e9d007
   19570:	blmi	3940c0 <backup_type@@Base+0x35fab0>
   19574:	addvc	pc, r0, #1325400064	; 0x4f000000
   19578:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1957c:	cfstrsmi	mvf2, [fp], {1}
   19580:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
   19584:	andle	r4, r3, lr, lsr #5
   19588:			; <UNDEFINED> instruction: 0xf7e94630
   1958c:	eorvs	lr, r5, r4, asr #21
   19590:	andcs	r4, r1, #7168	; 0x1c00
   19594:	andsvs	r4, sl, fp, ror r4
   19598:	svclt	0x0000bd70
   1959c:	andeq	r8, r1, r0, asr fp
   195a0:	andeq	r8, r1, r2, lsl #23
   195a4:	ldrdeq	sl, [r1], -r8
   195a8:	andeq	r8, r1, ip, asr #22
   195ac:	andeq	r8, r1, r4, asr #22
   195b0:	strdeq	r8, [r1], -ip
   195b4:			; <UNDEFINED> instruction: 0xf04f4b03
   195b8:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   195bc:	orrvc	pc, r0, #12582912	; 0xc00000
   195c0:	svclt	0x0000e634
   195c4:	andeq	sl, r1, r6, lsl #27
   195c8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   195cc:	orrvc	pc, r0, #12582912	; 0xc00000
   195d0:	svclt	0x0000e62c
   195d4:	andeq	sl, r1, r6, ror sp
   195d8:	strmi	r4, [r1], -r4, lsl #22
   195dc:	rscscc	pc, pc, #79	; 0x4f
   195e0:	ldrbtmi	r2, [fp], #-0
   195e4:	orrvc	pc, r0, #12582912	; 0xc00000
   195e8:	svclt	0x0000e620
   195ec:	andeq	sl, r1, lr, asr sp
   195f0:	strmi	r4, [sl], -r5, lsl #22
   195f4:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   195f8:			; <UNDEFINED> instruction: 0xf5034604
   195fc:	strtmi	r7, [r1], -r0, lsl #7
   19600:			; <UNDEFINED> instruction: 0xf85d2000
   19604:	ldr	r4, [r1], -r4, lsl #22
   19608:	andeq	sl, r1, sl, asr #26
   1960c:	addslt	fp, r1, r0, lsr r5
   19610:	ldrmi	sl, [r5], -r3, lsl #22
   19614:	strmi	r4, [r4], -pc, lsl #20
   19618:	ldrmi	r9, [r8], -r1, lsl #6
   1961c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   19620:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19624:			; <UNDEFINED> instruction: 0xf04f930f
   19628:			; <UNDEFINED> instruction: 0xf7fe0300
   1962c:	blls	98b08 <backup_type@@Base+0x644f8>
   19630:	rscscc	pc, pc, #79	; 0x4f
   19634:	strtmi	r4, [r0], -r9, lsr #12
   19638:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
   1963c:	blmi	1abe60 <backup_type@@Base+0x177850>
   19640:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19644:	blls	3f36b4 <backup_type@@Base+0x3bf0a4>
   19648:	qaddle	r4, sl, r1
   1964c:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
   19650:	b	fec575fc <backup_type@@Base+0xfec22fec>
   19654:	andeq	r8, r1, sl, lsr #13
   19658:	andeq	r0, r0, r0, asr r2
   1965c:	andeq	r8, r1, r8, lsl #13
   19660:	addslt	fp, r1, r0, lsr r5
   19664:	movwls	r4, #5636	; 0x1604
   19668:	andls	sl, r0, #3072	; 0xc00
   1966c:	ldrmi	r4, [r8], -pc, lsl #20
   19670:	movwls	r9, #3328	; 0xd00
   19674:	blmi	3aa864 <backup_type@@Base+0x376254>
   19678:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1967c:			; <UNDEFINED> instruction: 0xf04f930f
   19680:			; <UNDEFINED> instruction: 0xf7fe0300
   19684:	ldmib	sp, {r0, r3, r8, sl, fp, ip, sp, lr, pc}^
   19688:	strtmi	r3, [r9], -r0, lsl #4
   1968c:			; <UNDEFINED> instruction: 0xf7ff4620
   19690:	bmi	258dcc <backup_type@@Base+0x2247bc>
   19694:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   19698:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1969c:	subsmi	r9, sl, pc, lsl #22
   196a0:	andslt	sp, r1, r1, lsl #2
   196a4:			; <UNDEFINED> instruction: 0xf7e9bd30
   196a8:	svclt	0x0000ea86
   196ac:	andeq	r8, r1, r4, asr r6
   196b0:	andeq	r0, r0, r0, asr r2
   196b4:	andeq	r8, r1, r2, lsr r6
   196b8:	strmi	r4, [r1], -sl, lsl #12
   196bc:			; <UNDEFINED> instruction: 0xf7ff2000
   196c0:	svclt	0x0000bfa5
   196c4:			; <UNDEFINED> instruction: 0x460cb410
   196c8:			; <UNDEFINED> instruction: 0x46014613
   196cc:	andcs	r4, r0, r2, lsr #12
   196d0:	blmi	15784c <backup_type@@Base+0x12323c>
   196d4:	svclt	0x00c4f7ff
   196d8:	mvnsmi	lr, sp, lsr #18
   196dc:	bmi	76af3c <backup_type@@Base+0x73692c>
   196e0:	ldcmi	0, cr11, [sp], {142}	; 0x8e
   196e4:	blmi	76b104 <backup_type@@Base+0x736af4>
   196e8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
   196ec:			; <UNDEFINED> instruction: 0xf5044688
   196f0:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
   196f4:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
   196f8:	stfeqd	f7, [ip], {13}
   196fc:	ldreq	pc, [pc], -r6
   19700:	movwls	r6, #55323	; 0xd81b
   19704:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19708:	strgt	ip, [pc, #-3087]	; 18b01 <__assert_fail@plt+0x15a99>
   1970c:	strgt	ip, [pc, #-3087]	; 18b05 <__assert_fail@plt+0x15a9d>
   19710:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   19714:	andeq	lr, pc, r5, lsl #17
   19718:			; <UNDEFINED> instruction: 0xf85cab01
   1971c:	strbmi	r5, [r2], -r7, lsr #32
   19720:	andcs	r4, r0, r1, ror r6
   19724:	vst1.8	{d15-d16}, [r6 :128], r5
   19728:			; <UNDEFINED> instruction: 0xf00443e4
   1972c:	adcsmi	r0, r4, r1, lsl #8
   19730:			; <UNDEFINED> instruction: 0xf84c406c
   19734:			; <UNDEFINED> instruction: 0xf7ff4027
   19738:	bmi	298d24 <backup_type@@Base+0x264714>
   1973c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   19740:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19744:	subsmi	r9, sl, sp, lsl #22
   19748:	andlt	sp, lr, r2, lsl #2
   1974c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19750:	b	c576fc <backup_type@@Base+0xc230ec>
   19754:	andeq	r8, r1, r0, ror #11
   19758:	andeq	sl, r1, r6, asr ip
   1975c:	andeq	r0, r0, r0, asr r2
   19760:	andeq	r8, r1, sl, lsl #11
   19764:			; <UNDEFINED> instruction: 0xf04f460a
   19768:			; <UNDEFINED> instruction: 0xf7ff31ff
   1976c:	svclt	0x0000bfb5
   19770:			; <UNDEFINED> instruction: 0xf04f223a
   19774:			; <UNDEFINED> instruction: 0xf7ff31ff
   19778:	svclt	0x0000bfaf
   1977c:			; <UNDEFINED> instruction: 0xf7ff223a
   19780:	svclt	0x0000bfab
   19784:	mvnsmi	lr, sp, lsr #18
   19788:	bmi	6ab1d0 <backup_type@@Base+0x676bc0>
   1978c:	blmi	6c59fc <backup_type@@Base+0x6913ec>
   19790:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   19794:	strtmi	r4, [r0], -ip, ror #12
   19798:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
   1979c:	tstls	r9, #1769472	; 0x1b0000
   197a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   197a4:	ldc2l	7, cr15, [r8], #-1016	; 0xfffffc08
   197a8:	strgt	ip, [pc, #-3087]	; 18ba1 <__assert_fail@plt+0x15b39>
   197ac:			; <UNDEFINED> instruction: 0xf8ddcc0f
   197b0:	strgt	ip, [pc, #-64]	; 19778 <__assert_fail@plt+0x16710>
   197b4:	streq	lr, [ip], -pc, ror #20
   197b8:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   197bc:	strvs	pc, [r0], #6
   197c0:	streq	lr, [ip], #-2692	; 0xfffff57c
   197c4:	stm	r5, {r4, sl, ip, pc}
   197c8:	blge	35980c <backup_type@@Base+0x3251fc>
   197cc:	rscscc	pc, pc, #79	; 0x4f
   197d0:	ldrtmi	r4, [r8], -r1, asr #12
   197d4:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   197d8:	blmi	1ec000 <backup_type@@Base+0x1b79f0>
   197dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   197e0:	blls	673850 <backup_type@@Base+0x63f240>
   197e4:	qaddle	r4, sl, r2
   197e8:	pop	{r1, r3, r4, ip, sp, pc}
   197ec:			; <UNDEFINED> instruction: 0xf7e981f0
   197f0:	svclt	0x0000e9e2
   197f4:	andeq	r8, r1, r6, lsr r5
   197f8:	andeq	r0, r0, r0, asr r2
   197fc:	andeq	r8, r1, ip, ror #9
   19800:	mvnsmi	lr, sp, lsr #18
   19804:	ldcmi	0, cr11, [lr], {144}	; 0x90
   19808:			; <UNDEFINED> instruction: 0xf8df460f
   1980c:			; <UNDEFINED> instruction: 0x4616c078
   19810:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
   19814:	strvc	pc, [r0], #1284	; 0x504
   19818:	ldrbtmi	r9, [ip], #1
   1981c:	stcgt	6, cr4, [pc], {158}	; 0x9e
   19820:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   19824:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   19828:	svclt	0x00182e00
   1982c:			; <UNDEFINED> instruction: 0xf8dd2f00
   19830:	stmdavs	sp!, {r2, lr, pc}
   19834:			; <UNDEFINED> instruction: 0xf04f950f
   19838:	strbmi	r0, [r5], -r0, lsl #10
   1983c:	cfstr32gt	mvfx12, [pc], {15}
   19840:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
   19844:			; <UNDEFINED> instruction: 0xf04f000f
   19848:	strls	r0, [r3], #-1034	; 0xfffffbf6
   1984c:	andeq	lr, pc, r5, lsl #17
   19850:	bls	5cd8a8 <backup_type@@Base+0x599298>
   19854:	ldrbtmi	r4, [r1], -r3, asr #12
   19858:	stmib	sp, {r5, r6, r9, sl, lr}^
   1985c:			; <UNDEFINED> instruction: 0xf7ff760d
   19860:	bmi	2d8bfc <backup_type@@Base+0x2a45ec>
   19864:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   19868:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1986c:	subsmi	r9, sl, pc, lsl #22
   19870:	andslt	sp, r0, r2, lsl #2
   19874:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19878:	ldmib	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1987c:	bl	ff457828 <backup_type@@Base+0xff423218>
   19880:	andeq	sl, r1, r0, lsr fp
   19884:	andeq	r8, r1, lr, lsr #9
   19888:	andeq	r0, r0, r0, asr r2
   1988c:	andeq	r8, r1, r2, ror #8
   19890:	addlt	fp, r2, r0, lsl r5
   19894:	ldrbtcc	pc, [pc], #79	; 1989c <__assert_fail@plt+0x16834>	; <UNPREDICTABLE>
   19898:			; <UNDEFINED> instruction: 0xf7ff9400
   1989c:			; <UNDEFINED> instruction: 0xb002ffb1
   198a0:	svclt	0x0000bd10
   198a4:	addlt	fp, r2, r0, lsl r5
   198a8:	ldrmi	r4, [r3], -ip, lsl #12
   198ac:	strtmi	r4, [r2], -r1, lsl #12
   198b0:			; <UNDEFINED> instruction: 0xf04f2000
   198b4:	strls	r3, [r0], #-1279	; 0xfffffb01
   198b8:			; <UNDEFINED> instruction: 0xffa2f7ff
   198bc:	ldclt	0, cr11, [r0, #-8]
   198c0:	addlt	fp, r3, r0, lsr r5
   198c4:	ldrmi	r4, [r4], -sp, lsl #12
   198c8:	movwls	r4, #1537	; 0x601
   198cc:	strtmi	r4, [r3], -sl, lsr #12
   198d0:			; <UNDEFINED> instruction: 0xf7ff2000
   198d4:	mullt	r3, r5, pc	; <UNPREDICTABLE>
   198d8:	svclt	0x0000bd30
   198dc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   198e0:	strt	r3, [r3], #772	; 0x304
   198e4:			; <UNDEFINED> instruction: 0x000187b2
   198e8:	strmi	r4, [sl], -r5, lsl #22
   198ec:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   198f0:	movwcc	r4, #17924	; 0x4604
   198f4:	andcs	r4, r0, r1, lsr #12
   198f8:	blmi	157a74 <backup_type@@Base+0x123464>
   198fc:	svclt	0x0000e496
   19900:	andeq	r8, r1, r2, lsr #15
   19904:			; <UNDEFINED> instruction: 0xf04f4b02
   19908:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   1990c:	str	r3, [sp], #772	; 0x304
   19910:	andeq	r8, r1, r6, lsl #15
   19914:	strmi	r4, [r1], -r3, lsl #22
   19918:	rscscc	pc, pc, #79	; 0x4f
   1991c:	ldrbtmi	r2, [fp], #-0
   19920:	str	r3, [r3], #772	; 0x304
   19924:	andeq	r8, r1, r2, ror r7

00019928 <renameat2@@Base>:
   19928:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1992c:	sub	sp, #228	; 0xe4
   1992e:	ldr.w	ip, [pc, #384]	; 19ab0 <renameat2@@Base+0x188>
   19932:	mov	r5, r3
   19934:	ldr.w	r9, [sp, #264]	; 0x108
   19938:	mov	r3, r2
   1993a:	ldr	r4, [pc, #376]	; (19ab4 <renameat2@@Base+0x18c>)
   1993c:	add	ip, pc
   1993e:	str	r5, [sp, #0]
   19940:	mov	r8, r0
   19942:	str.w	r9, [sp, #4]
   19946:	mov	r6, r1
   19948:	ldr.w	r4, [ip, r4]
   1994c:	mov	r7, r2
   1994e:	mov	r2, r1
   19950:	mov	r1, r0
   19952:	mov.w	r0, #382	; 0x17e
   19956:	ldr	r4, [r4, #0]
   19958:	str	r4, [sp, #220]	; 0xdc
   1995a:	mov.w	r4, #0
   1995e:	blx	2ddc <syscall@plt>
   19962:	subs	r4, r0, #0
   19964:	bge.n	1999c <renameat2@@Base+0x74>
   19966:	blx	2e34 <__errno_location@plt>
   1996a:	ldr	r2, [r0, #0]
   1996c:	mov	sl, r0
   1996e:	sub.w	r3, r2, #22
   19972:	bic.w	r3, r3, #16
   19976:	cmp	r2, #95	; 0x5f
   19978:	it	ne
   1997a:	cmpne	r3, #0
   1997c:	ite	ne
   1997e:	movne.w	fp, #1
   19982:	moveq.w	fp, #0
   19986:	bne.n	1999c <renameat2@@Base+0x74>
   19988:	cmp.w	r9, #0
   1998c:	beq.n	199da <renameat2@@Base+0xb2>
   1998e:	bics.w	r3, r9, #1
   19992:	beq.n	199b4 <renameat2@@Base+0x8c>
   19994:	mov.w	r4, #4294967295	; 0xffffffff
   19998:	movs	r3, #95	; 0x5f
   1999a:	str	r3, [r0, #0]
   1999c:	ldr	r2, [pc, #280]	; (19ab8 <renameat2@@Base+0x190>)
   1999e:	ldr	r3, [pc, #276]	; (19ab4 <renameat2@@Base+0x18c>)
   199a0:	add	r2, pc
   199a2:	ldr	r3, [r2, r3]
   199a4:	ldr	r2, [r3, #0]
   199a6:	ldr	r3, [sp, #220]	; 0xdc
   199a8:	eors	r2, r3
   199aa:	bne.n	19aac <renameat2@@Base+0x184>
   199ac:	mov	r0, r4
   199ae:	add	sp, #228	; 0xe4
   199b0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   199b4:	mov.w	r2, #256	; 0x100
   199b8:	add	r3, sp, #112	; 0x70
   199ba:	str	r2, [sp, #0]
   199bc:	mov	r1, r7
   199be:	mov	r2, r5
   199c0:	movs	r0, #3
   199c2:	blx	2c20 <__fxstatat64@plt>
   199c6:	cmp	r0, #0
   199c8:	beq.n	19a70 <renameat2@@Base+0x148>
   199ca:	ldr.w	r3, [sl]
   199ce:	cmp	r3, #75	; 0x4b
   199d0:	beq.n	19a70 <renameat2@@Base+0x148>
   199d2:	cmp	r3, #2
   199d4:	bne.n	19a6a <renameat2@@Base+0x142>
   199d6:	mov.w	fp, #1
   199da:	mov	r0, r6
   199dc:	blx	2de8 <strlen@plt>
   199e0:	mov	r4, r0
   199e2:	mov	r0, r5
   199e4:	blx	2de8 <strlen@plt>
   199e8:	cmp	r0, #0
   199ea:	it	ne
   199ec:	cmpne	r4, #0
   199ee:	beq.n	19a5a <renameat2@@Base+0x132>
   199f0:	add	r4, r6
   199f2:	adds	r3, r5, r0
   199f4:	ldrb.w	r2, [r4, #-1]
   199f8:	ldrb.w	r3, [r3, #-1]
   199fc:	cmp	r2, #47	; 0x2f
   199fe:	it	ne
   19a00:	cmpne	r3, #47	; 0x2f
   19a02:	bne.n	19a5a <renameat2@@Base+0x132>
   19a04:	mov.w	r4, #256	; 0x100
   19a08:	add	r3, sp, #8
   19a0a:	mov	r2, r6
   19a0c:	mov	r1, r8
   19a0e:	movs	r0, #3
   19a10:	str	r4, [sp, #0]
   19a12:	blx	2c20 <__fxstatat64@plt>
   19a16:	cbnz	r0, 19a6a <renameat2@@Base+0x142>
   19a18:	cmp.w	fp, #0
   19a1c:	beq.n	19a36 <renameat2@@Base+0x10e>
   19a1e:	ldr	r3, [sp, #24]
   19a20:	and.w	r3, r3, #61440	; 0xf000
   19a24:	cmp.w	r3, #16384	; 0x4000
   19a28:	beq.n	19a5a <renameat2@@Base+0x132>
   19a2a:	movs	r3, #2
   19a2c:	mov.w	r4, #4294967295	; 0xffffffff
   19a30:	str.w	r3, [sl]
   19a34:	b.n	1999c <renameat2@@Base+0x74>
   19a36:	add	r3, sp, #112	; 0x70
   19a38:	mov	r2, r5
   19a3a:	mov	r1, r7
   19a3c:	movs	r0, #3
   19a3e:	str	r4, [sp, #0]
   19a40:	blx	2c20 <__fxstatat64@plt>
   19a44:	cbz	r0, 19a7c <renameat2@@Base+0x154>
   19a46:	ldr.w	r3, [sl]
   19a4a:	cmp	r3, #2
   19a4c:	bne.n	19a6a <renameat2@@Base+0x142>
   19a4e:	ldr	r3, [sp, #24]
   19a50:	and.w	r3, r3, #61440	; 0xf000
   19a54:	cmp.w	r3, #16384	; 0x4000
   19a58:	bne.n	19a6a <renameat2@@Base+0x142>
   19a5a:	mov	r3, r5
   19a5c:	mov	r2, r7
   19a5e:	mov	r1, r6
   19a60:	mov	r0, r8
   19a62:	blx	2fb0 <renameat@plt>
   19a66:	mov	r4, r0
   19a68:	b.n	1999c <renameat2@@Base+0x74>
   19a6a:	mov.w	r4, #4294967295	; 0xffffffff
   19a6e:	b.n	1999c <renameat2@@Base+0x74>
   19a70:	movs	r3, #17
   19a72:	mov.w	r4, #4294967295	; 0xffffffff
   19a76:	str.w	r3, [sl]
   19a7a:	b.n	1999c <renameat2@@Base+0x74>
   19a7c:	ldr	r3, [sp, #128]	; 0x80
   19a7e:	and.w	r3, r3, #61440	; 0xf000
   19a82:	cmp.w	r3, #16384	; 0x4000
   19a86:	beq.n	19a94 <renameat2@@Base+0x16c>
   19a88:	movs	r3, #20
   19a8a:	mov.w	r4, #4294967295	; 0xffffffff
   19a8e:	str.w	r3, [sl]
   19a92:	b.n	1999c <renameat2@@Base+0x74>
   19a94:	ldr	r3, [sp, #24]
   19a96:	and.w	r3, r3, #61440	; 0xf000
   19a9a:	cmp.w	r3, #16384	; 0x4000
   19a9e:	beq.n	19a5a <renameat2@@Base+0x132>
   19aa0:	movs	r3, #21
   19aa2:	mov.w	r4, #4294967295	; 0xffffffff
   19aa6:	str.w	r3, [sl]
   19aaa:	b.n	1999c <renameat2@@Base+0x74>
   19aac:	blx	2bb4 <__stack_chk_fail@plt>
   19ab0:	strh	r4, [r1, #28]
   19ab2:	movs	r1, r0
   19ab4:	lsls	r0, r2, #9
   19ab6:	movs	r0, r0
   19ab8:	strh	r0, [r5, #24]
   19aba:	movs	r1, r0
   19abc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19ac0:	mov.w	r6, #57344	; 0xe000
   19ac4:	movt	r6, #32767	; 0x7fff
   19ac8:	mov	r8, r0
   19aca:	mov	r7, r1
   19acc:	mov	r5, r2
   19ace:	mov	r2, r5
   19ad0:	mov	r1, r7
   19ad2:	mov	r0, r8
   19ad4:	blx	2e90 <write@plt>
   19ad8:	subs	r4, r0, #0
   19ada:	bge.n	19afe <renameat2@@Base+0x1d6>
   19adc:	blx	2e34 <__errno_location@plt>
   19ae0:	ldr	r3, [r0, #0]
   19ae2:	cmp	r3, #4
   19ae4:	beq.n	19ace <renameat2@@Base+0x1a6>
   19ae6:	sub.w	r3, r3, #22
   19aea:	cmp	r5, r6
   19aec:	clz	r3, r3
   19af0:	mov	r5, r6
   19af2:	mov.w	r3, r3, lsr #5
   19af6:	it	ls
   19af8:	movls	r3, #0
   19afa:	cmp	r3, #0
   19afc:	bne.n	19ace <renameat2@@Base+0x1a6>
   19afe:	mov	r0, r4
   19b00:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19b04:	push	{r4, lr}
   19b06:	sub	sp, #112	; 0x70
   19b08:	ldr	r4, [pc, #80]	; (19b5c <renameat2@@Base+0x234>)
   19b0a:	mov	r1, r0
   19b0c:	ldr	r3, [pc, #80]	; (19b60 <renameat2@@Base+0x238>)
   19b0e:	mov	r2, sp
   19b10:	add	r4, pc
   19b12:	movs	r0, #3
   19b14:	ldr	r3, [r4, r3]
   19b16:	ldr	r3, [r3, #0]
   19b18:	str	r3, [sp, #108]	; 0x6c
   19b1a:	mov.w	r3, #0
   19b1e:	blx	3044 <__lxstat64@plt>
   19b22:	mov	r4, r0
   19b24:	blx	2e34 <__errno_location@plt>
   19b28:	mov	r3, r0
   19b2a:	cbz	r4, 19b3c <renameat2@@Base+0x214>
   19b2c:	ldr	r0, [r0, #0]
   19b2e:	cmp	r0, #75	; 0x4b
   19b30:	beq.n	19b3c <renameat2@@Base+0x214>
   19b32:	subs	r0, #2
   19b34:	it	ne
   19b36:	movne.w	r0, #4294967295	; 0xffffffff
   19b3a:	b.n	19b44 <renameat2@@Base+0x21c>
   19b3c:	mov.w	r0, #4294967295	; 0xffffffff
   19b40:	movs	r2, #17
   19b42:	str	r2, [r3, #0]
   19b44:	ldr	r2, [pc, #28]	; (19b64 <renameat2@@Base+0x23c>)
   19b46:	ldr	r3, [pc, #24]	; (19b60 <renameat2@@Base+0x238>)
   19b48:	add	r2, pc
   19b4a:	ldr	r3, [r2, r3]
   19b4c:	ldr	r2, [r3, #0]
   19b4e:	ldr	r3, [sp, #108]	; 0x6c
   19b50:	eors	r2, r3
   19b52:	bne.n	19b58 <renameat2@@Base+0x230>
   19b54:	add	sp, #112	; 0x70
   19b56:	pop	{r4, pc}
   19b58:	blx	2bb4 <__stack_chk_fail@plt>
   19b5c:	strh	r0, [r7, #12]
   19b5e:	movs	r1, r0
   19b60:	lsls	r0, r2, #9
   19b62:	movs	r0, r0
   19b64:	strh	r0, [r0, #12]
   19b66:	movs	r1, r0
   19b68:	mov.w	r1, #448	; 0x1c0
   19b6c:	b.w	2e58 <mkdir@plt>
   19b70:	ldr	r1, [r1, #0]
   19b72:	mov.w	r2, #384	; 0x180
   19b76:	bic.w	r1, r1, #195	; 0xc3
   19b7a:	orr.w	r1, r1, #194	; 0xc2
   19b7e:	b.w	2cf0 <open64@plt>
   19b82:	nop
   19b84:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b88:	mov	r5, r1
   19b8a:	vpush	{d8}
   19b8e:	mov	sl, r0
   19b90:	vmov	s16, r2
   19b94:	ldr	r2, [pc, #428]	; (19d44 <renameat2@@Base+0x41c>)
   19b96:	sub	sp, #28
   19b98:	add	r2, pc
   19b9a:	str	r3, [sp, #0]
   19b9c:	ldr	r3, [pc, #424]	; (19d48 <renameat2@@Base+0x420>)
   19b9e:	ldr	r3, [r2, r3]
   19ba0:	ldr	r3, [r3, #0]
   19ba2:	str	r3, [sp, #20]
   19ba4:	mov.w	r3, #0
   19ba8:	blx	2e34 <__errno_location@plt>
   19bac:	mov	fp, r0
   19bae:	mov	r0, sl
   19bb0:	blx	2de8 <strlen@plt>
   19bb4:	ldr.w	r2, [fp]
   19bb8:	adds	r3, r5, #5
   19bba:	str	r2, [sp, #4]
   19bbc:	cmp	r3, r0
   19bbe:	bge.w	19d32 <renameat2@@Base+0x40a>
   19bc2:	subs	r0, #6
   19bc4:	ldr	r1, [pc, #388]	; (19d4c <renameat2@@Base+0x424>)
   19bc6:	subs	r5, r0, r5
   19bc8:	movs	r2, #6
   19bca:	add	r5, sl
   19bcc:	add	r1, pc
   19bce:	mov	r0, r5
   19bd0:	blx	2ba8 <memcmp@plt>
   19bd4:	mov	r1, r0
   19bd6:	cmp	r0, #0
   19bd8:	bne.w	19d32 <renameat2@@Base+0x40a>
   19bdc:	add	r0, sp, #12
   19bde:	ldr.w	r8, [pc, #368]	; 19d50 <renameat2@@Base+0x428>
   19be2:	blx	2cb4 <gettimeofday@plt>
   19be6:	ldrd	r2, r1, [sp, #12]
   19bea:	movw	r9, #41720	; 0xa2f8
   19bee:	add	r8, pc
   19bf0:	asrs	r3, r2, #31
   19bf2:	movt	r9, #3
   19bf6:	asrs	r7, r1, #31
   19bf8:	eor.w	r4, r2, r1, lsl #16
   19bfc:	lsls	r6, r7, #16
   19bfe:	ldr	r7, [pc, #340]	; (19d54 <renameat2@@Base+0x42c>)
   19c00:	orr.w	r6, r6, r1, lsr #16
   19c04:	eors	r6, r3
   19c06:	blx	2dc4 <getpid@plt>
   19c0a:	ldr	r3, [pc, #332]	; (19d58 <renameat2@@Base+0x430>)
   19c0c:	add	r7, pc
   19c0e:	add	r3, pc
   19c10:	ldr	r2, [r3, #0]
   19c12:	eors	r4, r0
   19c14:	asrs	r1, r0, #31
   19c16:	adds	r4, r4, r2
   19c18:	ldr	r2, [r3, #4]
   19c1a:	eor.w	r6, r6, r1
   19c1e:	str	r4, [r3, #0]
   19c20:	adc.w	r6, r2, r6
   19c24:	str	r6, [r3, #4]
   19c26:	b.n	19c52 <renameat2@@Base+0x32a>
   19c28:	ldr.w	r3, [fp]
   19c2c:	cmp	r3, #17
   19c2e:	bne.n	19d14 <renameat2@@Base+0x3ec>
   19c30:	ldr.w	r3, [r8]
   19c34:	movw	r4, #7777	; 0x1e61
   19c38:	ldr.w	r2, [r8, #4]
   19c3c:	movs	r6, #0
   19c3e:	adds	r4, r4, r3
   19c40:	str.w	r4, [r8]
   19c44:	adc.w	r6, r2, r6
   19c48:	subs.w	r9, r9, #1
   19c4c:	str.w	r6, [r8, #4]
   19c50:	beq.n	19d14 <renameat2@@Base+0x3ec>
   19c52:	mov	r0, r4
   19c54:	mov	r1, r6
   19c56:	movs	r2, #62	; 0x3e
   19c58:	movs	r3, #0
   19c5a:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19c5e:	mov	r0, r4
   19c60:	mov	r1, r6
   19c62:	movs	r3, #0
   19c64:	ldrb.w	ip, [r7, r2]
   19c68:	movs	r2, #62	; 0x3e
   19c6a:	strb.w	ip, [r5]
   19c6e:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19c72:	movs	r2, #62	; 0x3e
   19c74:	movs	r3, #0
   19c76:	mov	r6, r0
   19c78:	mov	r4, r1
   19c7a:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19c7e:	mov	r0, r6
   19c80:	mov	r1, r4
   19c82:	movs	r3, #0
   19c84:	ldrb.w	ip, [r7, r2]
   19c88:	movs	r2, #62	; 0x3e
   19c8a:	strb.w	ip, [r5, #1]
   19c8e:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19c92:	movs	r2, #62	; 0x3e
   19c94:	movs	r3, #0
   19c96:	mov	r6, r0
   19c98:	mov	r4, r1
   19c9a:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19c9e:	mov	r0, r6
   19ca0:	mov	r1, r4
   19ca2:	movs	r3, #0
   19ca4:	ldrb.w	ip, [r7, r2]
   19ca8:	movs	r2, #62	; 0x3e
   19caa:	strb.w	ip, [r5, #2]
   19cae:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19cb2:	movs	r2, #62	; 0x3e
   19cb4:	movs	r3, #0
   19cb6:	mov	r6, r0
   19cb8:	mov	r4, r1
   19cba:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19cbe:	mov	r0, r6
   19cc0:	mov	r1, r4
   19cc2:	movs	r3, #0
   19cc4:	ldrb.w	ip, [r7, r2]
   19cc8:	movs	r2, #62	; 0x3e
   19cca:	strb.w	ip, [r5, #3]
   19cce:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19cd2:	movs	r2, #62	; 0x3e
   19cd4:	movs	r3, #0
   19cd6:	mov	r6, r0
   19cd8:	mov	r4, r1
   19cda:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19cde:	movs	r3, #0
   19ce0:	mov	r0, r6
   19ce2:	mov	r1, r4
   19ce4:	ldrb.w	ip, [r7, r2]
   19ce8:	movs	r2, #62	; 0x3e
   19cea:	strb.w	ip, [r5, #4]
   19cee:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19cf2:	movs	r2, #62	; 0x3e
   19cf4:	movs	r3, #0
   19cf6:	bl	1bdf0 <renameat2@@Base+0x24c8>
   19cfa:	vmov	r1, s16
   19cfe:	mov	r0, sl
   19d00:	ldrb	r3, [r7, r2]
   19d02:	strb	r3, [r5, #5]
   19d04:	ldr	r3, [sp, #0]
   19d06:	blx	r3
   19d08:	cmp	r0, #0
   19d0a:	blt.n	19c28 <renameat2@@Base+0x300>
   19d0c:	ldr	r3, [sp, #4]
   19d0e:	str.w	r3, [fp]
   19d12:	b.n	19d18 <renameat2@@Base+0x3f0>
   19d14:	mov.w	r0, #4294967295	; 0xffffffff
   19d18:	ldr	r2, [pc, #64]	; (19d5c <renameat2@@Base+0x434>)
   19d1a:	ldr	r3, [pc, #44]	; (19d48 <renameat2@@Base+0x420>)
   19d1c:	add	r2, pc
   19d1e:	ldr	r3, [r2, r3]
   19d20:	ldr	r2, [r3, #0]
   19d22:	ldr	r3, [sp, #20]
   19d24:	eors	r2, r3
   19d26:	bne.n	19d3e <renameat2@@Base+0x416>
   19d28:	add	sp, #28
   19d2a:	vpop	{d8}
   19d2e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d32:	movs	r3, #22
   19d34:	mov.w	r0, #4294967295	; 0xffffffff
   19d38:	str.w	r3, [fp]
   19d3c:	b.n	19d18 <renameat2@@Base+0x3f0>
   19d3e:	blx	2bb4 <__stack_chk_fail@plt>
   19d42:	nop
   19d44:	strh	r0, [r6, #8]
   19d46:	movs	r1, r0
   19d48:	lsls	r0, r2, #9
   19d4a:	movs	r0, r0
   19d4c:	ldr	r5, [pc, #960]	; (1a110 <renameat2@@Base+0x7e8>)
   19d4e:	movs	r0, r0
   19d50:	add	r0, sp, #536	; 0x218
   19d52:	movs	r1, r0
   19d54:	ldr	r0, [r1, #0]
   19d56:	movs	r0, r0
   19d58:	add	r0, sp, #408	; 0x198
   19d5a:	movs	r1, r0
   19d5c:	ldrb	r4, [r5, #30]
   19d5e:	movs	r1, r0
   19d60:	push	{lr}
   19d62:	cmp	r3, #1
   19d64:	sub	sp, #12
   19d66:	str	r2, [sp, #4]
   19d68:	beq.n	19da6 <renameat2@@Base+0x47e>
   19d6a:	cmp	r3, #2
   19d6c:	beq.n	19d86 <renameat2@@Base+0x45e>
   19d6e:	cbz	r3, 19d96 <renameat2@@Base+0x46e>
   19d70:	ldr	r3, [pc, #68]	; (19db8 <renameat2@@Base+0x490>)
   19d72:	movw	r2, #319	; 0x13f
   19d76:	ldr	r1, [pc, #68]	; (19dbc <renameat2@@Base+0x494>)
   19d78:	ldr	r0, [pc, #68]	; (19dc0 <renameat2@@Base+0x498>)
   19d7a:	add	r3, pc
   19d7c:	add	r1, pc
   19d7e:	adds	r3, #64	; 0x40
   19d80:	add	r0, pc
   19d82:	blx	3068 <__assert_fail@plt>
   19d86:	ldr	r3, [pc, #60]	; (19dc4 <renameat2@@Base+0x49c>)
   19d88:	add	r2, sp, #4
   19d8a:	add	r3, pc
   19d8c:	bl	19b84 <renameat2@@Base+0x25c>
   19d90:	add	sp, #12
   19d92:	ldr.w	pc, [sp], #4
   19d96:	ldr	r3, [pc, #48]	; (19dc8 <renameat2@@Base+0x4a0>)
   19d98:	add	r2, sp, #4
   19d9a:	add	r3, pc
   19d9c:	bl	19b84 <renameat2@@Base+0x25c>
   19da0:	add	sp, #12
   19da2:	ldr.w	pc, [sp], #4
   19da6:	ldr	r3, [pc, #36]	; (19dcc <renameat2@@Base+0x4a4>)
   19da8:	add	r2, sp, #4
   19daa:	add	r3, pc
   19dac:	bl	19b84 <renameat2@@Base+0x25c>
   19db0:	add	sp, #12
   19db2:	ldr.w	pc, [sp], #4
   19db6:	nop
   19db8:	str	r2, [r3, #104]	; 0x68
   19dba:	movs	r0, r0
   19dbc:	str	r0, [r5, #100]	; 0x64
   19dbe:	movs	r0, r0
   19dc0:	str	r0, [r6, #100]	; 0x64
   19dc2:	movs	r0, r0
   19dc4:	ldc2l	15, cr15, [r7, #-1020]!	; 0xfffffc04
   19dc8:	ldc2l	15, cr15, [r3, #1020]	; 0x3fc
   19dcc:	ldc2	15, cr15, [fp, #1020]!	; 0x3fc
   19dd0:	push	{r4, lr}
   19dd2:	mov	r4, r0
   19dd4:	blx	2d18 <malloc@plt>
   19dd8:	subs	r4, #0
   19dda:	it	ne
   19ddc:	movne	r4, #1
   19dde:	cmp	r0, #0
   19de0:	it	ne
   19de2:	movne	r4, #0
   19de4:	cbnz	r4, 19de8 <renameat2@@Base+0x4c0>
   19de6:	pop	{r4, pc}
   19de8:	bl	e0b0 <__assert_fail@plt+0xb048>
   19dec:	stmdb	sp!, {fp, lr}
   19df0:	umull	fp, ip, r0, r1
   19df4:	subs.w	r3, ip, #0
   19df8:	it	ne
   19dfa:	movne	r3, #1
   19dfc:	cmp.w	fp, #0
   19e00:	blt.n	19e10 <renameat2@@Base+0x4e8>
   19e02:	cbnz	r3, 19e10 <renameat2@@Base+0x4e8>
   19e04:	mul.w	r0, r1, r0
   19e08:	ldmia.w	sp!, {fp, lr}
   19e0c:	b.w	19dd0 <renameat2@@Base+0x4a8>
   19e10:	bl	e0b0 <__assert_fail@plt+0xb048>
   19e14:	b.w	19dd0 <renameat2@@Base+0x4a8>
   19e18:	subs	r3, r0, #0
   19e1a:	push	{r4, lr}
   19e1c:	it	ne
   19e1e:	movne	r3, #1
   19e20:	cmp	r1, #0
   19e22:	it	ne
   19e24:	movne	r3, #0
   19e26:	cbnz	r3, 19e3e <renameat2@@Base+0x516>
   19e28:	mov	r4, r1
   19e2a:	blx	2be4 <realloc@plt>
   19e2e:	subs	r1, r4, #0
   19e30:	it	ne
   19e32:	movne	r1, #1
   19e34:	cmp	r0, #0
   19e36:	it	ne
   19e38:	movne	r1, #0
   19e3a:	cbnz	r1, 19e46 <renameat2@@Base+0x51e>
   19e3c:	pop	{r4, pc}
   19e3e:	blx	2b14 <free@plt+0x4>
   19e42:	movs	r0, #0
   19e44:	pop	{r4, pc}
   19e46:	bl	e0b0 <__assert_fail@plt+0xb048>
   19e4a:	nop
   19e4c:	push	{r3, r4, r5, lr}
   19e4e:	umull	r4, r5, r1, r2
   19e52:	subs	r3, r5, #0
   19e54:	it	ne
   19e56:	movne	r3, #1
   19e58:	cmp	r4, #0
   19e5a:	blt.n	19e6a <renameat2@@Base+0x542>
   19e5c:	cbnz	r3, 19e6a <renameat2@@Base+0x542>
   19e5e:	mul.w	r1, r2, r1
   19e62:	ldmia.w	sp!, {r3, r4, r5, lr}
   19e66:	b.w	19e18 <renameat2@@Base+0x4f0>
   19e6a:	bl	e0b0 <__assert_fail@plt+0xb048>
   19e6e:	nop
   19e70:	push	{r3, r4, r5, r6, r7, lr}
   19e72:	mov	r7, r1
   19e74:	ldr	r4, [r1, #0]
   19e76:	mov	r5, r2
   19e78:	mov	r6, r0
   19e7a:	cbz	r0, 19ea4 <renameat2@@Base+0x57c>
   19e7c:	movw	r0, #21844	; 0x5554
   19e80:	mov	r1, r2
   19e82:	movt	r0, #21845	; 0x5555
   19e86:	bl	1b828 <renameat2@@Base+0x1f00>
   19e8a:	cmp	r0, r4
   19e8c:	bls.n	19eb8 <renameat2@@Base+0x590>
   19e8e:	adds	r3, r4, #1
   19e90:	add.w	r4, r3, r4, lsr #1
   19e94:	mul.w	r1, r5, r4
   19e98:	mov	r0, r6
   19e9a:	str	r4, [r7, #0]
   19e9c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   19ea0:	b.w	19e18 <renameat2@@Base+0x4f0>
   19ea4:	cbz	r4, 19ebc <renameat2@@Base+0x594>
   19ea6:	umull	r1, r2, r4, r5
   19eaa:	subs	r3, r2, #0
   19eac:	it	ne
   19eae:	movne	r3, #1
   19eb0:	cmp	r1, #0
   19eb2:	blt.n	19eb8 <renameat2@@Base+0x590>
   19eb4:	cmp	r3, #0
   19eb6:	beq.n	19e94 <renameat2@@Base+0x56c>
   19eb8:	bl	e0b0 <__assert_fail@plt+0xb048>
   19ebc:	mov	r1, r2
   19ebe:	movs	r0, #64	; 0x40
   19ec0:	bl	1b828 <renameat2@@Base+0x1f00>
   19ec4:	cmp	r5, #64	; 0x40
   19ec6:	ite	ls
   19ec8:	movls	r4, r0
   19eca:	addhi	r4, r0, #1
   19ecc:	b.n	19ea6 <renameat2@@Base+0x57e>
   19ece:	nop
   19ed0:	push	{r3, lr}
   19ed2:	mov	r3, r1
   19ed4:	ldr	r1, [r1, #0]
   19ed6:	cbz	r0, 19ef4 <renameat2@@Base+0x5cc>
   19ed8:	movw	r2, #21844	; 0x5554
   19edc:	movt	r2, #21845	; 0x5555
   19ee0:	cmp	r1, r2
   19ee2:	bcs.n	19f06 <renameat2@@Base+0x5de>
   19ee4:	adds	r2, r1, #1
   19ee6:	add.w	r1, r2, r1, lsr #1
   19eea:	str	r1, [r3, #0]
   19eec:	ldmia.w	sp!, {r3, lr}
   19ef0:	b.w	19e18 <renameat2@@Base+0x4f0>
   19ef4:	cmp	r1, #0
   19ef6:	bne.n	19f04 <renameat2@@Base+0x5dc>
   19ef8:	movs	r1, #64	; 0x40
   19efa:	str	r1, [r3, #0]
   19efc:	ldmia.w	sp!, {r3, lr}
   19f00:	b.w	19e18 <renameat2@@Base+0x4f0>
   19f04:	bge.n	19eea <renameat2@@Base+0x5c2>
   19f06:	bl	e0b0 <__assert_fail@plt+0xb048>
   19f0a:	nop
   19f0c:	push	{lr}
   19f0e:	sub	sp, #12
   19f10:	str	r0, [sp, #4]
   19f12:	bl	19dd0 <renameat2@@Base+0x4a8>
   19f16:	ldr	r2, [sp, #4]
   19f18:	movs	r1, #0
   19f1a:	add	sp, #12
   19f1c:	ldr.w	lr, [sp], #4
   19f20:	b.w	2e68 <memset@plt>
   19f24:	stmdb	sp!, {fp, lr}
   19f28:	umull	fp, ip, r0, r1
   19f2c:	subs.w	r3, ip, #0
   19f30:	it	ne
   19f32:	movne	r3, #1
   19f34:	cmp.w	fp, #0
   19f38:	blt.n	19f46 <renameat2@@Base+0x61e>
   19f3a:	cbnz	r3, 19f46 <renameat2@@Base+0x61e>
   19f3c:	blx	2a44 <calloc@plt>
   19f40:	cbz	r0, 19f46 <renameat2@@Base+0x61e>
   19f42:	ldmia.w	sp!, {fp, pc}
   19f46:	bl	e0b0 <__assert_fail@plt+0xb048>
   19f4a:	nop
   19f4c:	push	{lr}
   19f4e:	sub	sp, #12
   19f50:	str	r0, [sp, #4]
   19f52:	mov	r0, r1
   19f54:	str	r1, [sp, #0]
   19f56:	bl	19dd0 <renameat2@@Base+0x4a8>
   19f5a:	ldrd	r2, r1, [sp]
   19f5e:	add	sp, #12
   19f60:	ldr.w	lr, [sp], #4
   19f64:	b.w	2b5c <memcpy@plt>
   19f68:	push	{r4, lr}
   19f6a:	mov	r4, r0
   19f6c:	blx	2de8 <strlen@plt>
   19f70:	mov	r1, r0
   19f72:	mov	r0, r4
   19f74:	adds	r1, #1
   19f76:	ldmia.w	sp!, {r4, lr}
   19f7a:	b.w	19f4c <renameat2@@Base+0x624>
   19f7e:	nop
   19f80:	push	{r3, lr}
   19f82:	blx	2b38 <strndup@plt>
   19f86:	cbz	r0, 19f8a <renameat2@@Base+0x662>
   19f88:	pop	{r3, pc}
   19f8a:	bl	e0b0 <__assert_fail@plt+0xb048>
   19f8e:	nop
   19f90:	push	{r1, r2, r3}
   19f92:	push	{r4, r5, r6, lr}
   19f94:	sub	sp, #20
   19f96:	ldr	r4, [pc, #204]	; (1a064 <renameat2@@Base+0x73c>)
   19f98:	add	r3, sp, #36	; 0x24
   19f9a:	ldr	r2, [pc, #204]	; (1a068 <renameat2@@Base+0x740>)
   19f9c:	add	r4, pc
   19f9e:	ldr.w	r1, [r3], #4
   19fa2:	ldr	r2, [r4, r2]
   19fa4:	ldr	r2, [r2, #0]
   19fa6:	str	r2, [sp, #12]
   19fa8:	mov.w	r2, #0
   19fac:	movw	r2, #1030	; 0x406
   19fb0:	cmp	r1, r2
   19fb2:	str	r3, [sp, #8]
   19fb4:	bne.n	1a034 <renameat2@@Base+0x70c>
   19fb6:	ldr	r6, [pc, #180]	; (1a06c <renameat2@@Base+0x744>)
   19fb8:	adds	r3, #4
   19fba:	str	r3, [sp, #8]
   19fbc:	add	r6, pc
   19fbe:	ldr	r2, [sp, #40]	; 0x28
   19fc0:	ldr	r3, [r6, #0]
   19fc2:	cmp	r3, #0
   19fc4:	blt.n	19ff2 <renameat2@@Base+0x6ca>
   19fc6:	mov	r5, r0
   19fc8:	str	r2, [sp, #4]
   19fca:	blx	2edc <fcntl64@plt>
   19fce:	subs	r4, r0, #0
   19fd0:	blt.n	1a03e <renameat2@@Base+0x716>
   19fd2:	movs	r3, #1
   19fd4:	str	r3, [r6, #0]
   19fd6:	ldr	r2, [pc, #152]	; (1a070 <renameat2@@Base+0x748>)
   19fd8:	ldr	r3, [pc, #140]	; (1a068 <renameat2@@Base+0x740>)
   19fda:	add	r2, pc
   19fdc:	ldr	r3, [r2, r3]
   19fde:	ldr	r2, [r3, #0]
   19fe0:	ldr	r3, [sp, #12]
   19fe2:	eors	r2, r3
   19fe4:	bne.n	1a060 <renameat2@@Base+0x738>
   19fe6:	mov	r0, r4
   19fe8:	add	sp, #20
   19fea:	ldmia.w	sp!, {r4, r5, r6, lr}
   19fee:	add	sp, #12
   19ff0:	bx	lr
   19ff2:	movs	r1, #0
   19ff4:	bl	19f90 <renameat2@@Base+0x668>
   19ff8:	subs	r4, r0, #0
   19ffa:	blt.n	19fd6 <renameat2@@Base+0x6ae>
   19ffc:	ldr	r3, [r6, #0]
   19ffe:	adds	r3, #1
   1a000:	bne.n	19fd6 <renameat2@@Base+0x6ae>
   1a002:	movs	r1, #1
   1a004:	mov	r0, r4
   1a006:	blx	2edc <fcntl64@plt>
   1a00a:	subs	r2, r0, #0
   1a00c:	blt.n	1a01e <renameat2@@Base+0x6f6>
   1a00e:	orr.w	r2, r2, #1
   1a012:	movs	r1, #2
   1a014:	mov	r0, r4
   1a016:	blx	2edc <fcntl64@plt>
   1a01a:	adds	r0, #1
   1a01c:	bne.n	19fd6 <renameat2@@Base+0x6ae>
   1a01e:	blx	2e34 <__errno_location@plt>
   1a022:	mov	r5, r0
   1a024:	mov	r0, r4
   1a026:	ldr	r6, [r5, #0]
   1a028:	mov.w	r4, #4294967295	; 0xffffffff
   1a02c:	blx	3038 <close@plt>
   1a030:	str	r6, [r5, #0]
   1a032:	b.n	19fd6 <renameat2@@Base+0x6ae>
   1a034:	ldr	r2, [sp, #40]	; 0x28
   1a036:	blx	2edc <fcntl64@plt>
   1a03a:	mov	r4, r0
   1a03c:	b.n	19fd6 <renameat2@@Base+0x6ae>
   1a03e:	blx	2e34 <__errno_location@plt>
   1a042:	ldr	r2, [sp, #4]
   1a044:	ldr	r3, [r0, #0]
   1a046:	cmp	r3, #22
   1a048:	bne.n	19fd2 <renameat2@@Base+0x6aa>
   1a04a:	mov	r0, r5
   1a04c:	movs	r1, #0
   1a04e:	bl	19f90 <renameat2@@Base+0x668>
   1a052:	subs	r4, r0, #0
   1a054:	itt	ge
   1a056:	movge.w	r3, #4294967295	; 0xffffffff
   1a05a:	strge	r3, [r6, #0]
   1a05c:	bge.n	1a002 <renameat2@@Base+0x6da>
   1a05e:	b.n	19fd6 <renameat2@@Base+0x6ae>
   1a060:	blx	2bb4 <__stack_chk_fail@plt>
   1a064:	ldrb	r4, [r5, #20]
   1a066:	movs	r1, r0
   1a068:	lsls	r0, r2, #9
   1a06a:	movs	r0, r0
   1a06c:	add	r4, pc, #768	; (adr r4, 1a370 <renameat2@@Base+0xa48>)
   1a06e:	movs	r1, r0
   1a070:	ldrb	r6, [r5, #19]
   1a072:	movs	r1, r0
   1a074:	push	{r4, r5, r6, r7, lr}
   1a076:	mov	r7, r1
   1a078:	ldr	r1, [pc, #88]	; (1a0d4 <renameat2@@Base+0x7ac>)
   1a07a:	mov	r6, r2
   1a07c:	ldr	r2, [pc, #88]	; (1a0d8 <renameat2@@Base+0x7b0>)
   1a07e:	sub	sp, #12
   1a080:	add	r1, pc
   1a082:	mov	r4, sp
   1a084:	ldr	r2, [r1, r2]
   1a086:	ldr	r2, [r2, #0]
   1a088:	str	r2, [sp, #4]
   1a08a:	mov.w	r2, #0
   1a08e:	cbz	r0, 1a092 <renameat2@@Base+0x76a>
   1a090:	mov	r4, r0
   1a092:	mov	r2, r6
   1a094:	mov	r1, r7
   1a096:	mov	r0, r4
   1a098:	blx	2ccc <mbrtowc@plt>
   1a09c:	cmp	r6, #0
   1a09e:	it	ne
   1a0a0:	cmnne.w	r0, #3
   1a0a4:	mov	r5, r0
   1a0a6:	bhi.n	1a0be <renameat2@@Base+0x796>
   1a0a8:	ldr	r2, [pc, #48]	; (1a0dc <renameat2@@Base+0x7b4>)
   1a0aa:	ldr	r3, [pc, #44]	; (1a0d8 <renameat2@@Base+0x7b0>)
   1a0ac:	add	r2, pc
   1a0ae:	ldr	r3, [r2, r3]
   1a0b0:	ldr	r2, [r3, #0]
   1a0b2:	ldr	r3, [sp, #4]
   1a0b4:	eors	r2, r3
   1a0b6:	bne.n	1a0d0 <renameat2@@Base+0x7a8>
   1a0b8:	mov	r0, r5
   1a0ba:	add	sp, #12
   1a0bc:	pop	{r4, r5, r6, r7, pc}
   1a0be:	movs	r0, #0
   1a0c0:	bl	1a430 <renameat2@@Base+0xb08>
   1a0c4:	cmp	r0, #0
   1a0c6:	bne.n	1a0a8 <renameat2@@Base+0x780>
   1a0c8:	ldrb	r3, [r7, #0]
   1a0ca:	movs	r5, #1
   1a0cc:	str	r3, [r4, #0]
   1a0ce:	b.n	1a0a8 <renameat2@@Base+0x780>
   1a0d0:	blx	2bb4 <__stack_chk_fail@plt>
   1a0d4:	ldrb	r0, [r1, #17]
   1a0d6:	movs	r1, r0
   1a0d8:	lsls	r0, r2, #9
   1a0da:	movs	r0, r0
   1a0dc:	ldrb	r4, [r3, #16]
   1a0de:	movs	r1, r0
   1a0e0:	mov	r1, r0
   1a0e2:	cbz	r0, 1a0ee <renameat2@@Base+0x7c6>
   1a0e4:	ldr	r0, [pc, #16]	; (1a0f8 <renameat2@@Base+0x7d0>)
   1a0e6:	movs	r2, #1
   1a0e8:	add	r0, pc
   1a0ea:	b.w	2e00 <setenv@plt>
   1a0ee:	ldr	r0, [pc, #12]	; (1a0fc <renameat2@@Base+0x7d4>)
   1a0f0:	add	r0, pc
   1a0f2:	b.w	2ff8 <unsetenv@plt>
   1a0f6:	nop
   1a0f8:	movs	r6, #20
   1a0fa:	movs	r0, r0
   1a0fc:	movs	r6, #12
   1a0fe:	movs	r0, r0
   1a100:	cbz	r0, 1a114 <renameat2@@Base+0x7ec>
   1a102:	push	{r4, lr}
   1a104:	mov	r4, r0
   1a106:	mov	r0, r4
   1a108:	ldr	r4, [r4, #0]
   1a10a:	blx	2b14 <free@plt+0x4>
   1a10e:	cmp	r4, #0
   1a110:	bne.n	1a106 <renameat2@@Base+0x7de>
   1a112:	pop	{r4, pc}
   1a114:	bx	lr
   1a116:	nop
   1a118:	push	{r3, r4, r5, r6, r7, lr}
   1a11a:	mov	r5, r0
   1a11c:	blx	2e34 <__errno_location@plt>
   1a120:	ldrb	r3, [r5, #4]
   1a122:	ldr	r6, [r0, #0]
   1a124:	mov	r4, r0
   1a126:	adds	r0, r5, #5
   1a128:	cbnz	r3, 1a12c <renameat2@@Base+0x804>
   1a12a:	mov	r0, r3
   1a12c:	bl	1a0e0 <renameat2@@Base+0x7b8>
   1a130:	cbz	r0, 1a142 <renameat2@@Base+0x81a>
   1a132:	ldr	r6, [r4, #0]
   1a134:	mov	r0, r5
   1a136:	movs	r7, #0
   1a138:	bl	1a100 <renameat2@@Base+0x7d8>
   1a13c:	mov	r0, r7
   1a13e:	str	r6, [r4, #0]
   1a140:	pop	{r3, r4, r5, r6, r7, pc}
   1a142:	blx	2c44 <tzset@plt>
   1a146:	movs	r7, #1
   1a148:	mov	r0, r5
   1a14a:	bl	1a100 <renameat2@@Base+0x7d8>
   1a14e:	mov	r0, r7
   1a150:	str	r6, [r4, #0]
   1a152:	pop	{r3, r4, r5, r6, r7, pc}
   1a154:	push	{r4, r5, r6, lr}
   1a156:	mov	r5, r0
   1a158:	cbz	r0, 1a190 <renameat2@@Base+0x868>
   1a15a:	blx	2de8 <strlen@plt>
   1a15e:	adds	r6, r0, #1
   1a160:	cmp	r6, #58	; 0x3a
   1a162:	mov	r0, r6
   1a164:	it	cc
   1a166:	movcc	r0, #58	; 0x3a
   1a168:	adds	r0, #9
   1a16a:	bic.w	r0, r0, #3
   1a16e:	blx	2d18 <malloc@plt>
   1a172:	mov	r4, r0
   1a174:	cbz	r0, 1a18c <renameat2@@Base+0x864>
   1a176:	adds	r3, r0, #5
   1a178:	mov	r1, r5
   1a17a:	movs	r2, #1
   1a17c:	movs	r5, #0
   1a17e:	strh	r2, [r4, #4]
   1a180:	mov	r0, r3
   1a182:	mov	r2, r6
   1a184:	str	r5, [r4, #0]
   1a186:	blx	2b60 <memcpy@plt+0x4>
   1a18a:	strb	r5, [r0, r6]
   1a18c:	mov	r0, r4
   1a18e:	pop	{r4, r5, r6, pc}
   1a190:	movs	r0, #64	; 0x40
   1a192:	blx	2d18 <malloc@plt>
   1a196:	mov	r4, r0
   1a198:	cmp	r0, #0
   1a19a:	beq.n	1a18c <renameat2@@Base+0x864>
   1a19c:	mov	r0, r4
   1a19e:	str	r5, [r4, #0]
   1a1a0:	strh	r5, [r4, #4]
   1a1a2:	pop	{r4, r5, r6, pc}
   1a1a4:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1a1a8:	ldr	r6, [r1, #40]	; 0x28
   1a1aa:	cmp	r6, #0
   1a1ac:	beq.n	1a238 <renameat2@@Base+0x910>
   1a1ae:	cmp	r1, r6
   1a1b0:	mov	r7, r1
   1a1b2:	mov	r5, r0
   1a1b4:	bhi.n	1a1be <renameat2@@Base+0x896>
   1a1b6:	add.w	r3, r1, #44	; 0x2c
   1a1ba:	cmp	r6, r3
   1a1bc:	bcc.n	1a238 <renameat2@@Base+0x910>
   1a1be:	ldrb	r3, [r6, #0]
   1a1c0:	adds	r4, r5, #5
   1a1c2:	cbz	r3, 1a232 <renameat2@@Base+0x90a>
   1a1c4:	mov	r1, r6
   1a1c6:	mov	r0, r4
   1a1c8:	blx	2a84 <strcmp@plt>
   1a1cc:	add.w	r8, r5, #5
   1a1d0:	mov	r3, r0
   1a1d2:	mov	r0, r4
   1a1d4:	cbz	r3, 1a22a <renameat2@@Base+0x902>
   1a1d6:	ldrb	r3, [r4, #0]
   1a1d8:	cbnz	r3, 1a1e2 <renameat2@@Base+0x8ba>
   1a1da:	cmp	r8, r4
   1a1dc:	bne.n	1a1fc <renameat2@@Base+0x8d4>
   1a1de:	ldrb	r3, [r5, #4]
   1a1e0:	cbz	r3, 1a1fc <renameat2@@Base+0x8d4>
   1a1e2:	blx	2de8 <strlen@plt>
   1a1e6:	adds	r3, r0, #1
   1a1e8:	add	r4, r3
   1a1ea:	ldrb	r3, [r4, #0]
   1a1ec:	cmp	r3, #0
   1a1ee:	bne.n	1a1c4 <renameat2@@Base+0x89c>
   1a1f0:	ldr	r3, [r5, #0]
   1a1f2:	cmp	r3, #0
   1a1f4:	beq.n	1a1c4 <renameat2@@Base+0x89c>
   1a1f6:	adds	r4, r3, #5
   1a1f8:	mov	r5, r3
   1a1fa:	b.n	1a1c4 <renameat2@@Base+0x89c>
   1a1fc:	mov	r0, r6
   1a1fe:	sub.w	r8, r4, r8
   1a202:	blx	2de8 <strlen@plt>
   1a206:	mvn.w	r3, r8
   1a20a:	add.w	r9, r0, #1
   1a20e:	cmp	r3, r9
   1a210:	bcc.n	1a23e <renameat2@@Base+0x916>
   1a212:	add	r8, r9
   1a214:	cmp.w	r8, #58	; 0x3a
   1a218:	bhi.n	1a24c <renameat2@@Base+0x924>
   1a21a:	mov	r1, r6
   1a21c:	mov	r2, r9
   1a21e:	mov	r0, r4
   1a220:	blx	2b60 <memcpy@plt+0x4>
   1a224:	movs	r3, #0
   1a226:	strb.w	r3, [r4, r9]
   1a22a:	movs	r0, #1
   1a22c:	str	r4, [r7, #40]	; 0x28
   1a22e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1a232:	ldr	r4, [pc, #44]	; (1a260 <renameat2@@Base+0x938>)
   1a234:	add	r4, pc
   1a236:	b.n	1a22a <renameat2@@Base+0x902>
   1a238:	movs	r0, #1
   1a23a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1a23e:	blx	2e34 <__errno_location@plt>
   1a242:	movs	r2, #12
   1a244:	mov	r3, r0
   1a246:	movs	r0, #0
   1a248:	str	r2, [r3, #0]
   1a24a:	b.n	1a22e <renameat2@@Base+0x906>
   1a24c:	mov	r0, r6
   1a24e:	bl	1a154 <renameat2@@Base+0x82c>
   1a252:	str	r0, [r5, #0]
   1a254:	cmp	r0, #0
   1a256:	beq.n	1a22e <renameat2@@Base+0x906>
   1a258:	movs	r3, #0
   1a25a:	adds	r4, r0, #5
   1a25c:	strb	r3, [r0, #4]
   1a25e:	b.n	1a22a <renameat2@@Base+0x902>
   1a260:	ldr	r5, [pc, #80]	; (1a2b4 <renameat2@@Base+0x98c>)
   1a262:	movs	r0, r0
   1a264:	push	{r4, r5, r6, lr}
   1a266:	mov	r4, r0
   1a268:	ldr	r0, [pc, #92]	; (1a2c8 <renameat2@@Base+0x9a0>)
   1a26a:	add	r0, pc
   1a26c:	blx	2d00 <getenv@plt>
   1a270:	ldrb	r3, [r4, #4]
   1a272:	mov	r5, r0
   1a274:	cbz	r0, 1a2ba <renameat2@@Base+0x992>
   1a276:	cbnz	r3, 1a2a8 <renameat2@@Base+0x980>
   1a278:	mov	r0, r5
   1a27a:	bl	1a154 <renameat2@@Base+0x82c>
   1a27e:	mov	r5, r0
   1a280:	cbz	r0, 1a2b6 <renameat2@@Base+0x98e>
   1a282:	ldrb	r0, [r4, #4]
   1a284:	cbz	r0, 1a288 <renameat2@@Base+0x960>
   1a286:	adds	r0, r4, #5
   1a288:	bl	1a0e0 <renameat2@@Base+0x7b8>
   1a28c:	cbz	r0, 1a2c0 <renameat2@@Base+0x998>
   1a28e:	blx	2e34 <__errno_location@plt>
   1a292:	cmp	r5, #1
   1a294:	ldr	r6, [r0, #0]
   1a296:	mov	r4, r0
   1a298:	beq.n	1a2a0 <renameat2@@Base+0x978>
   1a29a:	mov	r0, r5
   1a29c:	bl	1a100 <renameat2@@Base+0x7d8>
   1a2a0:	movs	r5, #0
   1a2a2:	str	r6, [r4, #0]
   1a2a4:	mov	r0, r5
   1a2a6:	pop	{r4, r5, r6, pc}
   1a2a8:	mov	r1, r0
   1a2aa:	adds	r0, r4, #5
   1a2ac:	blx	2a84 <strcmp@plt>
   1a2b0:	cmp	r0, #0
   1a2b2:	bne.n	1a278 <renameat2@@Base+0x950>
   1a2b4:	movs	r5, #1
   1a2b6:	mov	r0, r5
   1a2b8:	pop	{r4, r5, r6, pc}
   1a2ba:	cmp	r3, #0
   1a2bc:	beq.n	1a2b4 <renameat2@@Base+0x98c>
   1a2be:	b.n	1a278 <renameat2@@Base+0x950>
   1a2c0:	blx	2c44 <tzset@plt>
   1a2c4:	mov	r0, r5
   1a2c6:	pop	{r4, r5, r6, pc}
   1a2c8:	movs	r4, #146	; 0x92
   1a2ca:	movs	r0, r0
   1a2cc:	cmp	r0, #1
   1a2ce:	beq.n	1a2d2 <renameat2@@Base+0x9aa>
   1a2d0:	b.n	1a100 <renameat2@@Base+0x7d8>
   1a2d2:	bx	lr
   1a2d4:	push	{r3, r4, r5, r6, r7, lr}
   1a2d6:	mov	r7, r1
   1a2d8:	mov	r4, r2
   1a2da:	cbz	r0, 1a31e <renameat2@@Base+0x9f6>
   1a2dc:	mov	r5, r0
   1a2de:	bl	1a264 <renameat2@@Base+0x93c>
   1a2e2:	mov	r6, r0
   1a2e4:	cbz	r0, 1a30c <renameat2@@Base+0x9e4>
   1a2e6:	mov	r0, r7
   1a2e8:	mov	r1, r4
   1a2ea:	blx	2bfc <localtime_r@plt>
   1a2ee:	cbz	r0, 1a302 <renameat2@@Base+0x9da>
   1a2f0:	mov	r0, r5
   1a2f2:	mov	r1, r4
   1a2f4:	bl	1a1a4 <renameat2@@Base+0x87c>
   1a2f8:	cbz	r0, 1a302 <renameat2@@Base+0x9da>
   1a2fa:	cmp	r6, #1
   1a2fc:	bne.n	1a310 <renameat2@@Base+0x9e8>
   1a2fe:	mov	r0, r4
   1a300:	pop	{r3, r4, r5, r6, r7, pc}
   1a302:	cmp	r6, #1
   1a304:	beq.n	1a30c <renameat2@@Base+0x9e4>
   1a306:	mov	r0, r6
   1a308:	bl	1a118 <renameat2@@Base+0x7f0>
   1a30c:	movs	r0, #0
   1a30e:	pop	{r3, r4, r5, r6, r7, pc}
   1a310:	mov	r0, r6
   1a312:	bl	1a118 <renameat2@@Base+0x7f0>
   1a316:	cmp	r0, #0
   1a318:	beq.n	1a30c <renameat2@@Base+0x9e4>
   1a31a:	mov	r0, r4
   1a31c:	b.n	1a300 <renameat2@@Base+0x9d8>
   1a31e:	mov	r0, r7
   1a320:	mov	r1, r2
   1a322:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1a326:	b.w	2a5c <gmtime_r@plt>
   1a32a:	nop
   1a32c:	ldr	r2, [pc, #208]	; (1a400 <renameat2@@Base+0xad8>)
   1a32e:	ldr	r3, [pc, #212]	; (1a404 <renameat2@@Base+0xadc>)
   1a330:	add	r2, pc
   1a332:	push	{r4, r5, r6, lr}
   1a334:	sub	sp, #56	; 0x38
   1a336:	ldr	r3, [r2, r3]
   1a338:	mov	r4, r1
   1a33a:	ldr	r3, [r3, #0]
   1a33c:	str	r3, [sp, #52]	; 0x34
   1a33e:	mov.w	r3, #0
   1a342:	cmp	r0, #0
   1a344:	beq.n	1a3ec <renameat2@@Base+0xac4>
   1a346:	mov	r6, r0
   1a348:	bl	1a264 <renameat2@@Base+0x93c>
   1a34c:	mov	r5, r0
   1a34e:	cmp	r0, #0
   1a350:	beq.n	1a3f4 <renameat2@@Base+0xacc>
   1a352:	mov	r0, r4
   1a354:	blx	2acc <mktime@plt>
   1a358:	str	r0, [sp, #4]
   1a35a:	adds	r0, #1
   1a35c:	beq.n	1a392 <renameat2@@Base+0xa6a>
   1a35e:	mov	r1, r4
   1a360:	mov	r0, r6
   1a362:	bl	1a1a4 <renameat2@@Base+0x87c>
   1a366:	cbnz	r0, 1a36e <renameat2@@Base+0xa46>
   1a368:	mov.w	r3, #4294967295	; 0xffffffff
   1a36c:	str	r3, [sp, #4]
   1a36e:	cmp	r5, #1
   1a370:	beq.n	1a37c <renameat2@@Base+0xa54>
   1a372:	mov	r0, r5
   1a374:	bl	1a118 <renameat2@@Base+0x7f0>
   1a378:	cmp	r0, #0
   1a37a:	beq.n	1a3f4 <renameat2@@Base+0xacc>
   1a37c:	ldr	r0, [sp, #4]
   1a37e:	ldr	r2, [pc, #136]	; (1a408 <renameat2@@Base+0xae0>)
   1a380:	ldr	r3, [pc, #128]	; (1a404 <renameat2@@Base+0xadc>)
   1a382:	add	r2, pc
   1a384:	ldr	r3, [r2, r3]
   1a386:	ldr	r2, [r3, #0]
   1a388:	ldr	r3, [sp, #52]	; 0x34
   1a38a:	eors	r2, r3
   1a38c:	bne.n	1a3fa <renameat2@@Base+0xad2>
   1a38e:	add	sp, #56	; 0x38
   1a390:	pop	{r4, r5, r6, pc}
   1a392:	add	r1, sp, #8
   1a394:	add	r0, sp, #4
   1a396:	blx	2bfc <localtime_r@plt>
   1a39a:	cmp	r0, #0
   1a39c:	beq.n	1a36e <renameat2@@Base+0xa46>
   1a39e:	ldr	r1, [r4, #32]
   1a3a0:	ldr	r0, [sp, #40]	; 0x28
   1a3a2:	clz	r2, r1
   1a3a6:	clz	r3, r0
   1a3aa:	lsrs	r2, r2, #5
   1a3ac:	lsrs	r3, r3, #5
   1a3ae:	cmp	r2, r3
   1a3b0:	beq.n	1a3ba <renameat2@@Base+0xa92>
   1a3b2:	cmp	r0, #0
   1a3b4:	it	ge
   1a3b6:	cmpge	r1, #0
   1a3b8:	bge.n	1a36e <renameat2@@Base+0xa46>
   1a3ba:	ldr	r1, [sp, #24]
   1a3bc:	ldr	r0, [sp, #28]
   1a3be:	ldr	r3, [r4, #16]
   1a3c0:	ldr	r2, [r4, #20]
   1a3c2:	eors	r3, r1
   1a3c4:	ldr	r1, [r4, #12]
   1a3c6:	eors	r2, r0
   1a3c8:	ldr	r0, [sp, #20]
   1a3ca:	orrs	r3, r2
   1a3cc:	ldr	r2, [r4, #8]
   1a3ce:	eors	r1, r0
   1a3d0:	ldr	r0, [sp, #16]
   1a3d2:	orrs	r3, r1
   1a3d4:	ldr	r1, [r4, #4]
   1a3d6:	eors	r2, r0
   1a3d8:	ldr	r0, [sp, #12]
   1a3da:	orrs	r3, r2
   1a3dc:	ldr	r2, [r4, #0]
   1a3de:	eors	r1, r0
   1a3e0:	ldr	r0, [sp, #8]
   1a3e2:	orrs	r3, r1
   1a3e4:	eors	r2, r0
   1a3e6:	orrs	r3, r2
   1a3e8:	beq.n	1a35e <renameat2@@Base+0xa36>
   1a3ea:	b.n	1a36e <renameat2@@Base+0xa46>
   1a3ec:	mov	r0, r1
   1a3ee:	blx	2f70 <timegm@plt>
   1a3f2:	b.n	1a37e <renameat2@@Base+0xa56>
   1a3f4:	mov.w	r0, #4294967295	; 0xffffffff
   1a3f8:	b.n	1a37e <renameat2@@Base+0xa56>
   1a3fa:	blx	2bb4 <__stack_chk_fail@plt>
   1a3fe:	nop
   1a400:	ldrb	r0, [r3, #6]
   1a402:	movs	r1, r0
   1a404:	lsls	r0, r2, #9
   1a406:	movs	r0, r0
   1a408:	ldrb	r6, [r0, #5]
   1a40a:	movs	r1, r0
   1a40c:	push	{r4, r5, lr}
   1a40e:	sub	sp, #12
   1a410:	mov	r3, r0
   1a412:	adds	r0, r1, #1
   1a414:	mov	r4, r1
   1a416:	str	r3, [sp, #4]
   1a418:	bl	19dd0 <renameat2@@Base+0x4a8>
   1a41c:	ldr	r1, [sp, #4]
   1a41e:	mov	r2, r4
   1a420:	mov	r5, r0
   1a422:	blx	2b60 <memcpy@plt+0x4>
   1a426:	movs	r3, #0
   1a428:	mov	r0, r5
   1a42a:	strb	r3, [r5, r4]
   1a42c:	add	sp, #12
   1a42e:	pop	{r4, r5, pc}
   1a430:	push	{r3, lr}
   1a432:	movs	r1, #0
   1a434:	blx	2ef4 <setlocale@plt>
   1a438:	cbz	r0, 1a458 <renameat2@@Base+0xb30>
   1a43a:	ldrb	r3, [r0, #0]
   1a43c:	cmp	r3, #67	; 0x43
   1a43e:	bne.n	1a448 <renameat2@@Base+0xb20>
   1a440:	ldrb	r3, [r0, #1]
   1a442:	cbnz	r3, 1a448 <renameat2@@Base+0xb20>
   1a444:	mov	r0, r3
   1a446:	pop	{r3, pc}
   1a448:	ldr	r1, [pc, #16]	; (1a45c <renameat2@@Base+0xb34>)
   1a44a:	add	r1, pc
   1a44c:	blx	2a84 <strcmp@plt>
   1a450:	subs	r0, #0
   1a452:	it	ne
   1a454:	movne	r0, #1
   1a456:	pop	{r3, pc}
   1a458:	movs	r0, #1
   1a45a:	pop	{r3, pc}
   1a45c:	str	r2, [r3, #0]
   1a45e:	movs	r0, r0
   1a460:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a464:	movs	r0, #14
   1a466:	vpush	{d8}
   1a46a:	ldr	r2, [pc, #684]	; (1a718 <renameat2@@Base+0xdf0>)
   1a46c:	ldr	r3, [pc, #684]	; (1a71c <renameat2@@Base+0xdf4>)
   1a46e:	add	r2, pc
   1a470:	sub	sp, #124	; 0x7c
   1a472:	ldr	r3, [r2, r3]
   1a474:	ldr	r3, [r3, #0]
   1a476:	str	r3, [sp, #116]	; 0x74
   1a478:	mov.w	r3, #0
   1a47c:	blx	2f24 <nl_langinfo@plt>
   1a480:	mov	r5, r0
   1a482:	cmp	r0, #0
   1a484:	beq.n	1a4f2 <renameat2@@Base+0xbca>
   1a486:	ldr	r3, [pc, #664]	; (1a720 <renameat2@@Base+0xdf8>)
   1a488:	add	r3, pc
   1a48a:	ldr	r4, [r3, #0]
   1a48c:	cmp	r4, #0
   1a48e:	beq.n	1a4f8 <renameat2@@Base+0xbd0>
   1a490:	ldrb	r6, [r4, #0]
   1a492:	cbnz	r6, 1a4ae <renameat2@@Base+0xb86>
   1a494:	b.n	1a4cc <renameat2@@Base+0xba4>
   1a496:	mov	r0, r4
   1a498:	blx	2de8 <strlen@plt>
   1a49c:	adds	r0, #1
   1a49e:	adds	r6, r4, r0
   1a4a0:	mov	r0, r6
   1a4a2:	blx	2de8 <strlen@plt>
   1a4a6:	adds	r0, #1
   1a4a8:	adds	r4, r6, r0
   1a4aa:	ldrb	r6, [r6, r0]
   1a4ac:	cbz	r6, 1a4cc <renameat2@@Base+0xba4>
   1a4ae:	mov	r1, r4
   1a4b0:	mov	r0, r5
   1a4b2:	blx	2a84 <strcmp@plt>
   1a4b6:	cbz	r0, 1a4c2 <renameat2@@Base+0xb9a>
   1a4b8:	cmp	r6, #42	; 0x2a
   1a4ba:	bne.n	1a496 <renameat2@@Base+0xb6e>
   1a4bc:	ldrb	r3, [r4, #1]
   1a4be:	cmp	r3, #0
   1a4c0:	bne.n	1a496 <renameat2@@Base+0xb6e>
   1a4c2:	mov	r0, r4
   1a4c4:	blx	2de8 <strlen@plt>
   1a4c8:	adds	r0, #1
   1a4ca:	adds	r5, r4, r0
   1a4cc:	ldrb	r3, [r5, #0]
   1a4ce:	cbnz	r3, 1a4d4 <renameat2@@Base+0xbac>
   1a4d0:	ldr	r5, [pc, #592]	; (1a724 <renameat2@@Base+0xdfc>)
   1a4d2:	add	r5, pc
   1a4d4:	ldr	r2, [pc, #592]	; (1a728 <renameat2@@Base+0xe00>)
   1a4d6:	ldr	r3, [pc, #580]	; (1a71c <renameat2@@Base+0xdf4>)
   1a4d8:	add	r2, pc
   1a4da:	ldr	r3, [r2, r3]
   1a4dc:	ldr	r2, [r3, #0]
   1a4de:	ldr	r3, [sp, #116]	; 0x74
   1a4e0:	eors	r2, r3
   1a4e2:	bne.w	1a6fa <renameat2@@Base+0xdd2>
   1a4e6:	mov	r0, r5
   1a4e8:	add	sp, #124	; 0x7c
   1a4ea:	vpop	{d8}
   1a4ee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4f2:	ldr	r5, [pc, #568]	; (1a72c <renameat2@@Base+0xe04>)
   1a4f4:	add	r5, pc
   1a4f6:	b.n	1a486 <renameat2@@Base+0xb5e>
   1a4f8:	ldr	r0, [pc, #564]	; (1a730 <renameat2@@Base+0xe08>)
   1a4fa:	add	r0, pc
   1a4fc:	blx	2d00 <getenv@plt>
   1a500:	mov	r6, r0
   1a502:	cmp	r0, #0
   1a504:	beq.w	1a6b8 <renameat2@@Base+0xd90>
   1a508:	ldrb	r3, [r0, #0]
   1a50a:	cbnz	r3, 1a56c <renameat2@@Base+0xc44>
   1a50c:	ldr	r6, [pc, #548]	; (1a734 <renameat2@@Base+0xe0c>)
   1a50e:	movs	r0, #43	; 0x2b
   1a510:	mov.w	r8, #29
   1a514:	mov.w	r9, #28
   1a518:	add	r6, pc
   1a51a:	blx	2d18 <malloc@plt>
   1a51e:	mov	r7, r0
   1a520:	cmp	r0, #0
   1a522:	beq.w	1a6e8 <renameat2@@Base+0xdc0>
   1a526:	mov	r1, r6
   1a528:	mov	r2, r9
   1a52a:	blx	2b60 <memcpy@plt+0x4>
   1a52e:	movs	r3, #47	; 0x2f
   1a530:	strb.w	r3, [r7, r9]
   1a534:	ldr	r3, [pc, #512]	; (1a738 <renameat2@@Base+0xe10>)
   1a536:	add.w	r6, r7, r8
   1a53a:	add	r3, pc
   1a53c:	ldmia	r3!, {r0, r1, r2}
   1a53e:	ldrh	r3, [r3, #0]
   1a540:	str.w	r0, [r7, r8]
   1a544:	mov	r0, r7
   1a546:	str	r1, [r6, #4]
   1a548:	mov.w	r1, #32768	; 0x8000
   1a54c:	strh	r3, [r6, #12]
   1a54e:	str	r2, [r6, #8]
   1a550:	blx	2cf4 <open64@plt+0x4>
   1a554:	subs.w	r8, r0, #0
   1a558:	bge.n	1a592 <renameat2@@Base+0xc6a>
   1a55a:	ldr	r4, [pc, #480]	; (1a73c <renameat2@@Base+0xe14>)
   1a55c:	add	r4, pc
   1a55e:	mov	r0, r7
   1a560:	blx	2b14 <free@plt+0x4>
   1a564:	ldr	r3, [pc, #472]	; (1a740 <renameat2@@Base+0xe18>)
   1a566:	add	r3, pc
   1a568:	str	r4, [r3, #0]
   1a56a:	b.n	1a490 <renameat2@@Base+0xb68>
   1a56c:	blx	2de8 <strlen@plt>
   1a570:	mov	r8, r0
   1a572:	movs	r0, #14
   1a574:	cmp.w	r8, #0
   1a578:	bne.w	1a6c8 <renameat2@@Base+0xda0>
   1a57c:	blx	2d18 <malloc@plt>
   1a580:	mov	r7, r0
   1a582:	cmp	r0, #0
   1a584:	beq.w	1a6e8 <renameat2@@Base+0xdc0>
   1a588:	mov	r1, r6
   1a58a:	mov	r2, r8
   1a58c:	blx	2b60 <memcpy@plt+0x4>
   1a590:	b.n	1a534 <renameat2@@Base+0xc0c>
   1a592:	ldr	r1, [pc, #432]	; (1a744 <renameat2@@Base+0xe1c>)
   1a594:	add	r1, pc
   1a596:	blx	2a38 <fdopen@plt>
   1a59a:	mov	r6, r0
   1a59c:	cmp	r0, #0
   1a59e:	beq.w	1a6ee <renameat2@@Base+0xdc6>
   1a5a2:	ldr	r3, [pc, #420]	; (1a748 <renameat2@@Base+0xe20>)
   1a5a4:	vmov	s17, r5
   1a5a8:	add	r3, pc
   1a5aa:	vmov	s16, r3
   1a5ae:	movs	r3, #0
   1a5b0:	strd	r3, r7, [sp]
   1a5b4:	ldrd	r3, r2, [r6, #4]
   1a5b8:	cmp	r3, r2
   1a5ba:	ittt	cc
   1a5bc:	addcc	r2, r3, #1
   1a5be:	strcc	r2, [r6, #4]
   1a5c0:	ldrbcc	r0, [r3, #0]
   1a5c2:	bcs.n	1a6ac <renameat2@@Base+0xd84>
   1a5c4:	sub.w	r3, r0, #9
   1a5c8:	cmp	r0, #32
   1a5ca:	it	ne
   1a5cc:	cmpne	r3, #1
   1a5ce:	bls.n	1a5b4 <renameat2@@Base+0xc8c>
   1a5d0:	cmp	r0, #35	; 0x23
   1a5d2:	beq.n	1a64c <renameat2@@Base+0xd24>
   1a5d4:	add.w	sl, sp, #64	; 0x40
   1a5d8:	add.w	fp, sp, #12
   1a5dc:	mov	r1, r6
   1a5de:	blx	2e1c <ungetc@plt>
   1a5e2:	vmov	r1, s16
   1a5e6:	mov	r3, sl
   1a5e8:	mov	r2, fp
   1a5ea:	mov	r0, r6
   1a5ec:	blx	2ab4 <__isoc99_fscanf@plt>
   1a5f0:	cmp	r0, #1
   1a5f2:	ble.n	1a66e <renameat2@@Base+0xd46>
   1a5f4:	mov	r0, fp
   1a5f6:	blx	2de8 <strlen@plt>
   1a5fa:	mov	r7, r0
   1a5fc:	mov	r0, sl
   1a5fe:	blx	2de8 <strlen@plt>
   1a602:	ldr	r3, [sp, #0]
   1a604:	mov	r5, r0
   1a606:	cmp	r3, #0
   1a608:	bne.n	1a688 <renameat2@@Base+0xd60>
   1a60a:	add.w	r8, r7, r0
   1a60e:	add.w	r0, r8, #3
   1a612:	add.w	r3, r8, #2
   1a616:	str	r3, [sp, #0]
   1a618:	blx	2d18 <malloc@plt>
   1a61c:	mov	r9, r0
   1a61e:	cmp.w	r9, #0
   1a622:	beq.n	1a6fe <renameat2@@Base+0xdd6>
   1a624:	ldr	r3, [sp, #0]
   1a626:	adds	r2, r7, #1
   1a628:	mov	r1, fp
   1a62a:	mov	r4, r9
   1a62c:	sub.w	r8, r3, r5
   1a630:	sub.w	r0, r8, r7
   1a634:	subs	r0, #2
   1a636:	add	r0, r9
   1a638:	blx	2b60 <memcpy@plt+0x4>
   1a63c:	add.w	r0, r8, #4294967295	; 0xffffffff
   1a640:	add	r0, r9
   1a642:	adds	r2, r5, #1
   1a644:	mov	r1, sl
   1a646:	blx	2b60 <memcpy@plt+0x4>
   1a64a:	b.n	1a5b4 <renameat2@@Base+0xc8c>
   1a64c:	ldrd	r3, r2, [r6, #4]
   1a650:	cmp	r3, r2
   1a652:	bcs.n	1a69e <renameat2@@Base+0xd76>
   1a654:	adds	r2, r3, #1
   1a656:	str	r2, [r6, #4]
   1a658:	ldrb	r0, [r3, #0]
   1a65a:	movs	r3, #1
   1a65c:	cmp	r0, #10
   1a65e:	ite	eq
   1a660:	moveq	r3, #0
   1a662:	andne.w	r3, r3, #1
   1a666:	cmp	r3, #0
   1a668:	bne.n	1a64c <renameat2@@Base+0xd24>
   1a66a:	adds	r0, #1
   1a66c:	bne.n	1a5b4 <renameat2@@Base+0xc8c>
   1a66e:	mov	r0, r6
   1a670:	ldr	r7, [sp, #4]
   1a672:	blx	2ed0 <fclose@plt>
   1a676:	ldr	r2, [sp, #0]
   1a678:	vmov	r5, s17
   1a67c:	cmp	r2, #0
   1a67e:	beq.w	1a55a <renameat2@@Base+0xc32>
   1a682:	movs	r3, #0
   1a684:	strb	r3, [r4, r2]
   1a686:	b.n	1a55e <renameat2@@Base+0xc36>
   1a688:	ldr	r3, [sp, #0]
   1a68a:	adds	r1, r7, r0
   1a68c:	mov	r0, r4
   1a68e:	add	r3, r1
   1a690:	adds	r1, r3, #3
   1a692:	adds	r3, #2
   1a694:	str	r3, [sp, #0]
   1a696:	blx	2be4 <realloc@plt>
   1a69a:	mov	r9, r0
   1a69c:	b.n	1a61e <renameat2@@Base+0xcf6>
   1a69e:	mov	r0, r6
   1a6a0:	blx	2ee8 <__uflow@plt>
   1a6a4:	adds	r3, r0, #1
   1a6a6:	it	ne
   1a6a8:	movne	r3, #1
   1a6aa:	b.n	1a65c <renameat2@@Base+0xd34>
   1a6ac:	mov	r0, r6
   1a6ae:	blx	2ee8 <__uflow@plt>
   1a6b2:	adds	r3, r0, #1
   1a6b4:	bne.n	1a5c4 <renameat2@@Base+0xc9c>
   1a6b6:	b.n	1a66e <renameat2@@Base+0xd46>
   1a6b8:	ldr	r6, [pc, #144]	; (1a74c <renameat2@@Base+0xe24>)
   1a6ba:	movs	r0, #43	; 0x2b
   1a6bc:	mov.w	r8, #29
   1a6c0:	mov.w	r9, #28
   1a6c4:	add	r6, pc
   1a6c6:	b.n	1a51a <renameat2@@Base+0xbf2>
   1a6c8:	add.w	r3, r6, r8
   1a6cc:	ldrb.w	r3, [r3, #-1]
   1a6d0:	cmp	r3, #47	; 0x2f
   1a6d2:	ittt	ne
   1a6d4:	addne.w	r0, r8, #15
   1a6d8:	movne	r9, r8
   1a6da:	addne.w	r8, r8, #1
   1a6de:	bne.w	1a51a <renameat2@@Base+0xbf2>
   1a6e2:	add.w	r0, r8, #14
   1a6e6:	b.n	1a57c <renameat2@@Base+0xc54>
   1a6e8:	ldr	r4, [pc, #100]	; (1a750 <renameat2@@Base+0xe28>)
   1a6ea:	add	r4, pc
   1a6ec:	b.n	1a564 <renameat2@@Base+0xc3c>
   1a6ee:	ldr	r4, [pc, #100]	; (1a754 <renameat2@@Base+0xe2c>)
   1a6f0:	mov	r0, r8
   1a6f2:	add	r4, pc
   1a6f4:	blx	3038 <close@plt>
   1a6f8:	b.n	1a55e <renameat2@@Base+0xc36>
   1a6fa:	blx	2bb4 <__stack_chk_fail@plt>
   1a6fe:	mov	r0, r4
   1a700:	ldr	r4, [pc, #84]	; (1a758 <renameat2@@Base+0xe30>)
   1a702:	ldr	r7, [sp, #4]
   1a704:	blx	2b14 <free@plt+0x4>
   1a708:	mov	r0, r6
   1a70a:	vmov	r5, s17
   1a70e:	add	r4, pc
   1a710:	blx	2ed0 <fclose@plt>
   1a714:	b.n	1a55e <renameat2@@Base+0xc36>
   1a716:	nop
   1a718:	ldrb	r2, [r3, #1]
   1a71a:	movs	r1, r0
   1a71c:	lsls	r0, r2, #9
   1a71e:	movs	r0, r0
   1a720:	ldr	r7, [sp, #992]	; 0x3e0
   1a722:	movs	r1, r0
   1a724:	ldrsh	r2, [r3, r6]
   1a726:	movs	r0, r0
   1a728:	strb	r0, [r6, #31]
   1a72a:	movs	r1, r0
   1a72c:	ldr	r2, [pc, #336]	; (1a880 <renameat2@@Base+0xf58>)
   1a72e:	movs	r0, r0
   1a730:	ldrsh	r2, [r3, r6]
   1a732:	movs	r0, r0
   1a734:	ldrsh	r4, [r3, r5]
   1a736:	movs	r0, r0
   1a738:	ldrsh	r2, [r5, r5]
   1a73a:	movs	r0, r0
   1a73c:	ldr	r1, [pc, #944]	; (1aaf0 <renameat2@@Base+0x11c8>)
   1a73e:	movs	r0, r0
   1a740:	ldr	r7, [sp, #104]	; 0x68
   1a742:	movs	r1, r0
   1a744:	adds	r4, #216	; 0xd8
   1a746:	movs	r0, r0
   1a748:	ldrsh	r4, [r1, r4]
   1a74a:	movs	r0, r0
   1a74c:	ldrb	r0, [r6, r6]
   1a74e:	movs	r0, r0
   1a750:	ldr	r0, [pc, #376]	; (1a8cc <renameat2@@Base+0xfa4>)
   1a752:	movs	r0, r0
   1a754:	ldr	r0, [pc, #344]	; (1a8b0 <renameat2@@Base+0xf88>)
   1a756:	movs	r0, r0
   1a758:	ldr	r0, [pc, #232]	; (1a844 <renameat2@@Base+0xf1c>)
   1a75a:	movs	r0, r0
   1a75c:	push	{r3, r4, r5, r6, r7, lr}
   1a75e:	mov	r7, r0
   1a760:	cbz	r2, 1a782 <renameat2@@Base+0xe5a>
   1a762:	mov	r6, r1
   1a764:	mov	r4, r2
   1a766:	blx	2d7c <__ctype_tolower_loc@plt>
   1a76a:	adds	r3, r6, r4
   1a76c:	adds	r2, r7, r4
   1a76e:	mov	r1, r0
   1a770:	ldrb.w	r5, [r3, #-1]!
   1a774:	ldr	r4, [r1, #0]
   1a776:	cmp	r6, r3
   1a778:	ldr.w	r4, [r4, r5, lsl #2]
   1a77c:	strb.w	r4, [r2, #-1]!
   1a780:	bne.n	1a770 <renameat2@@Base+0xe48>
   1a782:	mov	r0, r7
   1a784:	pop	{r3, r4, r5, r6, r7, pc}
   1a786:	nop
   1a788:	push	{r3, r4, r5, r6, r7, lr}
   1a78a:	mov	r7, r0
   1a78c:	cbz	r2, 1a7ae <renameat2@@Base+0xe86>
   1a78e:	mov	r6, r1
   1a790:	mov	r4, r2
   1a792:	blx	2d88 <__ctype_toupper_loc@plt>
   1a796:	adds	r3, r6, r4
   1a798:	adds	r2, r7, r4
   1a79a:	mov	r1, r0
   1a79c:	ldrb.w	r5, [r3, #-1]!
   1a7a0:	ldr	r4, [r1, #0]
   1a7a2:	cmp	r6, r3
   1a7a4:	ldr.w	r4, [r4, r5, lsl #2]
   1a7a8:	strb.w	r4, [r2, #-1]!
   1a7ac:	bne.n	1a79c <renameat2@@Base+0xe74>
   1a7ae:	mov	r0, r7
   1a7b0:	pop	{r3, r4, r5, r6, r7, pc}
   1a7b2:	nop
   1a7b4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7b8:	subw	sp, sp, #1172	; 0x494
   1a7bc:	mov	r4, r3
   1a7be:	mov	sl, r2
   1a7c0:	str	r1, [sp, #16]
   1a7c2:	mov	r8, r0
   1a7c4:	ldr.w	r1, [pc, #3004]	; 1b384 <renameat2@@Base+0x1a5c>
   1a7c8:	str	r3, [sp, #32]
   1a7ca:	ldr.w	r2, [pc, #3004]	; 1b388 <renameat2@@Base+0x1a60>
   1a7ce:	add	r1, pc
   1a7d0:	ldr	r3, [r3, #40]	; 0x28
   1a7d2:	str	r3, [sp, #36]	; 0x24
   1a7d4:	ldr	r2, [r1, r2]
   1a7d6:	ldr	r2, [r2, #0]
   1a7d8:	str.w	r2, [sp, #1164]	; 0x48c
   1a7dc:	mov.w	r2, #0
   1a7e0:	ldr	r2, [r4, #8]
   1a7e2:	str	r2, [sp, #20]
   1a7e4:	ldrb.w	r2, [sp, #1208]	; 0x4b8
   1a7e8:	str	r2, [sp, #28]
   1a7ea:	ldr.w	r2, [sp, #1212]	; 0x4bc
   1a7ee:	str	r2, [sp, #44]	; 0x2c
   1a7f0:	ldr.w	r2, [sp, #1216]	; 0x4c0
   1a7f4:	str	r2, [sp, #40]	; 0x28
   1a7f6:	cmp	r3, #0
   1a7f8:	beq.w	1aa54 <renameat2@@Base+0x112c>
   1a7fc:	ldr	r3, [sp, #20]
   1a7fe:	cmp	r3, #12
   1a800:	itt	gt
   1a802:	subgt	r3, #12
   1a804:	strgt	r3, [sp, #20]
   1a806:	bgt.n	1a812 <renameat2@@Base+0xeea>
   1a808:	ldr	r3, [sp, #20]
   1a80a:	cmp	r3, #0
   1a80c:	it	eq
   1a80e:	moveq	r3, #12
   1a810:	str	r3, [sp, #20]
   1a812:	ldrb.w	r3, [sl]
   1a816:	cmp	r3, #0
   1a818:	beq.w	1b556 <renameat2@@Base+0x1c2e>
   1a81c:	movw	r7, #46021	; 0xb3c5
   1a820:	movw	r6, #34079	; 0x851f
   1a824:	movt	r7, #37282	; 0x91a2
   1a828:	movt	r6, #20971	; 0x51eb
   1a82c:	mov.w	fp, #0
   1a830:	strd	r6, r7, [sp, #52]	; 0x34
   1a834:	mov	r6, r8
   1a836:	movw	r9, #9363	; 0x2493
   1a83a:	movw	r2, #23593	; 0x5c29
   1a83e:	movt	r9, #37449	; 0x9249
   1a842:	movt	r2, #49807	; 0xc28f
   1a846:	movw	r1, #23592	; 0x5c28
   1a84a:	str	r2, [sp, #60]	; 0x3c
   1a84c:	movt	r1, #655	; 0x28f
   1a850:	movw	r2, #47184	; 0xb850
   1a854:	str	r1, [sp, #68]	; 0x44
   1a856:	movt	r2, #1310	; 0x51e
   1a85a:	str.w	r9, [sp, #48]	; 0x30
   1a85e:	str	r2, [sp, #64]	; 0x40
   1a860:	cmp	r3, #37	; 0x25
   1a862:	beq.n	1a8c0 <renameat2@@Base+0xf98>
   1a864:	ldr	r2, [sp, #16]
   1a866:	sub.w	r2, r2, fp
   1a86a:	cmp	r2, #1
   1a86c:	bls.n	1a89a <renameat2@@Base+0xf72>
   1a86e:	cbz	r6, 1a874 <renameat2@@Base+0xf4c>
   1a870:	strb.w	r3, [r6], #1
   1a874:	add.w	fp, fp, #1
   1a878:	mov	r5, sl
   1a87a:	ldrb	r3, [r5, #1]
   1a87c:	add.w	sl, r5, #1
   1a880:	cmp	r3, #0
   1a882:	bne.n	1a860 <renameat2@@Base+0xf38>
   1a884:	mov	r8, r6
   1a886:	ldr	r3, [sp, #16]
   1a888:	cmp.w	r8, #0
   1a88c:	it	ne
   1a88e:	cmpne	r3, #0
   1a890:	itt	ne
   1a892:	movne	r3, #0
   1a894:	strbne.w	r3, [r8]
   1a898:	b.n	1a89e <renameat2@@Base+0xf76>
   1a89a:	mov.w	fp, #0
   1a89e:	ldr.w	r2, [pc, #2796]	; 1b38c <renameat2@@Base+0x1a64>
   1a8a2:	ldr.w	r3, [pc, #2788]	; 1b388 <renameat2@@Base+0x1a60>
   1a8a6:	add	r2, pc
   1a8a8:	ldr	r3, [r2, r3]
   1a8aa:	ldr	r2, [r3, #0]
   1a8ac:	ldr.w	r3, [sp, #1164]	; 0x48c
   1a8b0:	eors	r2, r3
   1a8b2:	bne.w	1b7a2 <renameat2@@Base+0x1e7a>
   1a8b6:	mov	r0, fp
   1a8b8:	addw	sp, sp, #1172	; 0x494
   1a8bc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8c0:	ldr	r3, [sp, #28]
   1a8c2:	movs	r5, #0
   1a8c4:	mov	r7, r5
   1a8c6:	str	r3, [sp, #24]
   1a8c8:	ldrb.w	r4, [sl, #1]!
   1a8cc:	cmp	r4, #48	; 0x30
   1a8ce:	mov	r8, r4
   1a8d0:	beq.n	1a8e2 <renameat2@@Base+0xfba>
   1a8d2:	bhi.w	1a9f6 <renameat2@@Base+0x10ce>
   1a8d6:	cmp	r4, #35	; 0x23
   1a8d8:	it	eq
   1a8da:	moveq	r5, #1
   1a8dc:	beq.n	1a8c8 <renameat2@@Base+0xfa0>
   1a8de:	cmp	r4, #45	; 0x2d
   1a8e0:	bne.n	1a8e6 <renameat2@@Base+0xfbe>
   1a8e2:	mov	r7, r4
   1a8e4:	b.n	1a8c8 <renameat2@@Base+0xfa0>
   1a8e6:	mov.w	r9, #4294967295	; 0xffffffff
   1a8ea:	cmp	r4, #79	; 0x4f
   1a8ec:	it	ne
   1a8ee:	movne.w	r8, #0
   1a8f2:	beq.w	1aa4a <renameat2@@Base+0x1122>
   1a8f6:	cmp	r4, #122	; 0x7a
   1a8f8:	bhi.w	1aa80 <renameat2@@Base+0x1158>
   1a8fc:	tbh	[pc, r4, lsl #1]
   1a900:	lsls	r5, r1, #11
   1a902:	lsls	r0, r0, #3
   1a904:	lsls	r0, r0, #3
   1a906:	lsls	r0, r0, #3
   1a908:	lsls	r0, r0, #3
   1a90a:	lsls	r0, r0, #3
   1a90c:	lsls	r0, r0, #3
   1a90e:	lsls	r0, r0, #3
   1a910:	lsls	r0, r0, #3
   1a912:	lsls	r0, r0, #3
   1a914:	lsls	r0, r0, #3
   1a916:	lsls	r0, r0, #3
   1a918:	lsls	r0, r0, #3
   1a91a:	lsls	r0, r0, #3
   1a91c:	lsls	r0, r0, #3
   1a91e:	lsls	r0, r0, #3
   1a920:	lsls	r0, r0, #3
   1a922:	lsls	r0, r0, #3
   1a924:	lsls	r0, r0, #3
   1a926:	lsls	r0, r0, #3
   1a928:	lsls	r0, r0, #3
   1a92a:	lsls	r0, r0, #3
   1a92c:	lsls	r0, r0, #3
   1a92e:	lsls	r0, r0, #3
   1a930:	lsls	r0, r0, #3
   1a932:	lsls	r0, r0, #3
   1a934:	lsls	r0, r0, #3
   1a936:	lsls	r0, r0, #3
   1a938:	lsls	r0, r0, #3
   1a93a:	lsls	r0, r0, #3
   1a93c:	lsls	r0, r0, #3
   1a93e:	lsls	r0, r0, #3
   1a940:	lsls	r0, r0, #3
   1a942:	lsls	r0, r0, #3
   1a944:	lsls	r0, r0, #3
   1a946:	lsls	r0, r0, #3
   1a948:	lsls	r0, r0, #3
   1a94a:	lsls	r2, r4, #11
   1a94c:	lsls	r0, r0, #3
   1a94e:	lsls	r0, r0, #3
   1a950:	lsls	r0, r0, #3
   1a952:	lsls	r0, r0, #3
   1a954:	lsls	r0, r0, #3
   1a956:	lsls	r0, r0, #3
   1a958:	lsls	r0, r0, #3
   1a95a:	lsls	r0, r0, #3
   1a95c:	lsls	r0, r0, #3
   1a95e:	lsls	r0, r0, #3
   1a960:	lsls	r0, r0, #3
   1a962:	lsls	r0, r0, #3
   1a964:	lsls	r0, r0, #3
   1a966:	lsls	r0, r0, #3
   1a968:	lsls	r0, r0, #3
   1a96a:	lsls	r0, r0, #3
   1a96c:	lsls	r0, r0, #3
   1a96e:	lsls	r0, r0, #3
   1a970:	lsls	r0, r0, #3
   1a972:	lsls	r0, r0, #3
   1a974:	lsls	r6, r1, #21
   1a976:	lsls	r0, r0, #3
   1a978:	lsls	r0, r0, #3
   1a97a:	lsls	r0, r0, #3
   1a97c:	lsls	r0, r0, #3
   1a97e:	lsls	r0, r0, #3
   1a980:	lsls	r0, r0, #3
   1a982:	lsls	r0, r3, #7
   1a984:	lsls	r7, r0, #9
   1a986:	lsls	r3, r2, #9
   1a988:	lsls	r4, r7, #9
   1a98a:	lsls	r0, r0, #3
   1a98c:	lsls	r5, r0, #11
   1a98e:	lsls	r7, r0, #5
   1a990:	lsls	r0, r4, #8
   1a992:	lsls	r7, r1, #8
   1a994:	lsls	r0, r0, #3
   1a996:	lsls	r0, r0, #3
   1a998:	lsls	r0, r0, #3
   1a99a:	lsls	r7, r2, #8
   1a99c:	lsls	r7, r6, #7
   1a99e:	lsls	r0, r0, #3
   1a9a0:	lsls	r1, r6, #22
   1a9a2:	lsls	r0, r0, #3
   1a9a4:	lsls	r6, r3, #22
   1a9a6:	lsls	r6, r0, #8
   1a9a8:	lsls	r4, r6, #22
   1a9aa:	lsls	r2, r1, #12
   1a9ac:	lsls	r7, r0, #5
   1a9ae:	lsls	r1, r5, #8
   1a9b0:	lsls	r6, r6, #3
   1a9b2:	lsls	r4, r7, #14
   1a9b4:	lsls	r6, r5, #19
   1a9b6:	lsls	r0, r0, #3
   1a9b8:	lsls	r0, r0, #3
   1a9ba:	lsls	r0, r0, #3
   1a9bc:	lsls	r0, r0, #3
   1a9be:	lsls	r0, r0, #3
   1a9c0:	lsls	r0, r0, #3
   1a9c2:	lsls	r0, r3, #7
   1a9c4:	lsls	r5, r5, #7
   1a9c6:	lsls	r6, r6, #3
   1a9c8:	lsls	r5, r3, #12
   1a9ca:	lsls	r6, r4, #12
   1a9cc:	lsls	r0, r0, #3
   1a9ce:	lsls	r7, r0, #5
   1a9d0:	lsls	r5, r5, #7
   1a9d2:	lsls	r0, r0, #3
   1a9d4:	lsls	r5, r6, #12
   1a9d6:	lsls	r0, r1, #13
   1a9d8:	lsls	r7, r1, #13
   1a9da:	lsls	r5, r2, #13
   1a9dc:	lsls	r7, r3, #13
   1a9de:	lsls	r0, r0, #3
   1a9e0:	lsls	r2, r4, #22
   1a9e2:	lsls	r5, r1, #18
   1a9e4:	lsls	r1, r7, #3
   1a9e6:	lsls	r1, r4, #18
   1a9e8:	lsls	r1, r0, #14
   1a9ea:	lsls	r2, r4, #14
   1a9ec:	lsls	r0, r0, #3
   1a9ee:	lsls	r3, r6, #14
   1a9f0:	lsls	r6, r6, #3
   1a9f2:	lsls	r4, r4, #20
   1a9f4:	lsls	r2, r3, #22
   1a9f6:	cmp	r4, #94	; 0x5e
   1a9f8:	itt	eq
   1a9fa:	moveq	r3, #1
   1a9fc:	streq	r3, [sp, #24]
   1a9fe:	beq.w	1a8c8 <renameat2@@Base+0xfa0>
   1aa02:	cmp	r4, #95	; 0x5f
   1aa04:	beq.w	1a8e2 <renameat2@@Base+0xfba>
   1aa08:	sub.w	r3, r4, #48	; 0x30
   1aa0c:	cmp	r3, #9
   1aa0e:	bhi.w	1b7a6 <renameat2@@Base+0x1e7e>
   1aa12:	movw	r0, #52428	; 0xcccc
   1aa16:	movt	r0, #3276	; 0xccc
   1aa1a:	mov.w	r9, #0
   1aa1e:	mov.w	ip, #10
   1aa22:	mov	r3, sl
   1aa24:	cmp	r9, r0
   1aa26:	ldrb.w	r4, [r3, #1]!
   1aa2a:	sub.w	r2, r4, #48	; 0x30
   1aa2e:	bgt.n	1aa62 <renameat2@@Base+0x113a>
   1aa30:	ldrb.w	r1, [sl]
   1aa34:	beq.n	1aa5e <renameat2@@Base+0x1136>
   1aa36:	subs	r1, #48	; 0x30
   1aa38:	mov	sl, r3
   1aa3a:	mla	r9, ip, r9, r1
   1aa3e:	cmp	r2, #9
   1aa40:	bls.n	1aa22 <renameat2@@Base+0x10fa>
   1aa42:	mov	r8, r4
   1aa44:	cmp	r4, #69	; 0x45
   1aa46:	bne.w	1a8ea <renameat2@@Base+0xfc2>
   1aa4a:	ldrb.w	r4, [sl, #1]
   1aa4e:	add.w	sl, sl, #1
   1aa52:	b.n	1a8f6 <renameat2@@Base+0xfce>
   1aa54:	ldr.w	r3, [pc, #2360]	; 1b390 <renameat2@@Base+0x1a68>
   1aa58:	add	r3, pc
   1aa5a:	str	r3, [sp, #36]	; 0x24
   1aa5c:	b.n	1a7fc <renameat2@@Base+0xed4>
   1aa5e:	cmp	r1, #55	; 0x37
   1aa60:	bls.n	1aa36 <renameat2@@Base+0x110e>
   1aa62:	cmp	r2, #9
   1aa64:	bhi.n	1aa74 <renameat2@@Base+0x114c>
   1aa66:	ldrb.w	r4, [sl, #2]!
   1aa6a:	mvn.w	r9, #2147483648	; 0x80000000
   1aa6e:	sub.w	r2, r4, #48	; 0x30
   1aa72:	b.n	1aa3e <renameat2@@Base+0x1116>
   1aa74:	mov	sl, r3
   1aa76:	mov	r8, r4
   1aa78:	mvn.w	r9, #2147483648	; 0x80000000
   1aa7c:	b.n	1aa44 <renameat2@@Base+0x111c>
   1aa7e:	mov	sl, r8
   1aa80:	add.w	r3, sl, #4294967295	; 0xffffffff
   1aa84:	add.w	r1, sl, #1
   1aa88:	subs	r4, r1, r3
   1aa8a:	mov	r8, r3
   1aa8c:	ldrb.w	r2, [r3], #-1
   1aa90:	cmp	r2, #37	; 0x25
   1aa92:	bne.n	1aa88 <renameat2@@Base+0x1160>
   1aa94:	bic.w	r3, r9, r9, asr #31
   1aa98:	mov	r5, sl
   1aa9a:	cmp	r3, r4
   1aa9c:	mov	r2, r3
   1aa9e:	it	cc
   1aaa0:	movcc	r2, r4
   1aaa2:	str	r2, [sp, #72]	; 0x48
   1aaa4:	ldr	r2, [sp, #16]
   1aaa6:	sub.w	r2, r2, fp
   1aaaa:	ldr	r1, [sp, #72]	; 0x48
   1aaac:	cmp	r2, r1
   1aaae:	bls.w	1a89a <renameat2@@Base+0xf72>
   1aab2:	cbz	r6, 1aae6 <renameat2@@Base+0x11be>
   1aab4:	cmp	r3, r4
   1aab6:	bls.n	1aad2 <renameat2@@Base+0x11aa>
   1aab8:	cmp	r7, #48	; 0x30
   1aaba:	sub.w	r2, r9, r4
   1aabe:	add.w	r3, r6, r2
   1aac2:	itete	eq
   1aac4:	moveq	r0, r6
   1aac6:	movne	r0, r6
   1aac8:	moveq	r1, r7
   1aaca:	movne	r1, #32
   1aacc:	mov	r6, r3
   1aace:	blx	2e6c <memset@plt+0x4>
   1aad2:	ldr	r3, [sp, #24]
   1aad4:	mov	r1, r8
   1aad6:	mov	r2, r4
   1aad8:	mov	r0, r6
   1aada:	cmp	r3, #0
   1aadc:	beq.w	1b532 <renameat2@@Base+0x1c0a>
   1aae0:	bl	1a788 <renameat2@@Base+0xe60>
   1aae4:	add	r6, r4
   1aae6:	ldr	r3, [sp, #72]	; 0x48
   1aae8:	add	fp, r3
   1aaea:	b.n	1a87a <renameat2@@Base+0xf52>
   1aaec:	cmp.w	r8, #79	; 0x4f
   1aaf0:	beq.n	1aa80 <renameat2@@Base+0x1158>
   1aaf2:	movs	r3, #0
   1aaf4:	str	r3, [sp, #76]	; 0x4c
   1aaf6:	add	r2, sp, #132	; 0x84
   1aaf8:	movw	r3, #9504	; 0x2520
   1aafc:	add.w	r0, sp, #134	; 0x86
   1ab00:	mov	r5, sl
   1ab02:	strh	r3, [r2, #0]
   1ab04:	cmp.w	r8, #0
   1ab08:	bne.w	1b7ae <renameat2@@Base+0x1e86>
   1ab0c:	strb	r4, [r0, #0]
   1ab0e:	mov.w	r1, #1024	; 0x400
   1ab12:	movs	r4, #0
   1ab14:	ldr	r3, [sp, #32]
   1ab16:	strb	r4, [r0, #1]
   1ab18:	add	r0, sp, #140	; 0x8c
   1ab1a:	blx	2d58 <strftime@plt>
   1ab1e:	cmp	r0, #0
   1ab20:	beq.w	1a87a <renameat2@@Base+0xf52>
   1ab24:	subs	r4, r0, #1
   1ab26:	bic.w	r3, r9, r9, asr #31
   1ab2a:	ldr	r2, [sp, #16]
   1ab2c:	cmp	r4, r3
   1ab2e:	mov	sl, r4
   1ab30:	sub.w	r2, r2, fp
   1ab34:	it	cc
   1ab36:	movcc	sl, r3
   1ab38:	cmp	r2, sl
   1ab3a:	bls.w	1a89a <renameat2@@Base+0xf72>
   1ab3e:	cbz	r6, 1ab8a <renameat2@@Base+0x1262>
   1ab40:	cmp	r4, r3
   1ab42:	ite	cs
   1ab44:	movcs	r3, #0
   1ab46:	movcc	r3, #1
   1ab48:	cmp.w	r8, #0
   1ab4c:	it	ne
   1ab4e:	movne	r3, #0
   1ab50:	cbz	r3, 1ab6c <renameat2@@Base+0x1244>
   1ab52:	cmp	r7, #48	; 0x30
   1ab54:	sub.w	r2, r9, r4
   1ab58:	add.w	r3, r6, r2
   1ab5c:	itete	eq
   1ab5e:	moveq	r0, r6
   1ab60:	movne	r0, r6
   1ab62:	moveq	r1, r7
   1ab64:	movne	r1, #32
   1ab66:	mov	r6, r3
   1ab68:	blx	2e6c <memset@plt+0x4>
   1ab6c:	ldr	r3, [sp, #76]	; 0x4c
   1ab6e:	cmp	r3, #0
   1ab70:	bne.w	1b544 <renameat2@@Base+0x1c1c>
   1ab74:	ldr	r3, [sp, #24]
   1ab76:	add.w	r1, sp, #141	; 0x8d
   1ab7a:	mov	r2, r4
   1ab7c:	mov	r0, r6
   1ab7e:	cmp	r3, #0
   1ab80:	beq.w	1b53a <renameat2@@Base+0x1c12>
   1ab84:	bl	1a788 <renameat2@@Base+0xe60>
   1ab88:	add	r6, r4
   1ab8a:	add	fp, sl
   1ab8c:	b.n	1a87a <renameat2@@Base+0xf52>
   1ab8e:	cmp.w	r8, #69	; 0x45
   1ab92:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ab96:	ldr	r2, [sp, #32]
   1ab98:	ldr	r1, [r2, #24]
   1ab9a:	ldr	r3, [r2, #28]
   1ab9c:	ldr	r5, [r2, #20]
   1ab9e:	str	r1, [sp, #72]	; 0x48
   1aba0:	subs	r2, r3, r1
   1aba2:	ldr	r1, [sp, #48]	; 0x30
   1aba4:	add.w	r2, r2, #382	; 0x17e
   1aba8:	cmp	r5, #0
   1abaa:	smull	r1, ip, r1, r2
   1abae:	mov.w	r1, r2, asr #31
   1abb2:	ite	lt
   1abb4:	movlt.w	r0, #300	; 0x12c
   1abb8:	mvnge.w	r0, #99	; 0x63
   1abbc:	add	ip, r2
   1abbe:	add	r0, r5
   1abc0:	rsb	r1, r1, ip, asr #2
   1abc4:	rsb	r1, r1, r1, lsl #3
   1abc8:	subs	r1, r2, r1
   1abca:	subs	r1, r3, r1
   1abcc:	adds	r1, #3
   1abce:	bmi.w	1b63c <renameat2@@Base+0x1d14>
   1abd2:	lsls	r2, r0, #30
   1abd4:	it	ne
   1abd6:	movwne	r2, #365	; 0x16d
   1abda:	bne.n	1ac0a <renameat2@@Base+0x12e2>
   1abdc:	ldr	r2, [sp, #60]	; 0x3c
   1abde:	mov	ip, r2
   1abe0:	ldr	r2, [sp, #64]	; 0x40
   1abe2:	mla	r0, ip, r0, r2
   1abe6:	ldr	r2, [sp, #68]	; 0x44
   1abe8:	cmp.w	r2, r0, ror #2
   1abec:	it	cc
   1abee:	movcc.w	r2, #366	; 0x16e
   1abf2:	bcc.n	1ac0a <renameat2@@Base+0x12e2>
   1abf4:	movw	r2, #55050	; 0xd70a
   1abf8:	movt	r2, #163	; 0xa3
   1abfc:	cmp.w	r2, r0, ror #4
   1ac00:	movw	r2, #365	; 0x16d
   1ac04:	it	cs
   1ac06:	movcs.w	r2, #366	; 0x16e
   1ac0a:	sub.w	ip, r3, r2
   1ac0e:	ldr	r3, [sp, #72]	; 0x48
   1ac10:	ldr	r2, [sp, #48]	; 0x30
   1ac12:	sub.w	r3, ip, r3
   1ac16:	add.w	r3, r3, #382	; 0x17e
   1ac1a:	smull	r2, r0, r2, r3
   1ac1e:	asrs	r2, r3, #31
   1ac20:	add	r0, r3
   1ac22:	rsb	r2, r2, r0, asr #2
   1ac26:	rsb	r2, r2, r2, lsl #3
   1ac2a:	subs	r3, r3, r2
   1ac2c:	sub.w	r3, ip, r3
   1ac30:	adds	r3, #3
   1ac32:	cmp	r3, #0
   1ac34:	itee	lt
   1ac36:	movlt	r2, #0
   1ac38:	movge	r2, #1
   1ac3a:	movge	r1, r3
   1ac3c:	cmp	r4, #71	; 0x47
   1ac3e:	beq.w	1b700 <renameat2@@Base+0x1dd8>
   1ac42:	cmp	r4, #103	; 0x67
   1ac44:	bne.w	1b6e8 <renameat2@@Base+0x1dc0>
   1ac48:	ldr	r3, [sp, #52]	; 0x34
   1ac4a:	movs	r0, #100	; 0x64
   1ac4c:	smull	r1, r3, r3, r5
   1ac50:	asrs	r1, r5, #31
   1ac52:	rsb	r1, r1, r3, asr #5
   1ac56:	ldr	r3, [sp, #52]	; 0x34
   1ac58:	mls	r1, r0, r1, r5
   1ac5c:	add	r1, r2
   1ac5e:	smull	r3, ip, r3, r1
   1ac62:	asrs	r3, r1, #31
   1ac64:	rsb	r3, r3, ip, asr #5
   1ac68:	mls	r3, r0, r3, r1
   1ac6c:	cmp	r3, #0
   1ac6e:	blt.w	1b75c <renameat2@@Base+0x1e34>
   1ac72:	movs	r2, #2
   1ac74:	str	r2, [sp, #72]	; 0x48
   1ac76:	mov.w	ip, r3, lsr #31
   1ac7a:	movs	r1, #0
   1ac7c:	str	r1, [sp, #76]	; 0x4c
   1ac7e:	eor.w	r2, ip, #1
   1ac82:	cmp.w	r8, #79	; 0x4f
   1ac86:	ite	ne
   1ac88:	movne	r2, #0
   1ac8a:	andeq.w	r2, r2, #1
   1ac8e:	cmp	r2, #0
   1ac90:	beq.w	1b0ac <renameat2@@Base+0x1784>
   1ac94:	add	r2, sp, #132	; 0x84
   1ac96:	movw	r3, #9504	; 0x2520
   1ac9a:	movs	r1, #0
   1ac9c:	str	r1, [sp, #76]	; 0x4c
   1ac9e:	strh	r3, [r2, #0]
   1aca0:	strb.w	r8, [r2, #2]
   1aca4:	add.w	r0, sp, #135	; 0x87
   1aca8:	ldr.w	r8, [sp, #72]	; 0x48
   1acac:	mov	r5, sl
   1acae:	b.n	1ab0c <renameat2@@Base+0x11e4>
   1acb0:	cmp.w	r8, #0
   1acb4:	bne.w	1aa80 <renameat2@@Base+0x1158>
   1acb8:	ldr	r3, [sp, #24]
   1acba:	cmp	r5, #0
   1acbc:	add	r2, sp, #132	; 0x84
   1acbe:	mov.w	r1, #0
   1acc2:	it	ne
   1acc4:	movne	r3, r5
   1acc6:	add.w	r0, sp, #134	; 0x86
   1acca:	str	r3, [sp, #24]
   1accc:	mov	r5, sl
   1acce:	movw	r3, #9504	; 0x2520
   1acd2:	mov	r8, r1
   1acd4:	str	r1, [sp, #76]	; 0x4c
   1acd6:	strh	r3, [r2, #0]
   1acd8:	b.n	1ab0c <renameat2@@Base+0x11e4>
   1acda:	cmp	r5, #0
   1acdc:	ldr	r3, [sp, #24]
   1acde:	it	ne
   1ace0:	movne	r3, r5
   1ace2:	cmp.w	r8, #69	; 0x45
   1ace6:	str	r3, [sp, #24]
   1ace8:	bne.w	1aaf2 <renameat2@@Base+0x11ca>
   1acec:	b.n	1aa80 <renameat2@@Base+0x1158>
   1acee:	cmp.w	r8, #69	; 0x45
   1acf2:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1acf6:	cmp.w	r9, #4294967295	; 0xffffffff
   1acfa:	bne.w	1b6a6 <renameat2@@Base+0x1d7e>
   1acfe:	mov.w	r9, #9
   1ad02:	ldr.w	r3, [sp, #1220]	; 0x4c4
   1ad06:	str.w	r9, [sp, #72]	; 0x48
   1ad0a:	b.n	1ac76 <renameat2@@Base+0x134e>
   1ad0c:	cmp.w	r8, #69	; 0x45
   1ad10:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ad14:	ldr	r3, [sp, #32]
   1ad16:	movs	r2, #2
   1ad18:	str	r2, [sp, #72]	; 0x48
   1ad1a:	ldr	r3, [r3, #0]
   1ad1c:	b.n	1ac76 <renameat2@@Base+0x134e>
   1ad1e:	cmp.w	r8, #69	; 0x45
   1ad22:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ad26:	movs	r2, #2
   1ad28:	ldr	r3, [sp, #20]
   1ad2a:	str	r2, [sp, #72]	; 0x48
   1ad2c:	b.n	1ac76 <renameat2@@Base+0x134e>
   1ad2e:	cmp.w	r8, #69	; 0x45
   1ad32:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ad36:	ldr	r3, [sp, #32]
   1ad38:	movs	r2, #2
   1ad3a:	str	r2, [sp, #72]	; 0x48
   1ad3c:	ldr	r3, [r3, #4]
   1ad3e:	b.n	1ac76 <renameat2@@Base+0x134e>
   1ad40:	cmp.w	r8, #69	; 0x45
   1ad44:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ad48:	ldr	r3, [sp, #32]
   1ad4a:	movs	r2, #2
   1ad4c:	str	r2, [sp, #72]	; 0x48
   1ad4e:	ldr	r3, [r3, #8]
   1ad50:	b.n	1ac76 <renameat2@@Base+0x134e>
   1ad52:	cmp.w	r8, #69	; 0x45
   1ad56:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ad5a:	ldr	r2, [sp, #32]
   1ad5c:	movs	r1, #2
   1ad5e:	ldr	r5, [sp, #48]	; 0x30
   1ad60:	str	r1, [sp, #72]	; 0x48
   1ad62:	ldr	r3, [r2, #24]
   1ad64:	mov	r1, r5
   1ad66:	ldr	r2, [r2, #28]
   1ad68:	adds	r3, #6
   1ad6a:	smull	r1, r0, r1, r3
   1ad6e:	asrs	r1, r3, #31
   1ad70:	add	r0, r3
   1ad72:	rsb	r1, r1, r0, asr #2
   1ad76:	rsb	r1, r1, r1, lsl #3
   1ad7a:	subs	r3, r3, r1
   1ad7c:	subs	r2, r2, r3
   1ad7e:	adds	r2, #7
   1ad80:	smull	r3, r1, r5, r2
   1ad84:	asrs	r3, r2, #31
   1ad86:	add	r2, r1
   1ad88:	rsb	r3, r3, r2, asr #2
   1ad8c:	b.n	1ac76 <renameat2@@Base+0x134e>
   1ad8e:	cmp.w	r8, #69	; 0x45
   1ad92:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1ad96:	movs	r3, #0
   1ad98:	str	r3, [sp, #76]	; 0x4c
   1ad9a:	ldr	r3, [sp, #24]
   1ad9c:	cmp	r5, #0
   1ad9e:	it	ne
   1ada0:	movne	r3, r5
   1ada2:	str	r3, [sp, #24]
   1ada4:	b.n	1aaf6 <renameat2@@Base+0x11ce>
   1ada6:	cmp.w	r8, #69	; 0x45
   1adaa:	beq.w	1b5f2 <renameat2@@Base+0x1cca>
   1adae:	ldr	r3, [sp, #32]
   1adb0:	mov.w	lr, #100	; 0x64
   1adb4:	movw	ip, #63636	; 0xf894
   1adb8:	movt	ip, #65535	; 0xffff
   1adbc:	movs	r1, #0
   1adbe:	movs	r5, #2
   1adc0:	ldr	r0, [r3, #20]
   1adc2:	ldr	r3, [sp, #52]	; 0x34
   1adc4:	cmp	r0, ip
   1adc6:	str	r1, [sp, #76]	; 0x4c
   1adc8:	str	r5, [sp, #72]	; 0x48
   1adca:	smull	r2, r3, r3, r0
   1adce:	mov.w	r2, r0, asr #31
   1add2:	ite	ge
   1add4:	movge.w	ip, #0
   1add8:	movlt.w	ip, #1
   1addc:	rsb	r2, r2, r3, asr #5
   1ade0:	add.w	r3, r2, #19
   1ade4:	mls	r2, lr, r2, r0
   1ade8:	cmp	r3, r1
   1adea:	ite	le
   1adec:	movle	r0, #0
   1adee:	movgt	r0, #1
   1adf0:	and.w	r2, r0, r2, lsr #31
   1adf4:	subs	r3, r3, r2
   1adf6:	b.n	1ac7e <renameat2@@Base+0x1356>
   1adf8:	cmp.w	r8, #0
   1adfc:	bne.w	1aa80 <renameat2@@Base+0x1158>
   1ae00:	ldr.w	r8, [pc, #1424]	; 1b394 <renameat2@@Base+0x1a6c>
   1ae04:	add	r8, pc
   1ae06:	ldr.w	r3, [sp, #1220]	; 0x4c4
   1ae0a:	ldr	r2, [sp, #40]	; 0x28
   1ae0c:	ldr	r1, [sp, #44]	; 0x2c
   1ae0e:	ldr	r0, [sp, #24]
   1ae10:	str	r3, [sp, #12]
   1ae12:	str	r2, [sp, #8]
   1ae14:	mov	r2, r8
   1ae16:	ldr	r3, [sp, #32]
   1ae18:	str	r1, [sp, #4]
   1ae1a:	mov.w	r1, #4294967295	; 0xffffffff
   1ae1e:	str	r0, [sp, #0]
   1ae20:	movs	r0, #0
   1ae22:	bl	1a7b4 <renameat2@@Base+0xe8c>
   1ae26:	ldr	r2, [sp, #16]
   1ae28:	bic.w	r3, r9, r9, asr #31
   1ae2c:	sub.w	r5, r2, fp
   1ae30:	cmp	r0, r3
   1ae32:	mov	r2, r0
   1ae34:	mov	r4, r0
   1ae36:	it	cc
   1ae38:	movcc	r2, r3
   1ae3a:	cmp	r5, r2
   1ae3c:	str	r2, [sp, #72]	; 0x48
   1ae3e:	bls.w	1a89a <renameat2@@Base+0xf72>
   1ae42:	cbz	r6, 1ae82 <renameat2@@Base+0x155a>
   1ae44:	cmp	r0, r3
   1ae46:	bcs.n	1ae62 <renameat2@@Base+0x153a>
   1ae48:	cmp	r7, #48	; 0x30
   1ae4a:	sub.w	r2, r9, r0
   1ae4e:	add.w	r3, r6, r2
   1ae52:	itete	eq
   1ae54:	moveq	r0, r6
   1ae56:	movne	r0, r6
   1ae58:	moveq	r1, r7
   1ae5a:	movne	r1, #32
   1ae5c:	mov	r6, r3
   1ae5e:	blx	2e6c <memset@plt+0x4>
   1ae62:	ldr.w	r3, [sp, #1220]	; 0x4c4
   1ae66:	mov	r2, r8
   1ae68:	ldr	r0, [sp, #24]
   1ae6a:	mov	r1, r5
   1ae6c:	str	r3, [sp, #12]
   1ae6e:	ldr	r3, [sp, #40]	; 0x28
   1ae70:	str	r0, [sp, #0]
   1ae72:	mov	r0, r6
   1ae74:	add	r6, r4
   1ae76:	str	r3, [sp, #8]
   1ae78:	ldr	r3, [sp, #44]	; 0x2c
   1ae7a:	str	r3, [sp, #4]
   1ae7c:	ldr	r3, [sp, #32]
   1ae7e:	bl	1a7b4 <renameat2@@Base+0xe8c>
   1ae82:	ldr	r3, [sp, #72]	; 0x48
   1ae84:	mov	r5, sl
   1ae86:	add	fp, r3
   1ae88:	b.n	1a87a <renameat2@@Base+0xf52>
   1ae8a:	cmp.w	r8, #0
   1ae8e:	bne.w	1aa80 <renameat2@@Base+0x1158>
   1ae92:	ldr.w	r8, [pc, #1284]	; 1b398 <renameat2@@Base+0x1a70>
   1ae96:	add	r8, pc
   1ae98:	b.n	1ae06 <renameat2@@Base+0x14de>
   1ae9a:	ldrb.w	r1, [sl, #-1]
   1ae9e:	add.w	r8, sl, #4294967295	; 0xffffffff
   1aea2:	ldr	r3, [sp, #16]
   1aea4:	cmp	r1, #37	; 0x25
   1aea6:	sub.w	r2, r3, fp
   1aeaa:	bic.w	r3, r9, r9, asr #31
   1aeae:	bne.w	1aa7e <renameat2@@Base+0x1156>
   1aeb2:	cmp	r3, #1
   1aeb4:	mov	r1, r3
   1aeb6:	mov	r5, r8
   1aeb8:	mov.w	r4, #1
   1aebc:	it	cc
   1aebe:	movcc	r1, #1
   1aec0:	str	r1, [sp, #72]	; 0x48
   1aec2:	b.n	1aaaa <renameat2@@Base+0x1182>
   1aec4:	bic.w	r3, r9, r9, asr #31
   1aec8:	ldr	r2, [sp, #16]
   1aeca:	cmp	r3, #1
   1aecc:	mov	r1, r3
   1aece:	sub.w	r2, r2, fp
   1aed2:	it	cc
   1aed4:	movcc	r1, #1
   1aed6:	str	r1, [sp, #72]	; 0x48
   1aed8:	cmp.w	r8, #0
   1aedc:	bne.w	1b776 <renameat2@@Base+0x1e4e>
   1aee0:	cmp	r1, r2
   1aee2:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1aee6:	cmp	r6, #0
   1aee8:	beq.n	1ae82 <renameat2@@Base+0x155a>
   1aeea:	cmp.w	r9, #1
   1aeee:	ble.n	1af0e <renameat2@@Base+0x15e6>
   1aef0:	cmp	r7, #48	; 0x30
   1aef2:	add.w	r2, r9, #4294967295	; 0xffffffff
   1aef6:	add.w	r3, r6, r2
   1aefa:	itete	eq
   1aefc:	moveq	r0, r6
   1aefe:	movne	r0, r6
   1af00:	moveq	r1, r7
   1af02:	movne	r1, #32
   1af04:	mov	r6, r3
   1af06:	blx	2e6c <memset@plt+0x4>
   1af0a:	ldrb.w	r4, [sl]
   1af0e:	strb.w	r4, [r6], #1
   1af12:	b.n	1ae82 <renameat2@@Base+0x155a>
   1af14:	cmp.w	r8, #69	; 0x45
   1af18:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1af1c:	ldr	r2, [sp, #32]
   1af1e:	movs	r1, #2
   1af20:	str	r1, [sp, #72]	; 0x48
   1af22:	ldr	r3, [r2, #28]
   1af24:	ldr	r2, [r2, #24]
   1af26:	subs	r3, r3, r2
   1af28:	adds	r2, r3, #7
   1af2a:	ldr	r3, [sp, #48]	; 0x30
   1af2c:	smull	r3, r1, r3, r2
   1af30:	asrs	r3, r2, #31
   1af32:	add	r2, r1
   1af34:	rsb	r3, r3, r2, asr #2
   1af38:	b.n	1ac76 <renameat2@@Base+0x134e>
   1af3a:	cmp.w	r8, #69	; 0x45
   1af3e:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1af42:	ldr	r3, [sp, #32]
   1af44:	movs	r2, #2
   1af46:	str	r2, [sp, #72]	; 0x48
   1af48:	ldr	r3, [r3, #12]
   1af4a:	b.n	1ac76 <renameat2@@Base+0x134e>
   1af4c:	cmp.w	r8, #69	; 0x45
   1af50:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1af54:	ldr	r3, [sp, #32]
   1af56:	ldr	r3, [r3, #12]
   1af58:	cmp	r7, #48	; 0x30
   1af5a:	it	ne
   1af5c:	cmpne	r7, #45	; 0x2d
   1af5e:	mov.w	r2, #2
   1af62:	str	r2, [sp, #72]	; 0x48
   1af64:	it	ne
   1af66:	movne	r7, #95	; 0x5f
   1af68:	b.n	1ac76 <renameat2@@Base+0x134e>
   1af6a:	cmp.w	r8, #69	; 0x45
   1af6e:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1af72:	ldr	r3, [sp, #32]
   1af74:	movs	r2, #3
   1af76:	movs	r1, #0
   1af78:	str	r1, [sp, #76]	; 0x4c
   1af7a:	ldr	r3, [r3, #28]
   1af7c:	adds	r0, r3, #1
   1af7e:	str	r2, [sp, #72]	; 0x48
   1af80:	add.w	r3, r3, #1
   1af84:	ite	ge
   1af86:	movge.w	ip, #0
   1af8a:	movlt.w	ip, #1
   1af8e:	b.n	1ac7e <renameat2@@Base+0x1356>
   1af90:	cmp.w	r8, #69	; 0x45
   1af94:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1af98:	ldr	r3, [sp, #32]
   1af9a:	ldr	r3, [r3, #8]
   1af9c:	b.n	1af58 <renameat2@@Base+0x1630>
   1af9e:	cmp.w	r8, #69	; 0x45
   1afa2:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1afa6:	ldr	r3, [sp, #20]
   1afa8:	b.n	1af58 <renameat2@@Base+0x1630>
   1afaa:	cmp.w	r8, #69	; 0x45
   1afae:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1afb2:	ldr	r3, [sp, #32]
   1afb4:	movs	r1, #0
   1afb6:	movs	r2, #2
   1afb8:	str	r1, [sp, #76]	; 0x4c
   1afba:	ldr	r3, [r3, #16]
   1afbc:	b.n	1af7c <renameat2@@Base+0x1654>
   1afbe:	bic.w	r4, r9, r9, asr #31
   1afc2:	ldr	r3, [sp, #16]
   1afc4:	cmp	r4, #1
   1afc6:	sub.w	r3, r3, fp
   1afca:	it	cc
   1afcc:	movcc	r4, #1
   1afce:	cmp	r3, r4
   1afd0:	bls.w	1a89a <renameat2@@Base+0xf72>
   1afd4:	cbz	r6, 1affc <renameat2@@Base+0x16d4>
   1afd6:	cmp.w	r9, #1
   1afda:	ble.n	1aff6 <renameat2@@Base+0x16ce>
   1afdc:	cmp	r7, #48	; 0x30
   1afde:	add.w	r2, r9, #4294967295	; 0xffffffff
   1afe2:	add.w	r3, r6, r2
   1afe6:	itete	eq
   1afe8:	moveq	r0, r6
   1afea:	movne	r0, r6
   1afec:	moveq	r1, r7
   1afee:	movne	r1, #32
   1aff0:	mov	r6, r3
   1aff2:	blx	2e6c <memset@plt+0x4>
   1aff6:	movs	r3, #10
   1aff8:	strb.w	r3, [r6], #1
   1affc:	add	fp, r4
   1affe:	mov	r5, sl
   1b000:	b.n	1a87a <renameat2@@Base+0xf52>
   1b002:	bic.w	r4, r9, r9, asr #31
   1b006:	ldr	r3, [sp, #16]
   1b008:	cmp	r4, #1
   1b00a:	sub.w	r3, r3, fp
   1b00e:	it	cc
   1b010:	movcc	r4, #1
   1b012:	cmp	r3, r4
   1b014:	bls.w	1a89a <renameat2@@Base+0xf72>
   1b018:	cmp	r6, #0
   1b01a:	beq.n	1affc <renameat2@@Base+0x16d4>
   1b01c:	cmp.w	r9, #1
   1b020:	ble.n	1b03c <renameat2@@Base+0x1714>
   1b022:	cmp	r7, #48	; 0x30
   1b024:	add.w	r2, r9, #4294967295	; 0xffffffff
   1b028:	add.w	r3, r6, r2
   1b02c:	itete	eq
   1b02e:	moveq	r0, r6
   1b030:	movne	r0, r6
   1b032:	moveq	r1, r7
   1b034:	movne	r1, #32
   1b036:	mov	r6, r3
   1b038:	blx	2e6c <memset@plt+0x4>
   1b03c:	movs	r3, #9
   1b03e:	strb.w	r3, [r6], #1
   1b042:	b.n	1affc <renameat2@@Base+0x16d4>
   1b044:	ldr	r3, [sp, #32]
   1b046:	movs	r2, #1
   1b048:	str	r2, [sp, #72]	; 0x48
   1b04a:	ldr	r2, [sp, #48]	; 0x30
   1b04c:	ldr	r3, [r3, #24]
   1b04e:	adds	r3, #6
   1b050:	smull	r2, r1, r2, r3
   1b054:	asrs	r2, r3, #31
   1b056:	add	r1, r3
   1b058:	rsb	r2, r2, r1, asr #2
   1b05c:	rsb	r2, r2, r2, lsl #3
   1b060:	subs	r3, r3, r2
   1b062:	adds	r3, #1
   1b064:	b.n	1ac76 <renameat2@@Base+0x134e>
   1b066:	cmp.w	r8, #69	; 0x45
   1b06a:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1b06e:	ldr	r3, [sp, #32]
   1b070:	movs	r2, #1
   1b072:	str	r2, [sp, #72]	; 0x48
   1b074:	ldr	r3, [r3, #24]
   1b076:	b.n	1ac76 <renameat2@@Base+0x134e>
   1b078:	cmp.w	r8, #69	; 0x45
   1b07c:	beq.w	1b5f2 <renameat2@@Base+0x1cca>
   1b080:	cmp.w	r8, #79	; 0x4f
   1b084:	beq.w	1aa80 <renameat2@@Base+0x1158>
   1b088:	ldr	r3, [sp, #32]
   1b08a:	movw	ip, #63636	; 0xf894
   1b08e:	movt	ip, #65535	; 0xffff
   1b092:	movs	r1, #0
   1b094:	movs	r2, #4
   1b096:	str	r1, [sp, #76]	; 0x4c
   1b098:	ldr	r3, [r3, #20]
   1b09a:	str	r2, [sp, #72]	; 0x48
   1b09c:	cmp	r3, ip
   1b09e:	addw	r3, r3, #1900	; 0x76c
   1b0a2:	ite	ge
   1b0a4:	movge.w	ip, #0
   1b0a8:	movlt.w	ip, #1
   1b0ac:	cmp.w	ip, #0
   1b0b0:	beq.n	1b0b4 <renameat2@@Base+0x178c>
   1b0b2:	negs	r3, r3
   1b0b4:	add.w	r2, sp, #154	; 0x9a
   1b0b8:	movw	lr, #52429	; 0xcccd
   1b0bc:	mov.w	r8, #10
   1b0c0:	movt	lr, #52428	; 0xcccc
   1b0c4:	mov	r4, r2
   1b0c6:	str	r2, [sp, #80]	; 0x50
   1b0c8:	b.n	1b0cc <renameat2@@Base+0x17a4>
   1b0ca:	mov	r3, r2
   1b0cc:	lsls	r2, r1, #31
   1b0ce:	add.w	r5, r4, #4294967295	; 0xffffffff
   1b0d2:	itete	pl
   1b0d4:	movpl	r2, r5
   1b0d6:	movmi	r2, #58	; 0x3a
   1b0d8:	movpl	r5, r4
   1b0da:	strbmi.w	r2, [r4, #-1]
   1b0de:	ite	pl
   1b0e0:	movpl	r4, r2
   1b0e2:	submi	r4, #2
   1b0e4:	umull	r0, r2, lr, r3
   1b0e8:	asrs	r1, r1, #1
   1b0ea:	ite	ne
   1b0ec:	movne	r0, #1
   1b0ee:	moveq	r0, #0
   1b0f0:	cmp	r3, #9
   1b0f2:	it	hi
   1b0f4:	orrhi.w	r0, r0, #1
   1b0f8:	lsrs	r2, r2, #3
   1b0fa:	mls	r3, r8, r2, r3
   1b0fe:	adds	r3, #48	; 0x30
   1b100:	strb.w	r3, [r5, #-1]
   1b104:	cmp	r0, #0
   1b106:	bne.n	1b0ca <renameat2@@Base+0x17a2>
   1b108:	ldr	r3, [sp, #72]	; 0x48
   1b10a:	cmp	r3, r9
   1b10c:	it	lt
   1b10e:	movlt	r3, r9
   1b110:	str	r3, [sp, #72]	; 0x48
   1b112:	cmp.w	ip, #0
   1b116:	bne.w	1b4d6 <renameat2@@Base+0x1bae>
   1b11a:	ldr	r3, [sp, #76]	; 0x4c
   1b11c:	cmp	r3, #0
   1b11e:	beq.w	1b2b8 <renameat2@@Base+0x1990>
   1b122:	cmp	r7, #45	; 0x2d
   1b124:	beq.w	1b5fa <renameat2@@Base+0x1cd2>
   1b128:	movs	r3, #43	; 0x2b
   1b12a:	str	r3, [sp, #76]	; 0x4c
   1b12c:	ldr	r3, [sp, #80]	; 0x50
   1b12e:	sub.w	r8, r3, r4
   1b132:	ldr	r3, [sp, #16]
   1b134:	sub.w	r2, r3, fp
   1b138:	ldr	r3, [sp, #72]	; 0x48
   1b13a:	sub.w	r5, r3, r8
   1b13e:	subs	r5, #1
   1b140:	cmp	r5, #0
   1b142:	ble.w	1b55c <renameat2@@Base+0x1c34>
   1b146:	cmp	r7, #95	; 0x5f
   1b148:	beq.w	1b5b0 <renameat2@@Base+0x1c88>
   1b14c:	ldr	r3, [sp, #72]	; 0x48
   1b14e:	cmp	r3, r2
   1b150:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1b154:	ldr	r1, [sp, #76]	; 0x4c
   1b156:	cmp	r1, #0
   1b158:	beq.w	1b5ea <renameat2@@Base+0x1cc2>
   1b15c:	bic.w	r1, r9, r9, asr #31
   1b160:	cmp	r1, #1
   1b162:	mov	r0, r1
   1b164:	it	cc
   1b166:	movcc	r0, #1
   1b168:	cmp	r0, r2
   1b16a:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1b16e:	add	fp, r0
   1b170:	cbz	r6, 1b1ac <renameat2@@Base+0x1884>
   1b172:	cmp	r1, #1
   1b174:	ite	ls
   1b176:	movls	r2, #0
   1b178:	movhi	r2, #1
   1b17a:	cmp	r3, #0
   1b17c:	it	ne
   1b17e:	movne	r2, #0
   1b180:	cbz	r2, 1b19a <renameat2@@Base+0x1872>
   1b182:	cmp	r7, #48	; 0x30
   1b184:	add.w	r2, r9, #4294967295	; 0xffffffff
   1b188:	add.w	ip, r6, r2
   1b18c:	mov	r0, r6
   1b18e:	ite	eq
   1b190:	moveq	r1, r7
   1b192:	movne	r1, #32
   1b194:	mov	r6, ip
   1b196:	blx	2e6c <memset@plt+0x4>
   1b19a:	ldr	r3, [sp, #76]	; 0x4c
   1b19c:	strb.w	r3, [r6], #1
   1b1a0:	mov	r0, r6
   1b1a2:	mov	r2, r5
   1b1a4:	movs	r1, #48	; 0x30
   1b1a6:	add	r6, r5
   1b1a8:	blx	2e6c <memset@plt+0x4>
   1b1ac:	ldr	r2, [sp, #80]	; 0x50
   1b1ae:	add	fp, r5
   1b1b0:	movs	r3, #0
   1b1b2:	mov	r5, sl
   1b1b4:	sub.w	r8, r2, r4
   1b1b8:	ldr	r2, [sp, #16]
   1b1ba:	mov	r9, r3
   1b1bc:	sub.w	r2, r2, fp
   1b1c0:	cmp	r8, r3
   1b1c2:	mov	sl, r8
   1b1c4:	it	cc
   1b1c6:	movcc	sl, r3
   1b1c8:	cmp	sl, r2
   1b1ca:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1b1ce:	cmp	r6, #0
   1b1d0:	beq.w	1ab8a <renameat2@@Base+0x1262>
   1b1d4:	cmp	r8, r3
   1b1d6:	ldr	r2, [sp, #72]	; 0x48
   1b1d8:	ite	cs
   1b1da:	movcs	r3, #0
   1b1dc:	movcc	r3, #1
   1b1de:	cmp	r2, #0
   1b1e0:	it	ne
   1b1e2:	movne	r3, #0
   1b1e4:	cbz	r3, 1b200 <renameat2@@Base+0x18d8>
   1b1e6:	cmp	r7, #48	; 0x30
   1b1e8:	sub.w	r2, r9, r8
   1b1ec:	add.w	r3, r6, r2
   1b1f0:	itete	eq
   1b1f2:	moveq	r0, r6
   1b1f4:	movne	r0, r6
   1b1f6:	moveq	r1, r7
   1b1f8:	movne	r1, #32
   1b1fa:	mov	r6, r3
   1b1fc:	blx	2e6c <memset@plt+0x4>
   1b200:	ldr	r3, [sp, #24]
   1b202:	mov	r1, r4
   1b204:	mov	r2, r8
   1b206:	mov	r0, r6
   1b208:	cmp	r3, #0
   1b20a:	beq.w	1b52a <renameat2@@Base+0x1c02>
   1b20e:	bl	1a788 <renameat2@@Base+0xe60>
   1b212:	add	r6, r8
   1b214:	add	fp, sl
   1b216:	b.w	1a87a <renameat2@@Base+0xf52>
   1b21a:	ldr	r3, [sp, #32]
   1b21c:	cmp.w	r8, #79	; 0x4f
   1b220:	ldr	r2, [r3, #16]
   1b222:	itt	eq
   1b224:	moveq	r3, #1
   1b226:	streq	r3, [sp, #72]	; 0x48
   1b228:	beq.w	1ac94 <renameat2@@Base+0x136c>
   1b22c:	movs	r3, #11
   1b22e:	movs	r1, #0
   1b230:	mul.w	r3, r3, r2
   1b234:	mov	ip, r1
   1b236:	movs	r2, #1
   1b238:	str	r1, [sp, #76]	; 0x4c
   1b23a:	str	r2, [sp, #72]	; 0x48
   1b23c:	asrs	r3, r3, #5
   1b23e:	add	r3, r2
   1b240:	b.n	1b0b4 <renameat2@@Base+0x178c>
   1b242:	ldr.w	ip, [sp, #32]
   1b246:	add.w	lr, sp, #88	; 0x58
   1b24a:	add.w	r4, sp, #154	; 0x9a
   1b24e:	str	r4, [sp, #80]	; 0x50
   1b250:	mov	r5, lr
   1b252:	ldmia.w	ip!, {r0, r1, r2, r3}
   1b256:	stmia	r5!, {r0, r1, r2, r3}
   1b258:	ldmia.w	ip!, {r0, r1, r2, r3}
   1b25c:	stmia	r5!, {r0, r1, r2, r3}
   1b25e:	ldmia.w	ip, {r0, r1, r2}
   1b262:	stmia.w	r5, {r0, r1, r2}
   1b266:	mov	r1, lr
   1b268:	ldr	r0, [sp, #40]	; 0x28
   1b26a:	bl	1a32c <renameat2@@Base+0xa04>
   1b26e:	movw	ip, #26215	; 0x6667
   1b272:	movt	ip, #26214	; 0x6666
   1b276:	mov.w	lr, #10
   1b27a:	mov	r2, r0
   1b27c:	smull	r3, r1, ip, r2
   1b280:	asrs	r5, r2, #31
   1b282:	cmp	r0, #0
   1b284:	mov.w	r1, r1, asr #2
   1b288:	sub.w	r3, r1, r5
   1b28c:	mls	r3, lr, r3, r2
   1b290:	sub.w	r2, r1, r5
   1b294:	uxtb	r3, r3
   1b296:	ite	lt
   1b298:	rsblt	r3, r3, #48	; 0x30
   1b29c:	addge	r3, #48	; 0x30
   1b29e:	uxtb	r3, r3
   1b2a0:	strb.w	r3, [r4, #-1]!
   1b2a4:	cmp	r2, #0
   1b2a6:	bne.n	1b27c <renameat2@@Base+0x1954>
   1b2a8:	mov	r3, r9
   1b2aa:	cmp	r3, #1
   1b2ac:	it	lt
   1b2ae:	movlt	r3, #1
   1b2b0:	cmp	r0, #0
   1b2b2:	str	r3, [sp, #72]	; 0x48
   1b2b4:	blt.w	1b4d6 <renameat2@@Base+0x1bae>
   1b2b8:	ldr	r3, [sp, #80]	; 0x50
   1b2ba:	cmp	r7, #45	; 0x2d
   1b2bc:	sub.w	r8, r3, r4
   1b2c0:	ldr	r3, [sp, #16]
   1b2c2:	sub.w	r2, r3, fp
   1b2c6:	beq.n	1b2d4 <renameat2@@Base+0x19ac>
   1b2c8:	ldr	r3, [sp, #72]	; 0x48
   1b2ca:	sub.w	r5, r3, r8
   1b2ce:	cmp	r5, #0
   1b2d0:	bgt.w	1b72e <renameat2@@Base+0x1e06>
   1b2d4:	bic.w	r3, r9, r9, asr #31
   1b2d8:	mov	r5, sl
   1b2da:	b.n	1b1c0 <renameat2@@Base+0x1898>
   1b2dc:	ldr	r3, [sp, #24]
   1b2de:	cmp	r5, #0
   1b2e0:	ldr	r0, [sp, #36]	; 0x24
   1b2e2:	it	ne
   1b2e4:	movne	r3, #0
   1b2e6:	str	r3, [sp, #24]
   1b2e8:	blx	2de8 <strlen@plt>
   1b2ec:	bic.w	r2, r9, r9, asr #31
   1b2f0:	ldr	r3, [sp, #16]
   1b2f2:	sub.w	r3, r3, fp
   1b2f6:	cmp	r0, r2
   1b2f8:	mov	r8, r0
   1b2fa:	mov	r4, r0
   1b2fc:	it	cc
   1b2fe:	movcc	r8, r2
   1b300:	cmp	r3, r8
   1b302:	bls.w	1a89a <renameat2@@Base+0xf72>
   1b306:	cbz	r6, 1b340 <renameat2@@Base+0x1a18>
   1b308:	cmp	r0, r2
   1b30a:	bcs.n	1b326 <renameat2@@Base+0x19fe>
   1b30c:	cmp	r7, #48	; 0x30
   1b30e:	sub.w	r2, r9, r0
   1b312:	add.w	r3, r6, r2
   1b316:	itete	eq
   1b318:	moveq	r0, r6
   1b31a:	movne	r0, r6
   1b31c:	moveq	r1, r7
   1b31e:	movne	r1, #32
   1b320:	mov	r6, r3
   1b322:	blx	2e6c <memset@plt+0x4>
   1b326:	cmp	r5, #0
   1b328:	bne.w	1b73a <renameat2@@Base+0x1e12>
   1b32c:	ldr	r3, [sp, #24]
   1b32e:	mov	r2, r4
   1b330:	ldr	r1, [sp, #36]	; 0x24
   1b332:	mov	r0, r6
   1b334:	cmp	r3, #0
   1b336:	beq.w	1b734 <renameat2@@Base+0x1e0c>
   1b33a:	bl	1a788 <renameat2@@Base+0xe60>
   1b33e:	add	r6, r4
   1b340:	add	fp, r8
   1b342:	mov	r5, sl
   1b344:	b.w	1a87a <renameat2@@Base+0xf52>
   1b348:	cmp.w	r8, #69	; 0x45
   1b34c:	beq.w	1b5f2 <renameat2@@Base+0x1cca>
   1b350:	ldr	r3, [sp, #32]
   1b352:	movs	r1, #100	; 0x64
   1b354:	ldr	r2, [r3, #20]
   1b356:	ldr	r3, [sp, #52]	; 0x34
   1b358:	smull	r3, r0, r3, r2
   1b35c:	asrs	r3, r2, #31
   1b35e:	rsb	r3, r3, r0, asr #5
   1b362:	mls	r3, r1, r3, r2
   1b366:	cmp	r3, #0
   1b368:	bge.w	1ac72 <renameat2@@Base+0x134a>
   1b36c:	movw	r1, #63636	; 0xf894
   1b370:	movt	r1, #65535	; 0xffff
   1b374:	cmp	r2, r1
   1b376:	bge.w	1b76c <renameat2@@Base+0x1e44>
   1b37a:	movs	r2, #2
   1b37c:	negs	r3, r3
   1b37e:	str	r2, [sp, #72]	; 0x48
   1b380:	b.n	1ac76 <renameat2@@Base+0x134e>
   1b382:	nop
   1b384:	strb	r2, [r7, #19]
   1b386:	movs	r1, r0
   1b388:	lsls	r0, r2, #9
   1b38a:	movs	r0, r0
   1b38c:	strb	r2, [r4, #16]
   1b38e:	movs	r1, r0
   1b390:	add	r8, lr
   1b392:	movs	r0, r0
   1b394:	ldrsb	r0, [r1, r3]
   1b396:	movs	r0, r0
   1b398:	ldrsb	r2, [r1, r1]
   1b39a:	movs	r0, r0
   1b39c:	ldrb.w	r3, [sl, #1]
   1b3a0:	add.w	r5, sl, #1
   1b3a4:	cmp	r3, #58	; 0x3a
   1b3a6:	beq.w	1b746 <renameat2@@Base+0x1e1e>
   1b3aa:	movs	r2, #1
   1b3ac:	str	r2, [sp, #72]	; 0x48
   1b3ae:	cmp	r3, #122	; 0x7a
   1b3b0:	bne.w	1aa80 <renameat2@@Base+0x1158>
   1b3b4:	ldr	r2, [sp, #32]
   1b3b6:	ldr	r3, [r2, #32]
   1b3b8:	cmp	r3, #0
   1b3ba:	blt.w	1a87a <renameat2@@Base+0xf52>
   1b3be:	ldr	r3, [r2, #36]	; 0x24
   1b3c0:	cmp	r3, #0
   1b3c2:	it	lt
   1b3c4:	movlt.w	ip, #1
   1b3c8:	blt.n	1b3e4 <renameat2@@Base+0x1abc>
   1b3ca:	itett	eq
   1b3cc:	ldreq	r2, [sp, #36]	; 0x24
   1b3ce:	movne.w	ip, #0
   1b3d2:	ldrbeq.w	ip, [r2]
   1b3d6:	subeq.w	ip, ip, #45	; 0x2d
   1b3da:	itt	eq
   1b3dc:	clzeq	ip, ip
   1b3e0:	moveq.w	ip, ip, lsr #5
   1b3e4:	movw	r1, #34953	; 0x8889
   1b3e8:	movt	r1, #34952	; 0x8888
   1b3ec:	asrs	r0, r3, #31
   1b3ee:	str	r0, [sp, #76]	; 0x4c
   1b3f0:	smull	r0, r2, r1, r3
   1b3f4:	asrs	r0, r3, #31
   1b3f6:	mov.w	sl, #60	; 0x3c
   1b3fa:	add	r2, r3
   1b3fc:	rsb	r2, r0, r2, asr #5
   1b400:	smull	r0, r1, r1, r2
   1b404:	ldr	r0, [sp, #56]	; 0x38
   1b406:	add	r1, r2
   1b408:	mov	lr, r0
   1b40a:	smull	r0, lr, lr, r3
   1b40e:	asrs	r0, r2, #31
   1b410:	rsb	r1, r0, r1, asr #5
   1b414:	ldr	r0, [sp, #76]	; 0x4c
   1b416:	add	lr, r3
   1b418:	mls	r1, sl, r1, r2
   1b41c:	rsb	r0, r0, lr, asr #11
   1b420:	mls	r3, sl, r2, r3
   1b424:	ldr	r2, [sp, #72]	; 0x48
   1b426:	cmp	r2, #3
   1b428:	bhi.w	1b7b6 <renameat2@@Base+0x1e8e>
   1b42c:	tbb	[pc, r2]
   1b430:	adds	r1, #72	; 0x48
   1b432:	subs	r4, #32
   1b434:	movs	r3, #0
   1b436:	mov	r5, sl
   1b438:	str	r3, [sp, #72]	; 0x48
   1b43a:	b.n	1b3b4 <renameat2@@Base+0x1a8c>
   1b43c:	ldr.w	r8, [pc, #896]	; 1b7c0 <renameat2@@Base+0x1e98>
   1b440:	add	r8, pc
   1b442:	b.n	1ae06 <renameat2@@Base+0x14de>
   1b444:	movs	r3, #0
   1b446:	str	r3, [sp, #76]	; 0x4c
   1b448:	ldr	r3, [sp, #76]	; 0x4c
   1b44a:	cmp	r5, #0
   1b44c:	mov.w	r4, #112	; 0x70
   1b450:	it	ne
   1b452:	movne	r3, r5
   1b454:	str	r3, [sp, #76]	; 0x4c
   1b456:	ldr	r3, [sp, #24]
   1b458:	it	ne
   1b45a:	movne	r3, #0
   1b45c:	str	r3, [sp, #24]
   1b45e:	b.w	1aaf6 <renameat2@@Base+0x11ce>
   1b462:	movs	r3, #1
   1b464:	str	r3, [sp, #76]	; 0x4c
   1b466:	b.n	1b448 <renameat2@@Base+0x1b20>
   1b468:	ldr.w	r8, [pc, #856]	; 1b7c4 <renameat2@@Base+0x1e9c>
   1b46c:	add	r8, pc
   1b46e:	b.n	1ae06 <renameat2@@Base+0x14de>
   1b470:	mov.w	lr, #100	; 0x64
   1b474:	movw	r2, #10000	; 0x2710
   1b478:	mul.w	r1, lr, r1
   1b47c:	mov	sl, r5
   1b47e:	mla	r0, r2, r0, r1
   1b482:	movs	r5, #1
   1b484:	movs	r2, #9
   1b486:	movs	r1, #20
   1b488:	strd	r2, r5, [sp, #72]	; 0x48
   1b48c:	add	r3, r0
   1b48e:	b.w	1ac7e <renameat2@@Base+0x1356>
   1b492:	movs	r3, #100	; 0x64
   1b494:	movs	r2, #1
   1b496:	mla	r3, r3, r0, r1
   1b49a:	str	r2, [sp, #76]	; 0x4c
   1b49c:	mov	sl, r5
   1b49e:	movs	r2, #6
   1b4a0:	movs	r1, #4
   1b4a2:	str	r2, [sp, #72]	; 0x48
   1b4a4:	b.w	1ac7e <renameat2@@Base+0x1356>
   1b4a8:	cmp	r3, #0
   1b4aa:	bne.n	1b470 <renameat2@@Base+0x1b48>
   1b4ac:	cmp	r1, #0
   1b4ae:	bne.n	1b492 <renameat2@@Base+0x1b6a>
   1b4b0:	mov	r3, r0
   1b4b2:	movs	r2, #3
   1b4b4:	movs	r0, #1
   1b4b6:	mov	sl, r5
   1b4b8:	strd	r2, r0, [sp, #72]	; 0x48
   1b4bc:	b.w	1ac7e <renameat2@@Base+0x1356>
   1b4c0:	movs	r3, #100	; 0x64
   1b4c2:	movs	r2, #1
   1b4c4:	mla	r3, r3, r0, r1
   1b4c8:	str	r2, [sp, #76]	; 0x4c
   1b4ca:	mov	sl, r5
   1b4cc:	movs	r2, #5
   1b4ce:	movs	r1, #0
   1b4d0:	str	r2, [sp, #72]	; 0x48
   1b4d2:	b.w	1ac7e <renameat2@@Base+0x1356>
   1b4d6:	cmp	r7, #45	; 0x2d
   1b4d8:	itt	ne
   1b4da:	movne	r3, #45	; 0x2d
   1b4dc:	strne	r3, [sp, #76]	; 0x4c
   1b4de:	bne.w	1b12c <renameat2@@Base+0x1804>
   1b4e2:	bic.w	r3, r9, r9, asr #31
   1b4e6:	ldr	r2, [sp, #16]
   1b4e8:	cmp	r3, #1
   1b4ea:	sub.w	r2, r2, fp
   1b4ee:	mov	r5, r3
   1b4f0:	it	cc
   1b4f2:	movcc	r5, #1
   1b4f4:	cmp	r2, r5
   1b4f6:	bls.w	1a89a <renameat2@@Base+0xf72>
   1b4fa:	cbz	r6, 1b516 <renameat2@@Base+0x1bee>
   1b4fc:	cmp	r3, #1
   1b4fe:	ldr	r1, [sp, #72]	; 0x48
   1b500:	ite	ls
   1b502:	movls	r2, #0
   1b504:	movhi	r2, #1
   1b506:	cmp	r1, #0
   1b508:	it	ne
   1b50a:	movne	r2, #0
   1b50c:	cmp	r2, #0
   1b50e:	bne.w	1b6d4 <renameat2@@Base+0x1dac>
   1b512:	strb.w	r7, [r6], #1
   1b516:	ldr	r2, [sp, #80]	; 0x50
   1b518:	add	fp, r5
   1b51a:	movs	r7, #45	; 0x2d
   1b51c:	mov	r5, sl
   1b51e:	sub.w	r8, r2, r4
   1b522:	ldr	r2, [sp, #16]
   1b524:	sub.w	r2, r2, fp
   1b528:	b.n	1b1c0 <renameat2@@Base+0x1898>
   1b52a:	blx	2b60 <memcpy@plt+0x4>
   1b52e:	add	r6, r8
   1b530:	b.n	1b214 <renameat2@@Base+0x18ec>
   1b532:	blx	2b60 <memcpy@plt+0x4>
   1b536:	b.w	1aae4 <renameat2@@Base+0x11bc>
   1b53a:	blx	2b60 <memcpy@plt+0x4>
   1b53e:	add	r6, r4
   1b540:	b.w	1ab8a <renameat2@@Base+0x1262>
   1b544:	mov	r0, r6
   1b546:	add.w	r1, sp, #141	; 0x8d
   1b54a:	mov	r2, r4
   1b54c:	add	r6, r4
   1b54e:	bl	1a75c <renameat2@@Base+0xe34>
   1b552:	b.w	1ab8a <renameat2@@Base+0x1262>
   1b556:	mov	fp, r3
   1b558:	b.w	1a886 <renameat2@@Base+0xf5e>
   1b55c:	bic.w	r3, r9, r9, asr #31
   1b560:	cmp	r3, #1
   1b562:	mov	r5, r3
   1b564:	it	cc
   1b566:	movcc	r5, #1
   1b568:	cmp	r5, r2
   1b56a:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1b56e:	cbz	r6, 1b5a4 <renameat2@@Base+0x1c7c>
   1b570:	cmp	r3, #1
   1b572:	ldr	r1, [sp, #72]	; 0x48
   1b574:	ite	ls
   1b576:	movls	r2, #0
   1b578:	movhi	r2, #1
   1b57a:	cmp	r1, #0
   1b57c:	it	ne
   1b57e:	movne	r2, #0
   1b580:	cbz	r2, 1b59e <renameat2@@Base+0x1c76>
   1b582:	cmp	r7, #48	; 0x30
   1b584:	add.w	r2, r9, #4294967295	; 0xffffffff
   1b588:	add.w	ip, r6, r2
   1b58c:	mov	r0, r6
   1b58e:	ite	eq
   1b590:	moveq	r1, r7
   1b592:	movne	r1, #32
   1b594:	str	r3, [sp, #80]	; 0x50
   1b596:	mov	r6, ip
   1b598:	blx	2e6c <memset@plt+0x4>
   1b59c:	ldr	r3, [sp, #80]	; 0x50
   1b59e:	ldr	r2, [sp, #76]	; 0x4c
   1b5a0:	strb.w	r2, [r6], #1
   1b5a4:	ldr	r2, [sp, #16]
   1b5a6:	add	fp, r5
   1b5a8:	mov	r5, sl
   1b5aa:	sub.w	r2, r2, fp
   1b5ae:	b.n	1b1c0 <renameat2@@Base+0x1898>
   1b5b0:	cmp	r5, r2
   1b5b2:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1b5b6:	cbz	r6, 1b5c4 <renameat2@@Base+0x1c9c>
   1b5b8:	mov	r0, r6
   1b5ba:	mov	r2, r5
   1b5bc:	movs	r1, #32
   1b5be:	add	r6, r5
   1b5c0:	blx	2e6c <memset@plt+0x4>
   1b5c4:	cmp	r9, r5
   1b5c6:	ldr	r1, [sp, #76]	; 0x4c
   1b5c8:	ldr	r2, [sp, #16]
   1b5ca:	it	gt
   1b5cc:	subgt.w	r9, r9, r5
   1b5d0:	add	fp, r5
   1b5d2:	it	le
   1b5d4:	movle.w	r9, #0
   1b5d8:	sub.w	r2, r2, fp
   1b5dc:	mov	r3, r9
   1b5de:	cbnz	r1, 1b5fe <renameat2@@Base+0x1cd6>
   1b5e0:	ldr	r1, [sp, #80]	; 0x50
   1b5e2:	mov	r5, sl
   1b5e4:	sub.w	r8, r1, r4
   1b5e8:	b.n	1b1c0 <renameat2@@Base+0x1898>
   1b5ea:	cmp	r6, #0
   1b5ec:	beq.w	1b1ac <renameat2@@Base+0x1884>
   1b5f0:	b.n	1b1a0 <renameat2@@Base+0x1878>
   1b5f2:	movs	r3, #0
   1b5f4:	str	r3, [sp, #72]	; 0x48
   1b5f6:	b.w	1ac94 <renameat2@@Base+0x136c>
   1b5fa:	movs	r7, #43	; 0x2b
   1b5fc:	b.n	1b4e2 <renameat2@@Base+0x1bba>
   1b5fe:	cmp	r3, #1
   1b600:	mov	r5, r9
   1b602:	it	cc
   1b604:	movcc	r5, #1
   1b606:	cmp	r5, r2
   1b608:	bcs.w	1a89a <renameat2@@Base+0xf72>
   1b60c:	cbz	r6, 1b62a <renameat2@@Base+0x1d02>
   1b60e:	cmp	r3, #1
   1b610:	ldr	r1, [sp, #72]	; 0x48
   1b612:	ite	ls
   1b614:	movls	r2, #0
   1b616:	movhi	r2, #1
   1b618:	cmp	r1, #0
   1b61a:	it	ne
   1b61c:	movne	r2, #0
   1b61e:	cmp	r2, #0
   1b620:	bne.w	1b780 <renameat2@@Base+0x1e58>
   1b624:	ldr	r2, [sp, #76]	; 0x4c
   1b626:	strb.w	r2, [r6], #1
   1b62a:	ldr	r2, [sp, #80]	; 0x50
   1b62c:	add	fp, r5
   1b62e:	mov	r5, sl
   1b630:	sub.w	r8, r2, r4
   1b634:	ldr	r2, [sp, #16]
   1b636:	sub.w	r2, r2, fp
   1b63a:	b.n	1b1c0 <renameat2@@Base+0x1898>
   1b63c:	subs	r0, #1
   1b63e:	lsls	r1, r0, #30
   1b640:	it	ne
   1b642:	movwne	r2, #365	; 0x16d
   1b646:	bne.n	1b676 <renameat2@@Base+0x1d4e>
   1b648:	ldrd	r2, r1, [sp, #60]	; 0x3c
   1b64c:	mla	r2, r2, r0, r1
   1b650:	ldr	r1, [sp, #68]	; 0x44
   1b652:	cmp.w	r1, r2, ror #2
   1b656:	it	cc
   1b658:	movcc.w	r2, #366	; 0x16e
   1b65c:	bcc.n	1b676 <renameat2@@Base+0x1d4e>
   1b65e:	mov.w	r1, #400	; 0x190
   1b662:	str	r3, [sp, #76]	; 0x4c
   1b664:	bl	1bd34 <renameat2@@Base+0x240c>
   1b668:	ldr	r3, [sp, #76]	; 0x4c
   1b66a:	movw	r2, #365	; 0x16d
   1b66e:	cmp	r1, #0
   1b670:	it	eq
   1b672:	moveq.w	r2, #366	; 0x16e
   1b676:	add.w	ip, r3, r2
   1b67a:	ldr	r3, [sp, #72]	; 0x48
   1b67c:	ldr	r1, [sp, #48]	; 0x30
   1b67e:	mov.w	r2, #4294967295	; 0xffffffff
   1b682:	sub.w	r3, ip, r3
   1b686:	add.w	r3, r3, #382	; 0x17e
   1b68a:	smull	r1, r0, r1, r3
   1b68e:	asrs	r1, r3, #31
   1b690:	add	r0, r3
   1b692:	rsb	r1, r1, r0, asr #2
   1b696:	rsb	r1, r1, r1, lsl #3
   1b69a:	subs	r3, r3, r1
   1b69c:	sub.w	r3, ip, r3
   1b6a0:	adds	r1, r3, #3
   1b6a2:	b.w	1ac3c <renameat2@@Base+0x1314>
   1b6a6:	cmp.w	r9, #8
   1b6aa:	bgt.n	1b796 <renameat2@@Base+0x1e6e>
   1b6ac:	ldr.w	r3, [sp, #1220]	; 0x4c4
   1b6b0:	movw	r0, #26215	; 0x6667
   1b6b4:	movt	r0, #26214	; 0x6666
   1b6b8:	mov	r2, r9
   1b6ba:	smull	r5, r1, r0, r3
   1b6be:	adds	r2, #1
   1b6c0:	cmp	r2, #9
   1b6c2:	mov.w	r3, r3, asr #31
   1b6c6:	rsb	r3, r3, r1, asr #2
   1b6ca:	bne.n	1b6ba <renameat2@@Base+0x1d92>
   1b6cc:	str.w	r9, [sp, #72]	; 0x48
   1b6d0:	b.w	1ac76 <renameat2@@Base+0x134e>
   1b6d4:	add.w	r2, r9, #4294967295	; 0xffffffff
   1b6d8:	mov	r0, r6
   1b6da:	movs	r1, #32
   1b6dc:	str	r3, [sp, #76]	; 0x4c
   1b6de:	add	r6, r2
   1b6e0:	blx	2e6c <memset@plt+0x4>
   1b6e4:	ldr	r3, [sp, #76]	; 0x4c
   1b6e6:	b.n	1b512 <renameat2@@Base+0x1bea>
   1b6e8:	ldr	r3, [sp, #48]	; 0x30
   1b6ea:	smull	r3, r2, r3, r1
   1b6ee:	asrs	r3, r1, #31
   1b6f0:	add	r1, r2
   1b6f2:	movs	r2, #2
   1b6f4:	str	r2, [sp, #72]	; 0x48
   1b6f6:	rsb	r3, r3, r1, asr #2
   1b6fa:	adds	r3, #1
   1b6fc:	b.w	1ac76 <renameat2@@Base+0x134e>
   1b700:	movw	r3, #63636	; 0xf894
   1b704:	movt	r3, #65535	; 0xffff
   1b708:	sub.w	ip, r3, r2
   1b70c:	addw	r3, r5, #1900	; 0x76c
   1b710:	cmp	r5, ip
   1b712:	add	r3, r2
   1b714:	mov.w	r1, #0
   1b718:	mov.w	r2, #4
   1b71c:	ite	ge
   1b71e:	movge.w	ip, #0
   1b722:	movlt.w	ip, #1
   1b726:	str	r1, [sp, #76]	; 0x4c
   1b728:	str	r2, [sp, #72]	; 0x48
   1b72a:	b.w	1ac7e <renameat2@@Base+0x1356>
   1b72e:	movs	r3, #0
   1b730:	str	r3, [sp, #76]	; 0x4c
   1b732:	b.n	1b146 <renameat2@@Base+0x181e>
   1b734:	blx	2b60 <memcpy@plt+0x4>
   1b738:	b.n	1b33e <renameat2@@Base+0x1a16>
   1b73a:	ldr	r1, [sp, #36]	; 0x24
   1b73c:	mov	r2, r4
   1b73e:	mov	r0, r6
   1b740:	bl	1a75c <renameat2@@Base+0xe34>
   1b744:	b.n	1b33e <renameat2@@Base+0x1a16>
   1b746:	add.w	r2, sl, #2
   1b74a:	movs	r1, #1
   1b74c:	mov	r5, r2
   1b74e:	ldrb.w	r3, [r2], #1
   1b752:	adds	r1, #1
   1b754:	cmp	r3, #58	; 0x3a
   1b756:	beq.n	1b74c <renameat2@@Base+0x1e24>
   1b758:	str	r1, [sp, #72]	; 0x48
   1b75a:	b.n	1b3ae <renameat2@@Base+0x1a86>
   1b75c:	movw	r1, #63636	; 0xf894
   1b760:	movt	r1, #65535	; 0xffff
   1b764:	subs	r1, r1, r2
   1b766:	cmp	r1, r5
   1b768:	bgt.w	1b37a <renameat2@@Base+0x1a52>
   1b76c:	movs	r2, #2
   1b76e:	adds	r3, #100	; 0x64
   1b770:	str	r2, [sp, #72]	; 0x48
   1b772:	b.w	1ac76 <renameat2@@Base+0x134e>
   1b776:	mov	r5, sl
   1b778:	movs	r4, #1
   1b77a:	mov	r8, sl
   1b77c:	b.w	1aaaa <renameat2@@Base+0x1182>
   1b780:	add.w	r2, r9, #4294967295	; 0xffffffff
   1b784:	mov	r0, r6
   1b786:	movs	r1, #32
   1b788:	add	r6, r2
   1b78a:	str.w	r9, [sp, #84]	; 0x54
   1b78e:	blx	2e6c <memset@plt+0x4>
   1b792:	ldr	r3, [sp, #84]	; 0x54
   1b794:	b.n	1b624 <renameat2@@Base+0x1cfc>
   1b796:	ldr.w	r3, [sp, #1220]	; 0x4c4
   1b79a:	str.w	r9, [sp, #72]	; 0x48
   1b79e:	b.w	1ac76 <renameat2@@Base+0x134e>
   1b7a2:	blx	2bb4 <__stack_chk_fail@plt>
   1b7a6:	mov.w	r9, #4294967295	; 0xffffffff
   1b7aa:	b.w	1aa44 <renameat2@@Base+0x111c>
   1b7ae:	movs	r3, #0
   1b7b0:	str	r3, [sp, #72]	; 0x48
   1b7b2:	b.w	1aca0 <renameat2@@Base+0x1378>
   1b7b6:	ldrb	r1, [r5, #0]
   1b7b8:	mov	r8, r5
   1b7ba:	b.w	1aea2 <renameat2@@Base+0x157a>
   1b7be:	nop
   1b7c0:	str	r0, [r3, r2]
   1b7c2:	movs	r0, r0
   1b7c4:	str	r4, [r2, r1]
   1b7c6:	movs	r0, r0
   1b7c8:	push	{r4, r5, r6, lr}
   1b7ca:	sub	sp, #24
   1b7cc:	ldr.w	lr, [pc, #72]	; 1b818 <renameat2@@Base+0x1ef0>
   1b7d0:	movs	r4, #0
   1b7d2:	ldr.w	ip, [pc, #72]	; 1b81c <renameat2@@Base+0x1ef4>
   1b7d6:	add	lr, pc
   1b7d8:	ldr	r5, [sp, #44]	; 0x2c
   1b7da:	ldr	r6, [sp, #40]	; 0x28
   1b7dc:	ldr.w	ip, [lr, ip]
   1b7e0:	ldr.w	ip, [ip]
   1b7e4:	str.w	ip, [sp, #20]
   1b7e8:	mov.w	ip, #0
   1b7ec:	strd	r6, r5, [sp, #8]
   1b7f0:	str	r4, [sp, #0]
   1b7f2:	add.w	r5, sp, #19
   1b7f6:	str	r5, [sp, #4]
   1b7f8:	strb.w	r4, [sp, #19]
   1b7fc:	bl	1a7b4 <renameat2@@Base+0xe8c>
   1b800:	ldr	r2, [pc, #28]	; (1b820 <renameat2@@Base+0x1ef8>)
   1b802:	ldr	r3, [pc, #24]	; (1b81c <renameat2@@Base+0x1ef4>)
   1b804:	add	r2, pc
   1b806:	ldr	r3, [r2, r3]
   1b808:	ldr	r2, [r3, #0]
   1b80a:	ldr	r3, [sp, #20]
   1b80c:	eors	r2, r3
   1b80e:	bne.n	1b814 <renameat2@@Base+0x1eec>
   1b810:	add	sp, #24
   1b812:	pop	{r4, r5, r6, pc}
   1b814:	blx	2bb4 <__stack_chk_fail@plt>
   1b818:	str	r2, [r6, #76]	; 0x4c
   1b81a:	movs	r1, r0
   1b81c:	lsls	r0, r2, #9
   1b81e:	movs	r0, r0
   1b820:	str	r4, [r0, #76]	; 0x4c
   1b822:	movs	r1, r0
   1b824:	movs	r0, r0
   1b826:	movs	r0, r0
   1b828:	subs	r2, r1, #1
   1b82a:	it	eq
   1b82c:	bxeq	lr
   1b82e:	bcc.w	1ba7a <renameat2@@Base+0x2152>
   1b832:	cmp	r0, r1
   1b834:	bls.w	1ba64 <renameat2@@Base+0x213c>
   1b838:	tst	r1, r2
   1b83a:	beq.w	1ba6c <renameat2@@Base+0x2144>
   1b83e:	clz	r3, r0
   1b842:	clz	r2, r1
   1b846:	sub.w	r3, r2, r3
   1b84a:	rsb	r3, r3, #31
   1b84e:	add	r2, pc, #16	; (adr r2, 1b860 <renameat2@@Base+0x1f38>)
   1b850:	add.w	r3, r2, r3, lsl #4
   1b854:	mov.w	r2, #0
   1b858:	mov	pc, r3
   1b85a:	nop
   1b85c:	nop.w
   1b860:	cmp.w	r0, r1, lsl #31
   1b864:	nop
   1b866:	adc.w	r2, r2, r2
   1b86a:	it	cs
   1b86c:	subcs.w	r0, r0, r1, lsl #31
   1b870:	cmp.w	r0, r1, lsl #30
   1b874:	nop
   1b876:	adc.w	r2, r2, r2
   1b87a:	it	cs
   1b87c:	subcs.w	r0, r0, r1, lsl #30
   1b880:	cmp.w	r0, r1, lsl #29
   1b884:	nop
   1b886:	adc.w	r2, r2, r2
   1b88a:	it	cs
   1b88c:	subcs.w	r0, r0, r1, lsl #29
   1b890:	cmp.w	r0, r1, lsl #28
   1b894:	nop
   1b896:	adc.w	r2, r2, r2
   1b89a:	it	cs
   1b89c:	subcs.w	r0, r0, r1, lsl #28
   1b8a0:	cmp.w	r0, r1, lsl #27
   1b8a4:	nop
   1b8a6:	adc.w	r2, r2, r2
   1b8aa:	it	cs
   1b8ac:	subcs.w	r0, r0, r1, lsl #27
   1b8b0:	cmp.w	r0, r1, lsl #26
   1b8b4:	nop
   1b8b6:	adc.w	r2, r2, r2
   1b8ba:	it	cs
   1b8bc:	subcs.w	r0, r0, r1, lsl #26
   1b8c0:	cmp.w	r0, r1, lsl #25
   1b8c4:	nop
   1b8c6:	adc.w	r2, r2, r2
   1b8ca:	it	cs
   1b8cc:	subcs.w	r0, r0, r1, lsl #25
   1b8d0:	cmp.w	r0, r1, lsl #24
   1b8d4:	nop
   1b8d6:	adc.w	r2, r2, r2
   1b8da:	it	cs
   1b8dc:	subcs.w	r0, r0, r1, lsl #24
   1b8e0:	cmp.w	r0, r1, lsl #23
   1b8e4:	nop
   1b8e6:	adc.w	r2, r2, r2
   1b8ea:	it	cs
   1b8ec:	subcs.w	r0, r0, r1, lsl #23
   1b8f0:	cmp.w	r0, r1, lsl #22
   1b8f4:	nop
   1b8f6:	adc.w	r2, r2, r2
   1b8fa:	it	cs
   1b8fc:	subcs.w	r0, r0, r1, lsl #22
   1b900:	cmp.w	r0, r1, lsl #21
   1b904:	nop
   1b906:	adc.w	r2, r2, r2
   1b90a:	it	cs
   1b90c:	subcs.w	r0, r0, r1, lsl #21
   1b910:	cmp.w	r0, r1, lsl #20
   1b914:	nop
   1b916:	adc.w	r2, r2, r2
   1b91a:	it	cs
   1b91c:	subcs.w	r0, r0, r1, lsl #20
   1b920:	cmp.w	r0, r1, lsl #19
   1b924:	nop
   1b926:	adc.w	r2, r2, r2
   1b92a:	it	cs
   1b92c:	subcs.w	r0, r0, r1, lsl #19
   1b930:	cmp.w	r0, r1, lsl #18
   1b934:	nop
   1b936:	adc.w	r2, r2, r2
   1b93a:	it	cs
   1b93c:	subcs.w	r0, r0, r1, lsl #18
   1b940:	cmp.w	r0, r1, lsl #17
   1b944:	nop
   1b946:	adc.w	r2, r2, r2
   1b94a:	it	cs
   1b94c:	subcs.w	r0, r0, r1, lsl #17
   1b950:	cmp.w	r0, r1, lsl #16
   1b954:	nop
   1b956:	adc.w	r2, r2, r2
   1b95a:	it	cs
   1b95c:	subcs.w	r0, r0, r1, lsl #16
   1b960:	cmp.w	r0, r1, lsl #15
   1b964:	nop
   1b966:	adc.w	r2, r2, r2
   1b96a:	it	cs
   1b96c:	subcs.w	r0, r0, r1, lsl #15
   1b970:	cmp.w	r0, r1, lsl #14
   1b974:	nop
   1b976:	adc.w	r2, r2, r2
   1b97a:	it	cs
   1b97c:	subcs.w	r0, r0, r1, lsl #14
   1b980:	cmp.w	r0, r1, lsl #13
   1b984:	nop
   1b986:	adc.w	r2, r2, r2
   1b98a:	it	cs
   1b98c:	subcs.w	r0, r0, r1, lsl #13
   1b990:	cmp.w	r0, r1, lsl #12
   1b994:	nop
   1b996:	adc.w	r2, r2, r2
   1b99a:	it	cs
   1b99c:	subcs.w	r0, r0, r1, lsl #12
   1b9a0:	cmp.w	r0, r1, lsl #11
   1b9a4:	nop
   1b9a6:	adc.w	r2, r2, r2
   1b9aa:	it	cs
   1b9ac:	subcs.w	r0, r0, r1, lsl #11
   1b9b0:	cmp.w	r0, r1, lsl #10
   1b9b4:	nop
   1b9b6:	adc.w	r2, r2, r2
   1b9ba:	it	cs
   1b9bc:	subcs.w	r0, r0, r1, lsl #10
   1b9c0:	cmp.w	r0, r1, lsl #9
   1b9c4:	nop
   1b9c6:	adc.w	r2, r2, r2
   1b9ca:	it	cs
   1b9cc:	subcs.w	r0, r0, r1, lsl #9
   1b9d0:	cmp.w	r0, r1, lsl #8
   1b9d4:	nop
   1b9d6:	adc.w	r2, r2, r2
   1b9da:	it	cs
   1b9dc:	subcs.w	r0, r0, r1, lsl #8
   1b9e0:	cmp.w	r0, r1, lsl #7
   1b9e4:	nop
   1b9e6:	adc.w	r2, r2, r2
   1b9ea:	it	cs
   1b9ec:	subcs.w	r0, r0, r1, lsl #7
   1b9f0:	cmp.w	r0, r1, lsl #6
   1b9f4:	nop
   1b9f6:	adc.w	r2, r2, r2
   1b9fa:	it	cs
   1b9fc:	subcs.w	r0, r0, r1, lsl #6
   1ba00:	cmp.w	r0, r1, lsl #5
   1ba04:	nop
   1ba06:	adc.w	r2, r2, r2
   1ba0a:	it	cs
   1ba0c:	subcs.w	r0, r0, r1, lsl #5
   1ba10:	cmp.w	r0, r1, lsl #4
   1ba14:	nop
   1ba16:	adc.w	r2, r2, r2
   1ba1a:	it	cs
   1ba1c:	subcs.w	r0, r0, r1, lsl #4
   1ba20:	cmp.w	r0, r1, lsl #3
   1ba24:	nop
   1ba26:	adc.w	r2, r2, r2
   1ba2a:	it	cs
   1ba2c:	subcs.w	r0, r0, r1, lsl #3
   1ba30:	cmp.w	r0, r1, lsl #2
   1ba34:	nop
   1ba36:	adc.w	r2, r2, r2
   1ba3a:	it	cs
   1ba3c:	subcs.w	r0, r0, r1, lsl #2
   1ba40:	cmp.w	r0, r1, lsl #1
   1ba44:	nop
   1ba46:	adc.w	r2, r2, r2
   1ba4a:	it	cs
   1ba4c:	subcs.w	r0, r0, r1, lsl #1
   1ba50:	cmp.w	r0, r1
   1ba54:	nop
   1ba56:	adc.w	r2, r2, r2
   1ba5a:	it	cs
   1ba5c:	subcs.w	r0, r0, r1
   1ba60:	mov	r0, r2
   1ba62:	bx	lr
   1ba64:	ite	eq
   1ba66:	moveq	r0, #1
   1ba68:	movne	r0, #0
   1ba6a:	bx	lr
   1ba6c:	clz	r2, r1
   1ba70:	rsb	r2, r2, #31
   1ba74:	lsr.w	r0, r0, r2
   1ba78:	bx	lr
   1ba7a:	cbz	r0, 1ba80 <renameat2@@Base+0x2158>
   1ba7c:	mov.w	r0, #4294967295	; 0xffffffff
   1ba80:	b.w	1be20 <renameat2@@Base+0x24f8>
   1ba84:	cmp	r1, #0
   1ba86:	beq.n	1ba7a <renameat2@@Base+0x2152>
   1ba88:	stmdb	sp!, {r0, r1, lr}
   1ba8c:	bl	1b828 <renameat2@@Base+0x1f00>
   1ba90:	ldmia.w	sp!, {r1, r2, lr}
   1ba94:	mul.w	r3, r2, r0
   1ba98:	sub.w	r1, r1, r3
   1ba9c:	bx	lr
   1ba9e:	nop
   1baa0:	cmp	r1, #0
   1baa2:	beq.w	1bd22 <renameat2@@Base+0x23fa>
   1baa6:	eor.w	ip, r0, r1
   1baaa:	it	mi
   1baac:	negmi	r1, r1
   1baae:	subs	r2, r1, #1
   1bab0:	beq.w	1bcf2 <renameat2@@Base+0x23ca>
   1bab4:	movs	r3, r0
   1bab6:	it	mi
   1bab8:	negmi	r3, r0
   1baba:	cmp	r3, r1
   1babc:	bls.w	1bcfc <renameat2@@Base+0x23d4>
   1bac0:	tst	r1, r2
   1bac2:	beq.w	1bd0c <renameat2@@Base+0x23e4>
   1bac6:	clz	r2, r3
   1baca:	clz	r0, r1
   1bace:	sub.w	r2, r0, r2
   1bad2:	rsb	r2, r2, #31
   1bad6:	add	r0, pc, #16	; (adr r0, 1bae8 <renameat2@@Base+0x21c0>)
   1bad8:	add.w	r2, r0, r2, lsl #4
   1badc:	mov.w	r0, #0
   1bae0:	mov	pc, r2
   1bae2:	nop
   1bae4:	nop.w
   1bae8:	cmp.w	r3, r1, lsl #31
   1baec:	nop
   1baee:	adc.w	r0, r0, r0
   1baf2:	it	cs
   1baf4:	subcs.w	r3, r3, r1, lsl #31
   1baf8:	cmp.w	r3, r1, lsl #30
   1bafc:	nop
   1bafe:	adc.w	r0, r0, r0
   1bb02:	it	cs
   1bb04:	subcs.w	r3, r3, r1, lsl #30
   1bb08:	cmp.w	r3, r1, lsl #29
   1bb0c:	nop
   1bb0e:	adc.w	r0, r0, r0
   1bb12:	it	cs
   1bb14:	subcs.w	r3, r3, r1, lsl #29
   1bb18:	cmp.w	r3, r1, lsl #28
   1bb1c:	nop
   1bb1e:	adc.w	r0, r0, r0
   1bb22:	it	cs
   1bb24:	subcs.w	r3, r3, r1, lsl #28
   1bb28:	cmp.w	r3, r1, lsl #27
   1bb2c:	nop
   1bb2e:	adc.w	r0, r0, r0
   1bb32:	it	cs
   1bb34:	subcs.w	r3, r3, r1, lsl #27
   1bb38:	cmp.w	r3, r1, lsl #26
   1bb3c:	nop
   1bb3e:	adc.w	r0, r0, r0
   1bb42:	it	cs
   1bb44:	subcs.w	r3, r3, r1, lsl #26
   1bb48:	cmp.w	r3, r1, lsl #25
   1bb4c:	nop
   1bb4e:	adc.w	r0, r0, r0
   1bb52:	it	cs
   1bb54:	subcs.w	r3, r3, r1, lsl #25
   1bb58:	cmp.w	r3, r1, lsl #24
   1bb5c:	nop
   1bb5e:	adc.w	r0, r0, r0
   1bb62:	it	cs
   1bb64:	subcs.w	r3, r3, r1, lsl #24
   1bb68:	cmp.w	r3, r1, lsl #23
   1bb6c:	nop
   1bb6e:	adc.w	r0, r0, r0
   1bb72:	it	cs
   1bb74:	subcs.w	r3, r3, r1, lsl #23
   1bb78:	cmp.w	r3, r1, lsl #22
   1bb7c:	nop
   1bb7e:	adc.w	r0, r0, r0
   1bb82:	it	cs
   1bb84:	subcs.w	r3, r3, r1, lsl #22
   1bb88:	cmp.w	r3, r1, lsl #21
   1bb8c:	nop
   1bb8e:	adc.w	r0, r0, r0
   1bb92:	it	cs
   1bb94:	subcs.w	r3, r3, r1, lsl #21
   1bb98:	cmp.w	r3, r1, lsl #20
   1bb9c:	nop
   1bb9e:	adc.w	r0, r0, r0
   1bba2:	it	cs
   1bba4:	subcs.w	r3, r3, r1, lsl #20
   1bba8:	cmp.w	r3, r1, lsl #19
   1bbac:	nop
   1bbae:	adc.w	r0, r0, r0
   1bbb2:	it	cs
   1bbb4:	subcs.w	r3, r3, r1, lsl #19
   1bbb8:	cmp.w	r3, r1, lsl #18
   1bbbc:	nop
   1bbbe:	adc.w	r0, r0, r0
   1bbc2:	it	cs
   1bbc4:	subcs.w	r3, r3, r1, lsl #18
   1bbc8:	cmp.w	r3, r1, lsl #17
   1bbcc:	nop
   1bbce:	adc.w	r0, r0, r0
   1bbd2:	it	cs
   1bbd4:	subcs.w	r3, r3, r1, lsl #17
   1bbd8:	cmp.w	r3, r1, lsl #16
   1bbdc:	nop
   1bbde:	adc.w	r0, r0, r0
   1bbe2:	it	cs
   1bbe4:	subcs.w	r3, r3, r1, lsl #16
   1bbe8:	cmp.w	r3, r1, lsl #15
   1bbec:	nop
   1bbee:	adc.w	r0, r0, r0
   1bbf2:	it	cs
   1bbf4:	subcs.w	r3, r3, r1, lsl #15
   1bbf8:	cmp.w	r3, r1, lsl #14
   1bbfc:	nop
   1bbfe:	adc.w	r0, r0, r0
   1bc02:	it	cs
   1bc04:	subcs.w	r3, r3, r1, lsl #14
   1bc08:	cmp.w	r3, r1, lsl #13
   1bc0c:	nop
   1bc0e:	adc.w	r0, r0, r0
   1bc12:	it	cs
   1bc14:	subcs.w	r3, r3, r1, lsl #13
   1bc18:	cmp.w	r3, r1, lsl #12
   1bc1c:	nop
   1bc1e:	adc.w	r0, r0, r0
   1bc22:	it	cs
   1bc24:	subcs.w	r3, r3, r1, lsl #12
   1bc28:	cmp.w	r3, r1, lsl #11
   1bc2c:	nop
   1bc2e:	adc.w	r0, r0, r0
   1bc32:	it	cs
   1bc34:	subcs.w	r3, r3, r1, lsl #11
   1bc38:	cmp.w	r3, r1, lsl #10
   1bc3c:	nop
   1bc3e:	adc.w	r0, r0, r0
   1bc42:	it	cs
   1bc44:	subcs.w	r3, r3, r1, lsl #10
   1bc48:	cmp.w	r3, r1, lsl #9
   1bc4c:	nop
   1bc4e:	adc.w	r0, r0, r0
   1bc52:	it	cs
   1bc54:	subcs.w	r3, r3, r1, lsl #9
   1bc58:	cmp.w	r3, r1, lsl #8
   1bc5c:	nop
   1bc5e:	adc.w	r0, r0, r0
   1bc62:	it	cs
   1bc64:	subcs.w	r3, r3, r1, lsl #8
   1bc68:	cmp.w	r3, r1, lsl #7
   1bc6c:	nop
   1bc6e:	adc.w	r0, r0, r0
   1bc72:	it	cs
   1bc74:	subcs.w	r3, r3, r1, lsl #7
   1bc78:	cmp.w	r3, r1, lsl #6
   1bc7c:	nop
   1bc7e:	adc.w	r0, r0, r0
   1bc82:	it	cs
   1bc84:	subcs.w	r3, r3, r1, lsl #6
   1bc88:	cmp.w	r3, r1, lsl #5
   1bc8c:	nop
   1bc8e:	adc.w	r0, r0, r0
   1bc92:	it	cs
   1bc94:	subcs.w	r3, r3, r1, lsl #5
   1bc98:	cmp.w	r3, r1, lsl #4
   1bc9c:	nop
   1bc9e:	adc.w	r0, r0, r0
   1bca2:	it	cs
   1bca4:	subcs.w	r3, r3, r1, lsl #4
   1bca8:	cmp.w	r3, r1, lsl #3
   1bcac:	nop
   1bcae:	adc.w	r0, r0, r0
   1bcb2:	it	cs
   1bcb4:	subcs.w	r3, r3, r1, lsl #3
   1bcb8:	cmp.w	r3, r1, lsl #2
   1bcbc:	nop
   1bcbe:	adc.w	r0, r0, r0
   1bcc2:	it	cs
   1bcc4:	subcs.w	r3, r3, r1, lsl #2
   1bcc8:	cmp.w	r3, r1, lsl #1
   1bccc:	nop
   1bcce:	adc.w	r0, r0, r0
   1bcd2:	it	cs
   1bcd4:	subcs.w	r3, r3, r1, lsl #1
   1bcd8:	cmp.w	r3, r1
   1bcdc:	nop
   1bcde:	adc.w	r0, r0, r0
   1bce2:	it	cs
   1bce4:	subcs.w	r3, r3, r1
   1bce8:	cmp.w	ip, #0
   1bcec:	it	mi
   1bcee:	negmi	r0, r0
   1bcf0:	bx	lr
   1bcf2:	teq	ip, r0
   1bcf6:	it	mi
   1bcf8:	negmi	r0, r0
   1bcfa:	bx	lr
   1bcfc:	it	cc
   1bcfe:	movcc	r0, #0
   1bd00:	itt	eq
   1bd02:	moveq.w	r0, ip, asr #31
   1bd06:	orreq.w	r0, r0, #1
   1bd0a:	bx	lr
   1bd0c:	clz	r2, r1
   1bd10:	rsb	r2, r2, #31
   1bd14:	cmp.w	ip, #0
   1bd18:	lsr.w	r0, r3, r2
   1bd1c:	it	mi
   1bd1e:	negmi	r0, r0
   1bd20:	bx	lr
   1bd22:	cmp	r0, #0
   1bd24:	it	gt
   1bd26:	mvngt.w	r0, #2147483648	; 0x80000000
   1bd2a:	it	lt
   1bd2c:	movlt.w	r0, #2147483648	; 0x80000000
   1bd30:	b.w	1be20 <renameat2@@Base+0x24f8>
   1bd34:	cmp	r1, #0
   1bd36:	beq.n	1bd22 <renameat2@@Base+0x23fa>
   1bd38:	stmdb	sp!, {r0, r1, lr}
   1bd3c:	bl	1baa6 <renameat2@@Base+0x217e>
   1bd40:	ldmia.w	sp!, {r1, r2, lr}
   1bd44:	mul.w	r3, r2, r0
   1bd48:	sub.w	r1, r1, r3
   1bd4c:	bx	lr
   1bd4e:	nop
   1bd50:	cbnz	r3, 1bd72 <renameat2@@Base+0x244a>
   1bd52:	cbnz	r2, 1bd72 <renameat2@@Base+0x244a>
   1bd54:	cmp	r1, #0
   1bd56:	ittt	lt
   1bd58:	movlt	r0, #0
   1bd5a:	movlt.w	r1, #2147483648	; 0x80000000
   1bd5e:	blt.n	1bd6e <renameat2@@Base+0x2446>
   1bd60:	it	eq
   1bd62:	cmpeq	r0, #0
   1bd64:	itt	ne
   1bd66:	mvnne.w	r1, #2147483648	; 0x80000000
   1bd6a:	movne.w	r0, #4294967295	; 0xffffffff
   1bd6e:	b.w	1be20 <renameat2@@Base+0x24f8>
   1bd72:	sub.w	ip, sp, #8
   1bd76:	strd	ip, lr, [sp, #-16]!
   1bd7a:	cmp	r1, #0
   1bd7c:	blt.n	1bd92 <renameat2@@Base+0x246a>
   1bd7e:	cmp	r3, #0
   1bd80:	blt.n	1bdb8 <renameat2@@Base+0x2490>
   1bd82:	bl	1be2c <renameat2@@Base+0x2504>
   1bd86:	ldr.w	lr, [sp, #4]
   1bd8a:	ldrd	r2, r3, [sp, #8]
   1bd8e:	add	sp, #16
   1bd90:	bx	lr
   1bd92:	negs	r0, r0
   1bd94:	sbc.w	r1, r1, r1, lsl #1
   1bd98:	cmp	r3, #0
   1bd9a:	blt.n	1bdd4 <renameat2@@Base+0x24ac>
   1bd9c:	bl	1be2c <renameat2@@Base+0x2504>
   1bda0:	ldr.w	lr, [sp, #4]
   1bda4:	ldrd	r2, r3, [sp, #8]
   1bda8:	add	sp, #16
   1bdaa:	negs	r0, r0
   1bdac:	sbc.w	r1, r1, r1, lsl #1
   1bdb0:	negs	r2, r2
   1bdb2:	sbc.w	r3, r3, r3, lsl #1
   1bdb6:	bx	lr
   1bdb8:	negs	r2, r2
   1bdba:	sbc.w	r3, r3, r3, lsl #1
   1bdbe:	bl	1be2c <renameat2@@Base+0x2504>
   1bdc2:	ldr.w	lr, [sp, #4]
   1bdc6:	ldrd	r2, r3, [sp, #8]
   1bdca:	add	sp, #16
   1bdcc:	negs	r0, r0
   1bdce:	sbc.w	r1, r1, r1, lsl #1
   1bdd2:	bx	lr
   1bdd4:	negs	r2, r2
   1bdd6:	sbc.w	r3, r3, r3, lsl #1
   1bdda:	bl	1be2c <renameat2@@Base+0x2504>
   1bdde:	ldr.w	lr, [sp, #4]
   1bde2:	ldrd	r2, r3, [sp, #8]
   1bde6:	add	sp, #16
   1bde8:	negs	r2, r2
   1bdea:	sbc.w	r3, r3, r3, lsl #1
   1bdee:	bx	lr
   1bdf0:	cbnz	r3, 1be08 <renameat2@@Base+0x24e0>
   1bdf2:	cbnz	r2, 1be08 <renameat2@@Base+0x24e0>
   1bdf4:	cmp	r1, #0
   1bdf6:	it	eq
   1bdf8:	cmpeq	r0, #0
   1bdfa:	itt	ne
   1bdfc:	movne.w	r1, #4294967295	; 0xffffffff
   1be00:	movne.w	r0, #4294967295	; 0xffffffff
   1be04:	b.w	1be20 <renameat2@@Base+0x24f8>
   1be08:	sub.w	ip, sp, #8
   1be0c:	strd	ip, lr, [sp, #-16]!
   1be10:	bl	1be2c <renameat2@@Base+0x2504>
   1be14:	ldr.w	lr, [sp, #4]
   1be18:	ldrd	r2, r3, [sp, #8]
   1be1c:	add	sp, #16
   1be1e:	bx	lr
   1be20:	push	{r1, lr}
   1be22:	mov.w	r0, #8
   1be26:	blx	2a50 <raise@plt>
   1be2a:	pop	{r1, pc}
   1be2c:	cmp	r1, r3
   1be2e:	it	eq
   1be30:	cmpeq	r0, r2
   1be32:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1be36:	mov	r4, r0
   1be38:	it	cc
   1be3a:	movcc	r0, #0
   1be3c:	mov	r5, r1
   1be3e:	ldr.w	ip, [sp, #36]	; 0x24
   1be42:	it	cc
   1be44:	movcc	r1, r0
   1be46:	bcc.n	1bf20 <renameat2@@Base+0x25f8>
   1be48:	mov	r8, r2
   1be4a:	mov	r9, r3
   1be4c:	clz	r2, r3
   1be50:	cmp	r3, #0
   1be52:	beq.n	1bf36 <renameat2@@Base+0x260e>
   1be54:	clz	r3, r5
   1be58:	cmp	r5, #0
   1be5a:	beq.n	1bf2e <renameat2@@Base+0x2606>
   1be5c:	subs	r2, r2, r3
   1be5e:	sub.w	lr, r2, #32
   1be62:	lsl.w	fp, r9, r2
   1be66:	lsl.w	r3, r8, lr
   1be6a:	rsb	r7, r2, #32
   1be6e:	orr.w	fp, fp, r3
   1be72:	lsr.w	r3, r8, r7
   1be76:	orr.w	fp, fp, r3
   1be7a:	lsl.w	sl, r8, r2
   1be7e:	cmp	r5, fp
   1be80:	it	eq
   1be82:	cmpeq	r4, sl
   1be84:	itt	cc
   1be86:	movcc	r0, #0
   1be88:	movcc	r1, r0
   1be8a:	bcc.n	1bea2 <renameat2@@Base+0x257a>
   1be8c:	movs	r0, #1
   1be8e:	subs.w	r4, r4, sl
   1be92:	lsl.w	r1, r0, lr
   1be96:	lsr.w	r3, r0, r7
   1be9a:	sbc.w	r5, r5, fp
   1be9e:	orrs	r1, r3
   1bea0:	lsls	r0, r2
   1bea2:	cmp	r2, #0
   1bea4:	beq.n	1bf20 <renameat2@@Base+0x25f8>
   1bea6:	mov.w	r8, sl, lsr #1
   1beaa:	mov.w	r9, fp, lsr #1
   1beae:	orr.w	r8, r8, fp, lsl #31
   1beb2:	mov	r6, r2
   1beb4:	b.n	1bece <renameat2@@Base+0x25a6>
   1beb6:	subs.w	r3, r4, r8
   1beba:	sbc.w	sl, r5, r9
   1bebe:	adds	r3, r3, r3
   1bec0:	adc.w	sl, sl, sl
   1bec4:	adds	r4, r3, #1
   1bec6:	adc.w	r5, sl, #0
   1beca:	subs	r6, #1
   1becc:	beq.n	1bede <renameat2@@Base+0x25b6>
   1bece:	cmp	r5, r9
   1bed0:	it	eq
   1bed2:	cmpeq	r4, r8
   1bed4:	bcs.n	1beb6 <renameat2@@Base+0x258e>
   1bed6:	adds	r4, r4, r4
   1bed8:	adcs	r5, r5
   1beda:	subs	r6, #1
   1bedc:	bne.n	1bece <renameat2@@Base+0x25a6>
   1bede:	lsl.w	r7, r5, r7
   1bee2:	lsr.w	r3, r4, r2
   1bee6:	orrs	r3, r7
   1bee8:	lsr.w	lr, r5, lr
   1beec:	adds	r0, r0, r4
   1beee:	lsr.w	r8, r5, r2
   1bef2:	orr.w	r4, r3, lr
   1bef6:	sub.w	r7, r2, #32
   1befa:	rsb	r6, r2, #32
   1befe:	lsl.w	r3, r8, r2
   1bf02:	lsl.w	r7, r4, r7
   1bf06:	lsl.w	r2, r4, r2
   1bf0a:	orr.w	r3, r3, r7
   1bf0e:	lsr.w	r6, r4, r6
   1bf12:	adc.w	r1, r5, r1
   1bf16:	orrs	r3, r6
   1bf18:	subs	r0, r0, r2
   1bf1a:	mov	r5, r8
   1bf1c:	sbc.w	r1, r1, r3
   1bf20:	cmp.w	ip, #0
   1bf24:	beq.n	1bf2a <renameat2@@Base+0x2602>
   1bf26:	strd	r4, r5, [ip]
   1bf2a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf2e:	clz	r3, r4
   1bf32:	adds	r3, #32
   1bf34:	b.n	1be5c <renameat2@@Base+0x2534>
   1bf36:	clz	r2, r8
   1bf3a:	clz	r3, r5
   1bf3e:	adds	r2, #32
   1bf40:	cmp	r5, #0
   1bf42:	bne.n	1be5c <renameat2@@Base+0x2534>
   1bf44:	b.n	1bf2e <renameat2@@Base+0x2606>
   1bf46:	nop
   1bf48:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1bf4c:	mov	r7, r0
   1bf4e:	ldr	r6, [pc, #48]	; (1bf80 <renameat2@@Base+0x2658>)
   1bf50:	mov	r8, r1
   1bf52:	ldr	r5, [pc, #48]	; (1bf84 <renameat2@@Base+0x265c>)
   1bf54:	mov	r9, r2
   1bf56:	add	r6, pc
   1bf58:	blx	2a18 <fdopen@plt-0x20>
   1bf5c:	add	r5, pc
   1bf5e:	subs	r6, r6, r5
   1bf60:	asrs	r6, r6, #2
   1bf62:	beq.n	1bf7a <renameat2@@Base+0x2652>
   1bf64:	subs	r5, #4
   1bf66:	movs	r4, #0
   1bf68:	adds	r4, #1
   1bf6a:	ldr.w	r3, [r5, #4]!
   1bf6e:	mov	r2, r9
   1bf70:	mov	r1, r8
   1bf72:	mov	r0, r7
   1bf74:	blx	r3
   1bf76:	cmp	r6, r4
   1bf78:	bne.n	1bf68 <renameat2@@Base+0x2640>
   1bf7a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1bf7e:	nop
   1bf80:	str	r6, [r5, r5]
   1bf82:	movs	r1, r0
   1bf84:	str	r4, [r4, r5]
   1bf86:	movs	r1, r0
   1bf88:	bx	lr
   1bf8a:	nop
   1bf8c:	movs	r0, r0
   1bf8e:	movs	r0, r0
   1bf90:	b.w	18222 <__assert_fail@plt+0x151ba>

Disassembly of section .fini:

0001bf94 <.fini>:
   1bf94:	push	{r3, lr}
   1bf98:	pop	{r3, pc}
