





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><span>Up</span></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <ul>
                <li><a href="index.html">Instruction set</a></li>
                <li><a href="x86-175915.html">Registers</a></li>
                <li><a href="x86-190707.html">Protection, privilege</a></li>
                <li><a href="x86-224627.html">Exceptions</a></li>
                <li><a href="x86-225699.html">Addressing modes</a></li>
                <li><a href="x86-229455.html">Opcodes</a></li>
                
              </ul>
              <li>FPU</li>
              <ul>
                <li><a href="x86-245307.html">Instruction set</a></li>
                <li><a href="x86-307843.html">Registers, data types</a></li>
                
              </ul>
              <li>MMX</li>
              <ul>
                <li><a href="x86-318646.html">Instruction set</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><a class="line" href="x86-5776.html"> AAA                     ASCII Adjust after Addition</a><br /><a class="line" href="x86-7032.html"> AAD                     ASCII Adjust before Division</a><br /><a class="line" href="x86-7638.html"> AAM                     ASCII Adjust after Multiply</a><br /><a class="line" href="x86-8296.html"> AAS                     ASCII Adjust after Subtraction</a><br /><a class="line" href="x86-9251.html"> ADC                     Add with Carry</a><br /><a class="line" href="x86-10496.html"> ADD                     Add</a><br /><a class="line" href="x86-11621.html"> AND                     AND operation</a><br /><a class="line" href="x86-12925.html"> ARPL                    Adjust RPL Field of Selector            <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-14257.html"> BOUND                   Check Array Index against Bounds                186+</a><br /><a class="line" href="x86-15831.html"> BSF                     Bit Scan Forward                                386+</a><br /><a class="line" href="x86-16888.html"> BSR                     Bit Scan Reverse                                386+</a><br /><a class="line" href="x86-17865.html"> BSWAP                   Byte Swap                                       486+</a><br /><a class="line" href="x86-18442.html"> BT                      Bit Test                                        386+</a><br /><a class="line" href="x86-19134.html"> BTC                     Bit Test and Complement                         386+</a><br /><a class="line" href="x86-19866.html"> BTR                     Bit Test and Reset                              386+</a><br /><a class="line" href="x86-20581.html"> BTS                     Bit Test and Set                                386+</a><br /><a class="line" href="x86-21292.html"> CALL                    Call Procedure</a><br /><a class="line" href="x86-24749.html"> CBW                     Convert Byte to Word</a><br /><a class="line" href="x86-25294.html"> CDQ                     Convert Double to Quad                          386+</a><br /><a class="line" href="x86-25891.html"> CLC                     Clear Carry Flag</a><br /><a class="line" href="x86-26242.html"> CLD                     Clear Direction Flag</a><br /><a class="line" href="x86-26807.html"> CLI                     Clear Interrupt-Enable Flag             <span class="ngb">IO</span></a><br /><a class="line" href="x86-27781.html"> CLTS                    Clear Task Switched Flag                <span class="ngb">P</span>       286+</a><br /><a class="line" href="x86-28926.html"> CMC                     Complement Carry Flag</a><br /><a class="line" href="x86-29293.html"> CMOVcc                  Conditional Move                               PPro+</a><br /><a class="line" href="x86-32436.html"> CMP                     Compare</a><br /><a class="line" href="x86-33587.html"> CMPS                    Compare Strings</a><br /><a class="line" href="x86-36087.html"> CMPXCHG                 Compare and Exchange                            486+</a><br /><a class="line" href="x86-37561.html"> CMPXCHG8B               Compare and Exchange 8 Bytes                   Pent+</a><br /><a class="line" href="x86-38316.html"> CPUID                   Identify CPU                                   Pent+</a><br /><a class="line" href="x86-42192.html"> CWD                     Convert Word to Doubleword</a><br /><a class="line" href="x86-42758.html"> CWDE                    Convert Word to Double Extended                 386+</a><br /><a class="line" href="x86-43284.html"> DAA                     Decimal Adjust after Addition</a><br /><a class="line" href="x86-43983.html"> DAS                     Decimal Adjust after Subtraction</a><br /><a class="line" href="x86-44687.html"> DEC                     Decrement by 1</a><br /><a class="line" href="x86-45301.html"> DIV                     Division, Unsigned</a><br /><a class="line" href="x86-46760.html"> ENTER                   Make Procedure Stack Frame                      186+</a><br /><a class="line" href="x86-49654.html"> ESC                     Escape</a><br /><a class="line" href="x86-50609.html"> HLT                     Halt the Processor                      <span class="ngb">P</span></a><br /><a class="line" href="x86-51378.html"> IDIV                    Division, Signed</a><br /><a class="line" href="x86-52849.html"> IMUL                    Multiplication, Signed</a><br /><a class="line" href="x86-55994.html"> IN                      Input from Port                         <span class="ngb">IOpm</span></a><br /><a class="line" href="x86-57138.html"> INC                     Increment by 1</a><br /><a class="line" href="x86-57745.html"> INS                     Input String From Port                  <span class="ngb">IOpm</span>    186+</a><br /><a class="line" href="x86-59870.html"> INT                     Interrupt                               <span class="ngb">IOv86</span></a><br /><a class="line" href="x86-61664.html"> INTO                    Interrupt on Overflow                   <span class="ngb">IOv86</span></a><br /><a class="line" href="x86-62423.html"> INVD                    Invalidate Internal Caches              <span class="ngb">P</span>       486+</a><br /><a class="line" href="x86-63875.html"> INVLPG                  Invalidate TLB Entry                    <span class="ngb">P</span>       486+</a><br /><a class="line" href="x86-64904.html"> IRET                    Interrupt Return                        <span class="ngb">IOv86</span></a><br /><a class="line" href="x86-66690.html"> Jcc                     Jump on condition</a><br /><a class="line" href="x86-69579.html"> JCXZ / JECXZ            Jump if Register CX is Zero</a><br /><a class="line" href="x86-70355.html"> JMP                     Jump Unconditionally</a><br /><a class="line" href="x86-72399.html"> LAHF                    Load Register AH from Flags</a><br /><a class="line" href="x86-72960.html"> LAR                     Load Access Rights                      <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-74971.html"> LDS                     Load Pointer Using DS</a><br /><a class="line" href="x86-76751.html"> LEA                     Load Effective Address</a><br /><a class="line" href="x86-78742.html"> LEAVE                   High Level Procedure Exit                       186+</a><br /><a class="line" href="x86-79599.html"> LES                     Load Pointer Using ES</a><br /><a class="line" href="x86-79656.html"> LFS                     Load Pointer Using FS                           386+</a><br /><a class="line" href="x86-79713.html"> LGDT                    Load Global Descriptor Table            <span class="ngb">P</span>       286+</a><br /><a class="line" href="x86-81786.html"> LGS                     Load Pointer Using GS                           386+</a><br /><a class="line" href="x86-81843.html"> LIDT                    Load Interrupt Descriptor Table         <span class="ngb">P</span>       286+</a><br /><a class="line" href="x86-81903.html"> LLDT                    Load Local Descriptor Table             <span class="ngb">P</span>       286+</a><br /><a class="line" href="x86-83106.html"> LMSW                    Load Machine Status Word                <span class="ngb">P</span>       286+</a><br /><a class="line" href="x86-84253.html"> LOCK                    Lock the Bus                            <span class="ngb">IOv86</span></a><br /><a class="line" href="x86-85987.html"> LODS                    Load String</a><br /><a class="line" href="x86-87899.html"> LOOP                    Loop on Count</a><br /><a class="line" href="x86-89671.html"> LSL                     Load Segment Limit                      <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-91332.html"> LSS                     Load Pointer Using SS                           386+</a><br /><a class="line" href="x86-91389.html"> LTR                     Load Task Register                      <span class="ngb">P</span>       286+</a><br /><a class="line" href="x86-92014.html"> MOV                     Move Data</a><br /><a class="line" href="x86-95607.html"> MOVS                    Move String</a><br /><a class="line" href="x86-98155.html"> MOVSX                   Move With Sign-Extend                           386+</a><br /><a class="line" href="x86-98713.html"> MOVZX                   Move With Zero-Extend                           386+</a><br /><a class="line" href="x86-99341.html"> MUL                     Multiplication, Unsigned</a><br /><a class="line" href="x86-100364.html"> NEG                     Negate</a><br /><a class="line" href="x86-101366.html"> NOP                     No Operation</a><br /><a class="line" href="x86-101863.html"> NOT                     NOT operation</a><br /><a class="line" href="x86-102430.html"> OR                      OR operation</a><br /><a class="line" href="x86-103734.html"> OUT                     Output to Port                          <span class="ngb">IOpm</span></a><br /><a class="line" href="x86-105098.html"> OUTS                    Output String to Port                   <span class="ngb">IOpm</span>    186+</a><br /><a class="line" href="x86-107226.html"> POP                     Pop Operand from Stack</a><br /><a class="line" href="x86-109182.html"> POPA                    Pop All General Registers                       186+</a><br /><a class="line" href="x86-110035.html"> POPF                    Pop Flags from Stack                    <span class="ngb">IOv86</span></a><br /><a class="line" href="x86-111661.html"> PUSH                    Push Operand on Stack</a><br /><a class="line" href="x86-113238.html"> PUSHA                   Push All General Registers                      186+</a><br /><a class="line" href="x86-114130.html"> PUSHF                   Push Flags on Stack                     <span class="ngb">IOv86</span></a><br /><a class="line" href="x86-115209.html"> RCL                     Rotate through Carry Left</a><br /><a class="line" href="x86-117148.html"> RCR                     Rotate through Carry Right</a><br /><a class="line" href="x86-119088.html"> RDMSR                   Read from Model-Specific Register       <span class="ngb">r</span>      Pent+</a><br /><a class="line" href="x86-120941.html"> RDPMC                   Read Performance-Monitoring Counters    <span class="ngb">r</span>      PPro+</a><br /><a class="line" href="x86-123791.html"> RDTSC                   Read Time-Stamp Counter                 <span class="ngb">r</span>      Pent+</a><br /><a class="line" href="x86-125491.html"> REP / REPNE             Repeat String Instruction</a><br /><a class="line" href="x86-127835.html"> RET                     Return from Procedure</a><br /><a class="line" href="x86-130438.html"> RETF                    Return Far</a><br /><a class="line" href="x86-130496.html"> RETN                    Return Near</a><br /><a class="line" href="x86-130554.html"> ROL                     Rotate Left</a><br /><a class="line" href="x86-132399.html"> ROR                     Rotate Right</a><br /><a class="line" href="x86-134255.html"> RSM                     Resume from System Management Mode      <span class="ngb">r</span>      Pent+</a><br /><a class="line" href="x86-135900.html"> SAHF                    Store Register AH into Flags</a><br /><a class="line" href="x86-136567.html"> SAL                     Shift Arithmetic Left</a><br /><a class="line" href="x86-136688.html"> SAR                     Shift Arithmetic Right</a><br /><a class="line" href="x86-138798.html"> SBB                     Subtract with Borrow</a><br /><a class="line" href="x86-140141.html"> SCAS                    Scan String</a><br /><a class="line" href="x86-142724.html"> SETcc                   Set Byte on Condition                           386+</a><br /><a class="line" href="x86-144694.html"> SGDT                    Store Global Descriptor Table           <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-146103.html"> SHL                     Shift Logical Left</a><br /><a class="line" href="x86-147826.html"> SHLD                    Double Precision Shift Left                     386+</a><br /><a class="line" href="x86-149277.html"> SHR                     Shift Logical Right</a><br /><a class="line" href="x86-150912.html"> SHRD                    Double Precision Shift Right                    386+</a><br /><a class="line" href="x86-152229.html"> SIDT                    Store Interrupt Descriptor Table        <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-152289.html"> SLDT                    Store Local Descriptor Table            <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-153023.html"> SMSW                    Store Machine Status Word               <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-153659.html"> STC                     Set Carry Flag</a><br /><a class="line" href="x86-154030.html"> STD                     Set Direction Flag</a><br /><a class="line" href="x86-154576.html"> STI                     Set Interrupt Enable Flag               <span class="ngb">IO</span></a><br /><a class="line" href="x86-155712.html"> STOS                    Store String</a><br /><a class="line" href="x86-157873.html"> STR                     Store Task Register                     <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-158455.html"> SUB                     Subtract</a><br /><a class="line" href="x86-159707.html"> TEST                    Test</a><br /><a class="line" href="x86-161141.html"> UD2                     Undefined Instruction                          PPro+</a><br /><a class="line" href="x86-161868.html"> VERR                    Verify Read                             <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-163806.html"> VERW                    Verify Write                            <span class="ngb">p</span>       286+</a><br /><a class="line" href="x86-163864.html"> WAIT                    Wait</a><br /><a class="line" href="x86-164479.html"> WBINVD                  Write-Back and Invalidate Cache         <span class="ngb">P</span>       486+</a><br /><a class="line" href="x86-166292.html"> WRMSR                   Write to Model Specific Register        <span class="ngb">r</span>      Pent+</a><br /><a class="line" href="x86-168485.html"> XADD                    Exchange and Add                                486+</a><br /><a class="line" href="x86-169147.html"> XCHG                    Exchange Registers</a><br /><a class="line" href="x86-170145.html"> XLAT                    Translate</a><br /><a class="line" href="x86-171402.html"> XOR                     XOR operation</a><br /><a class="line" href="x86-172824.html"> Abbreviations and legends</a><br /></pre>
  
  

      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

