#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Dec  6 01:10:46 2025
# Process ID         : 35760
# Current directory  : A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.runs/synth_1
# Command line       : vivado.exe -log top_lcd_touch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_lcd_touch.tcl
# Log file           : A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.runs/synth_1/top_lcd_touch.vds
# Journal file       : A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.runs/synth_1\vivado.jou
# Running On         : Fahu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 19327 MB
# Total Virtual      : 36218 MB
# Available Virtual  : 8204 MB
#-----------------------------------------------------------
source top_lcd_touch.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 658.324 ; gain = 205.129
Command: synth_design -top top_lcd_touch -part xc7a50tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1353.516 ; gain = 494.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lcd_touch' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/top_lcd_touch.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.runs/synth_1/.Xil/Vivado-35760-Fahu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.runs/synth_1/.Xil/Vivado-35760-Fahu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'touch_top' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/touch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri_m' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/i2c_dri_m.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 250000 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/i2c_dri_m.v:228]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri_m' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/i2c_dri_m.v:23]
INFO: [Synth 8-6157] synthesizing module 'touch_dri' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/touch_dri.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'touch_dri' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/touch_dri.v:23]
INFO: [Synth 8-6155] done synthesizing module 'touch_top' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/touch/touch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_rgb_char.v:29]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_display.v:29]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_display.v:29]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_driver.v:23]
WARNING: [Synth 8-7071] port 'h_disp' of module 'lcd_driver' is unconnected for instance 'u_lcd_driver' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_rgb_char.v:86]
WARNING: [Synth 8-7071] port 'v_disp' of module 'lcd_driver' is unconnected for instance 'u_lcd_driver' [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_rgb_char.v:86]
WARNING: [Synth 8-7023] instance 'u_lcd_driver' of module 'lcd_driver' has 14 connections declared, but only 12 given [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_rgb_char.v:86]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/lcd/lcd_rgb_char.v:29]
INFO: [Synth 8-6155] done synthesizing module 'top_lcd_touch' (0#1) [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/sources_1/new/top_lcd_touch.v:23]
WARNING: [Synth 8-3917] design top_lcd_touch has port lcd_rst_n driven by constant 1
WARNING: [Synth 8-7129] Port lcd_rgb[22] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[21] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[20] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[19] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[18] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[17] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[16] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[14] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[13] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[12] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[11] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[10] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[9] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[8] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[6] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[5] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[4] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[3] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[2] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[1] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[0] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_int_in in module touch_dri is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.984 ; gain = 625.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.984 ; gain = 625.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.984 ; gain = 625.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1483.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]
Finished Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.srcs/constrs_1/new/top_lcd_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_lcd_touch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_lcd_touch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1587.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1587.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1587.789 ; gain = 729.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1587.789 ; gain = 729.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1587.789 ; gain = 729.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_dri_m'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'touch_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
               st_sladdr |                         00000010 |                         00000010
               st_addr16 |                         00000100 |                         00000100
                st_addr8 |                         00001000 |                         00001000
              st_data_wr |                         00010000 |                         00010000
              st_addr_rd |                         00100000 |                         00100000
              st_data_rd |                         01000000 |                         01000000
                 st_stop |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
                 st_init |                          0000010 |                          0000010
               st_get_id |                          0000100 |                          0000100
              st_cfg_reg |                          0001000 |                          0001000
          st_check_touch |                          0010000 |                          0010000
            st_get_coord |                          0100000 |                          0100000
         st_coord_handle |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'touch_dri'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.789 ; gain = 729.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 7     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 9     
	   3 Input   24 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 9     
	   8 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   6 Input   15 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 22    
	   9 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   6 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 6     
	 512 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 58    
	  29 Input    1 Bit        Muxes := 9     
	  22 Input    1 Bit        Muxes := 6     
	  31 Input    1 Bit        Muxes := 7     
	  33 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_lcd_touch has port lcd_rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 1924.855 ; gain = 1066.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+---------------------------------+---------------+----------------+
|Module Name   | RTL Object                      | Depth x Width | Implemented As | 
+--------------+---------------------------------+---------------+----------------+
|i2c_dri_m     | sda_out                         | 64x1          | LUT            | 
|i2c_dri_m     | scl                             | 64x1          | LUT            | 
|i2c_dri_m     | scl                             | 64x1          | LUT            | 
|top_lcd_touch | u_touch_top/u_i2c_dri_m/sda_out | 64x1          | LUT            | 
|top_lcd_touch | u_touch_top/u_i2c_dri_m/scl     | 64x1          | LUT            | 
|top_lcd_touch | u_touch_top/u_i2c_dri_m/scl     | 64x1          | LUT            | 
+--------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:41 . Memory (MB): peak = 1924.855 ; gain = 1066.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:22 ; elapsed = 00:05:38 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:25 ; elapsed = 00:05:42 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:31 ; elapsed = 00:05:47 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:31 ; elapsed = 00:05:47 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    82|
|4     |LUT1    |    24|
|5     |LUT2    |   258|
|6     |LUT3    |   221|
|7     |LUT4    |   271|
|8     |LUT5    |   427|
|9     |LUT6    |  1135|
|10    |FDCE    |   239|
|11    |FDPE    |     6|
|12    |IBUF    |     1|
|13    |IOBUF   |     4|
|14    |OBUF    |     8|
|15    |OBUFT   |    22|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 2434.043 ; gain = 1575.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:18 ; elapsed = 00:05:44 . Memory (MB): peak = 2434.043 ; gain = 1471.582
Synthesis Optimization Complete : Time (s): cpu = 00:05:31 ; elapsed = 00:05:48 . Memory (MB): peak = 2434.043 ; gain = 1575.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2434.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2434.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Synth Design complete | Checksum: 3ea01b87
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:37 ; elapsed = 00:05:56 . Memory (MB): peak = 2434.043 ; gain = 1762.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2434.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/example/19_top_lcd_touch/top_lcd_touch.runs/synth_1/top_lcd_touch.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_lcd_touch_utilization_synth.rpt -pb top_lcd_touch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  6 01:16:58 2025...
