#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001b188a42d50 .scope module, "alu_tb" "alu_tb" 2 8;
 .timescale -9 -10;
v000001b188abcf20_0 .var "DATA1", 31 0;
v000001b188abb120_0 .var "DATA2", 31 0;
v000001b188abb260_0 .net "RESULT", 31 0, v000001b188a31c20_0;  1 drivers
v000001b188abc660_0 .var "SELECT", 4 0;
v000001b188abc8e0_0 .var "clk", 0 0;
S_000001b188a42ee0 .scope module, "uut" "alu" 2 18, 3 9 0, S_000001b188a42d50;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_000001b188a4a3d0/d .functor BUFZ 32, v000001b188abcf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b188a4a3d0 .delay 32 (10,10,10) L_000001b188a4a3d0/d;
L_000001b188a4a440/d .functor XOR 32, v000001b188abcf20_0, v000001b188abb120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b188a4a440 .delay 32 (10,10,10) L_000001b188a4a440/d;
L_000001b188a4a7c0/d .functor OR 32, v000001b188abcf20_0, v000001b188abb120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b188a4a7c0 .delay 32 (10,10,10) L_000001b188a4a7c0/d;
L_000001b188a4a910/d .functor AND 32, v000001b188abcf20_0, v000001b188abb120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b188a4a910 .delay 32 (10,10,10) L_000001b188a4a910/d;
v000001b188a314a0_0 .net "DATA1", 31 0, v000001b188abcf20_0;  1 drivers
v000001b188a31540_0 .net "DATA2", 31 0, v000001b188abb120_0;  1 drivers
v000001b188a31c20_0 .var "RESULT", 31 0;
v000001b188a31a40_0 .net "SELECT", 4 0, v000001b188abc660_0;  1 drivers
L_000001b188b500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b188a31d60_0 .net/2u *"_ivl_10", 31 0, L_000001b188b500d0;  1 drivers
v000001b188a31e00_0 .net *"_ivl_14", 0 0, L_000001b188abb440;  1 drivers
L_000001b188b50118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b188a315e0_0 .net/2u *"_ivl_16", 31 0, L_000001b188b50118;  1 drivers
L_000001b188b50160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b188a31b80_0 .net/2u *"_ivl_18", 31 0, L_000001b188b50160;  1 drivers
v000001b188a31860_0 .net/s *"_ivl_36", 63 0, L_000001b188abbbc0;  1 drivers
v000001b188a31680_0 .net/s *"_ivl_38", 63 0, L_000001b188abbe40;  1 drivers
v000001b188a317c0_0 .net *"_ivl_42", 63 0, L_000001b188abbf80;  1 drivers
L_000001b188b501a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b188a319a0_0 .net *"_ivl_45", 31 0, L_000001b188b501a8;  1 drivers
v000001b188a31ea0_0 .net *"_ivl_46", 63 0, L_000001b188abc160;  1 drivers
L_000001b188b501f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b188a31ae0_0 .net *"_ivl_49", 31 0, L_000001b188b501f0;  1 drivers
v000001b188abcac0_0 .net *"_ivl_52", 63 0, L_000001b188abc2a0;  1 drivers
L_000001b188b50238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b188abcb60_0 .net *"_ivl_55", 31 0, L_000001b188b50238;  1 drivers
v000001b188abb760_0 .net *"_ivl_56", 63 0, L_000001b188acdfa0;  1 drivers
L_000001b188b50280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b188abc020_0 .net *"_ivl_59", 31 0, L_000001b188b50280;  1 drivers
v000001b188abc0c0_0 .net *"_ivl_6", 0 0, L_000001b188abbda0;  1 drivers
L_000001b188b50088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b188abcc00_0 .net/2u *"_ivl_8", 31 0, L_000001b188b50088;  1 drivers
v000001b188abb800_0 .net "addData", 31 0, L_000001b188abbd00;  1 drivers
v000001b188abbc60_0 .net "andData", 31 0, L_000001b188a4a910;  1 drivers
v000001b188abca20_0 .net "divData", 31 0, L_000001b188acd8c0;  1 drivers
v000001b188abb1c0_0 .net "divuData", 31 0, L_000001b188acd500;  1 drivers
v000001b188abc700_0 .net "forwardData", 31 0, L_000001b188a4a3d0;  1 drivers
v000001b188abc7a0_0 .net "mulData", 31 0, L_000001b188abb940;  1 drivers
v000001b188abbb20_0 .net "mulhData", 31 0, L_000001b188acd320;  1 drivers
v000001b188abcca0_0 .net "mulh_temp", 63 0, L_000001b188abbee0;  1 drivers
v000001b188abb9e0_0 .net "mulhsuData", 31 0, L_000001b188acdb40;  1 drivers
v000001b188abc980_0 .net "mulhsu_temp", 63 0, L_000001b188abc200;  1 drivers
v000001b188abc340_0 .net "mulhuData", 31 0, L_000001b188acd3c0;  1 drivers
v000001b188abb080_0 .net "mulhu_temp", 63 0, L_000001b188acd280;  1 drivers
v000001b188abc3e0_0 .net "orData", 31 0, L_000001b188a4a7c0;  1 drivers
v000001b188abcd40_0 .net "remData", 31 0, L_000001b188acd0a0;  1 drivers
v000001b188abb8a0_0 .net "remuData", 31 0, L_000001b188acd140;  1 drivers
v000001b188abb3a0_0 .net "sllData", 31 0, L_000001b188abb580;  1 drivers
v000001b188abc840_0 .net "sltData", 31 0, L_000001b188abb300;  1 drivers
v000001b188abcde0_0 .net "sltuData", 31 0, L_000001b188abb4e0;  1 drivers
v000001b188abc480_0 .net "sraData", 31 0, L_000001b188abb6c0;  1 drivers
v000001b188abba80_0 .net "srlData", 31 0, L_000001b188abb620;  1 drivers
v000001b188abce80_0 .net "subData", 31 0, L_000001b188abc5c0;  1 drivers
v000001b188abc520_0 .net "xorData", 31 0, L_000001b188a4a440;  1 drivers
E_000001b188a52a90/0 .event anyedge, v000001b188a31a40_0, v000001b188abb800_0, v000001b188abce80_0, v000001b188abb3a0_0;
E_000001b188a52a90/1 .event anyedge, v000001b188abc840_0, v000001b188abcde0_0, v000001b188abc520_0, v000001b188abba80_0;
E_000001b188a52a90/2 .event anyedge, v000001b188abc480_0, v000001b188abc3e0_0, v000001b188abbc60_0, v000001b188abc7a0_0;
E_000001b188a52a90/3 .event anyedge, v000001b188abbb20_0, v000001b188abb9e0_0, v000001b188abc340_0, v000001b188abca20_0;
E_000001b188a52a90/4 .event anyedge, v000001b188abb1c0_0, v000001b188abcd40_0, v000001b188abb8a0_0, v000001b188abc700_0;
E_000001b188a52a90 .event/or E_000001b188a52a90/0, E_000001b188a52a90/1, E_000001b188a52a90/2, E_000001b188a52a90/3, E_000001b188a52a90/4;
L_000001b188abbd00 .delay 32 (20,20,20) L_000001b188abbd00/d;
L_000001b188abbd00/d .arith/sum 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188abc5c0 .delay 32 (20,20,20) L_000001b188abc5c0/d;
L_000001b188abc5c0/d .arith/sub 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188abbda0 .cmp/gt.s 32, v000001b188abb120_0, v000001b188abcf20_0;
L_000001b188abb300 .delay 32 (10,10,10) L_000001b188abb300/d;
L_000001b188abb300/d .functor MUXZ 32, L_000001b188b500d0, L_000001b188b50088, L_000001b188abbda0, C4<>;
L_000001b188abb440 .cmp/gt 32, v000001b188abb120_0, v000001b188abcf20_0;
L_000001b188abb4e0 .delay 32 (10,10,10) L_000001b188abb4e0/d;
L_000001b188abb4e0/d .functor MUXZ 32, L_000001b188b50160, L_000001b188b50118, L_000001b188abb440, C4<>;
L_000001b188abb580 .delay 32 (10,10,10) L_000001b188abb580/d;
L_000001b188abb580/d .shift/l 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188abb620 .delay 32 (10,10,10) L_000001b188abb620/d;
L_000001b188abb620/d .shift/r 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188abb6c0 .delay 32 (10,10,10) L_000001b188abb6c0/d;
L_000001b188abb6c0/d .shift/rs 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188abb940 .delay 32 (30,30,30) L_000001b188abb940/d;
L_000001b188abb940/d .arith/mult 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188abbbc0 .extend/s 64, v000001b188abcf20_0;
L_000001b188abbe40 .extend/s 64, v000001b188abb120_0;
L_000001b188abbee0 .arith/mult 64, L_000001b188abbbc0, L_000001b188abbe40;
L_000001b188abbf80 .concat [ 32 32 0 0], v000001b188abcf20_0, L_000001b188b501a8;
L_000001b188abc160 .concat [ 32 32 0 0], v000001b188abb120_0, L_000001b188b501f0;
L_000001b188abc200 .arith/mult 64, L_000001b188abbf80, L_000001b188abc160;
L_000001b188abc2a0 .concat [ 32 32 0 0], v000001b188abcf20_0, L_000001b188b50238;
L_000001b188acdfa0 .concat [ 32 32 0 0], v000001b188abb120_0, L_000001b188b50280;
L_000001b188acd280 .arith/mult 64, L_000001b188abc2a0, L_000001b188acdfa0;
L_000001b188acd320 .delay 32 (30,30,30) L_000001b188acd320/d;
L_000001b188acd320/d .part L_000001b188abbee0, 32, 32;
L_000001b188acdb40 .delay 32 (30,30,30) L_000001b188acdb40/d;
L_000001b188acdb40/d .part L_000001b188abc200, 32, 32;
L_000001b188acd3c0 .delay 32 (30,30,30) L_000001b188acd3c0/d;
L_000001b188acd3c0/d .part L_000001b188acd280, 32, 32;
L_000001b188acd8c0 .delay 32 (30,30,30) L_000001b188acd8c0/d;
L_000001b188acd8c0/d .arith/div 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188acd500 .delay 32 (30,30,30) L_000001b188acd500/d;
L_000001b188acd500/d .arith/div 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188acd0a0 .delay 32 (30,30,30) L_000001b188acd0a0/d;
L_000001b188acd0a0/d .arith/mod 32, v000001b188abcf20_0, v000001b188abb120_0;
L_000001b188acd140 .delay 32 (30,30,30) L_000001b188acd140/d;
L_000001b188acd140/d .arith/mod 32, v000001b188abcf20_0, v000001b188abb120_0;
    .scope S_000001b188a42ee0;
T_0 ;
    %wait E_000001b188a52a90;
    %load/vec4 v000001b188a31a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.0 ;
    %load/vec4 v000001b188abb800_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.1 ;
    %load/vec4 v000001b188abce80_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.2 ;
    %load/vec4 v000001b188abb3a0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.3 ;
    %load/vec4 v000001b188abc840_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.4 ;
    %load/vec4 v000001b188abcde0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.5 ;
    %load/vec4 v000001b188abc520_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.6 ;
    %load/vec4 v000001b188abba80_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.7 ;
    %load/vec4 v000001b188abc480_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.8 ;
    %load/vec4 v000001b188abc3e0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.9 ;
    %load/vec4 v000001b188abbc60_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.10 ;
    %load/vec4 v000001b188abc7a0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.11 ;
    %load/vec4 v000001b188abbb20_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.12 ;
    %load/vec4 v000001b188abb9e0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.13 ;
    %load/vec4 v000001b188abc340_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.14 ;
    %load/vec4 v000001b188abca20_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v000001b188abb1c0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v000001b188abcd40_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v000001b188abb8a0_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v000001b188abc700_0;
    %store/vec4 v000001b188a31c20_0, 0, 32;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b188a42d50;
T_1 ;
    %delay 50, 0;
    %load/vec4 v000001b188abc8e0_0;
    %inv;
    %store/vec4 v000001b188abc8e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b188a42d50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b188abc8e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 31, 7, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 45 "$display", "FORWARD: DATA1 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 52 "$display", "ADD: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 59 "$display", "SUB: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 66 "$display", "SLL: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 73 "$display", "SLT: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 80 "$display", "SLTU: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 87 "$display", "XOR: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 94 "$display", "MUL: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 101 "$display", "DIV: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 108 "$display", "REM: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 115 "$display", "AND: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 122 "$display", "OR: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 129 "$display", "SRL: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 136 "$display", "SRA: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 2684354562, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 2952790019, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 143 "$display", "MULH: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 150 "$display", "MULHSU: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 157 "$display", "MULHU: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 164 "$display", "DIVU: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001b188abcf20_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b188abb120_0, 0, 32;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001b188abc660_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 171 "$display", "REMU: DATA1 = %h, DATA2 = %h, RESULT = %h", v000001b188abcf20_0, v000001b188abb120_0, v000001b188abb260_0 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
