$date
	Mon Nov 17 19:51:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module InstructionMemory_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 32 # expected [31:0] $end
$var integer 32 $ errors [31:0] $end
$var integer 32 % tests [31:0] $end
$scope module uut $end
$var wire 32 & address [31:0] $end
$var wire 32 ' instruction [31:0] $end
$upscope $end
$scope task check_result $end
$var reg 32 ( exp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
b0 %
b0 $
bx #
bx "
bx !
$end
#10000
b10100000000000010010011 !
b10100000000000010010011 '
b10100000000000010010011 #
b0 "
b0 &
#20000
b1 %
b10100000000000010010011 (
#21000
b101000000000000100010011 !
b101000000000000100010011 '
b101000000000000100010011 #
b100 "
b100 &
#31000
b10 %
b101000000000000100010011 (
#32000
b1000001000000110110011 !
b1000001000000110110011 '
b1000001000000110110011 #
b1000 "
b1000 &
#42000
b11 %
b1000001000000110110011 (
#43000
b1000000001000001000001000110011 !
b1000000001000001000001000110011 '
b1000000001000001000001000110011 #
b1100 "
b1100 &
#53000
b100 %
b1000000001000001000001000110011 (
#54000
b1000001001001010110011 !
b1000001001001010110011 '
b1000001001001010110011 #
b10000 "
b10000 &
#64000
b101 %
b1000001001001010110011 (
#65000
b1000001010001100110011 !
b1000001010001100110011 '
b1000001010001100110011 #
b100000 "
b100000 &
#75000
b110 %
b1000001010001100110011 (
#76000
b101000000000000100010011 !
b101000000000000100010011 '
b101000000000000100010011 #
b111 "
b111 &
#86000
b111 %
b101000000000000100010011 (
#87000
b1000001000000110110011 !
b1000001000000110110011 '
b1000001000000110110011 #
b1011 "
b1011 &
#97000
b1000 %
b1000001000000110110011 (
#98000
