// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Fri Jan 15 17:02:15 2021
// Host        : ekleer running 64-bit SUSE Linux Enterprise Server 15
// Command     : write_verilog /home/ulabidez/pc/Netlist/SHA_256/SHA_256.v
// Design      : sha256
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ADDR_BLOCK0 = "8'b00010000" *) (* ADDR_BLOCK15 = "8'b00011111" *) (* ADDR_CTRL = "8'b00001000" *) 
(* ADDR_DIGEST0 = "8'b00100000" *) (* ADDR_DIGEST7 = "8'b00100111" *) (* ADDR_NAME0 = "8'b00000000" *) 
(* ADDR_NAME1 = "8'b00000001" *) (* ADDR_STATUS = "8'b00001001" *) (* ADDR_VERSION = "8'b00000010" *) 
(* CORE_NAME0 = "1936220466" *) (* CORE_NAME1 = "758265142" *) (* CORE_VERSION = "825112624" *) 
(* CTRL_INIT_BIT = "0" *) (* CTRL_MODE_BIT = "2" *) (* CTRL_NEXT_BIT = "1" *) 
(* ECO_CHECKSUM = "65fc0858" *) (* MODE_SHA_224 = "1'b0" *) (* MODE_SHA_256 = "1'b1" *) 
(* STATUS_READY_BIT = "0" *) (* STATUS_VALID_BIT = "1" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module sha256
   (clk,
    reset_n,
    cs,
    we,
    address,
    write_data,
    read_data,
    error);
  input clk;
  input reset_n;
  input cs;
  input we;
  input [7:0]address;
  input [31:0]write_data;
  output [31:0]read_data;
  output error;

  wire \<const0> ;
  wire \<const1> ;
  wire \FSM_sequential_sha256_ctrl_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[0]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[0]_rep__1_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[0]_rep__2_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[0]_rep_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[1]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[1]_rep__1_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[1]_rep__2_i_1_n_0 ;
  wire \FSM_sequential_sha256_ctrl_reg[1]_rep_i_1_n_0 ;
  wire \H0_reg[0]_i_2_n_0 ;
  wire \H0_reg[0]_i_3_n_0 ;
  wire \H0_reg[0]_i_4_n_0 ;
  wire \H0_reg[0]_i_5_n_0 ;
  wire \H0_reg[0]_i_6_n_0 ;
  wire \H0_reg[0]_i_7_n_0 ;
  wire \H0_reg[0]_i_8_n_0 ;
  wire \H0_reg[0]_i_9_n_0 ;
  wire \H0_reg[12]_i_2_n_0 ;
  wire \H0_reg[12]_i_3_n_0 ;
  wire \H0_reg[12]_i_4_n_0 ;
  wire \H0_reg[12]_i_5_n_0 ;
  wire \H0_reg[12]_i_6_n_0 ;
  wire \H0_reg[12]_i_7_n_0 ;
  wire \H0_reg[12]_i_8_n_0 ;
  wire \H0_reg[12]_i_9_n_0 ;
  wire \H0_reg[16]_i_2_n_0 ;
  wire \H0_reg[16]_i_3_n_0 ;
  wire \H0_reg[16]_i_4_n_0 ;
  wire \H0_reg[16]_i_5_n_0 ;
  wire \H0_reg[16]_i_6_n_0 ;
  wire \H0_reg[16]_i_7_n_0 ;
  wire \H0_reg[16]_i_8_n_0 ;
  wire \H0_reg[16]_i_9_n_0 ;
  wire \H0_reg[20]_i_2_n_0 ;
  wire \H0_reg[20]_i_3_n_0 ;
  wire \H0_reg[20]_i_4_n_0 ;
  wire \H0_reg[20]_i_5_n_0 ;
  wire \H0_reg[20]_i_6_n_0 ;
  wire \H0_reg[20]_i_7_n_0 ;
  wire \H0_reg[20]_i_8_n_0 ;
  wire \H0_reg[20]_i_9_n_0 ;
  wire \H0_reg[24]_i_2_n_0 ;
  wire \H0_reg[24]_i_3_n_0 ;
  wire \H0_reg[24]_i_4_n_0 ;
  wire \H0_reg[24]_i_5_n_0 ;
  wire \H0_reg[24]_i_6_n_0 ;
  wire \H0_reg[24]_i_7_n_0 ;
  wire \H0_reg[24]_i_8_n_0 ;
  wire \H0_reg[24]_i_9_n_0 ;
  wire \H0_reg[28]_i_2_n_0 ;
  wire \H0_reg[28]_i_3_n_0 ;
  wire \H0_reg[28]_i_4_n_0 ;
  wire \H0_reg[28]_i_5_n_0 ;
  wire \H0_reg[28]_i_6_n_0 ;
  wire \H0_reg[28]_i_7_n_0 ;
  wire \H0_reg[28]_i_8_n_0 ;
  wire \H0_reg[4]_i_2_n_0 ;
  wire \H0_reg[4]_i_3_n_0 ;
  wire \H0_reg[4]_i_4_n_0 ;
  wire \H0_reg[4]_i_5_n_0 ;
  wire \H0_reg[4]_i_6_n_0 ;
  wire \H0_reg[4]_i_7_n_0 ;
  wire \H0_reg[4]_i_8_n_0 ;
  wire \H0_reg[4]_i_9_n_0 ;
  wire \H0_reg[8]_i_2_n_0 ;
  wire \H0_reg[8]_i_3_n_0 ;
  wire \H0_reg[8]_i_4_n_0 ;
  wire \H0_reg[8]_i_5_n_0 ;
  wire \H0_reg[8]_i_6_n_0 ;
  wire \H0_reg[8]_i_7_n_0 ;
  wire \H0_reg[8]_i_8_n_0 ;
  wire \H0_reg[8]_i_9_n_0 ;
  wire \H0_reg_reg[0]_i_1_n_0 ;
  wire \H0_reg_reg[0]_i_1_n_4 ;
  wire \H0_reg_reg[0]_i_1_n_5 ;
  wire \H0_reg_reg[0]_i_1_n_6 ;
  wire \H0_reg_reg[0]_i_1_n_7 ;
  wire \H0_reg_reg[12]_i_1_n_0 ;
  wire \H0_reg_reg[12]_i_1_n_4 ;
  wire \H0_reg_reg[12]_i_1_n_5 ;
  wire \H0_reg_reg[12]_i_1_n_6 ;
  wire \H0_reg_reg[12]_i_1_n_7 ;
  wire \H0_reg_reg[16]_i_1_n_0 ;
  wire \H0_reg_reg[16]_i_1_n_4 ;
  wire \H0_reg_reg[16]_i_1_n_5 ;
  wire \H0_reg_reg[16]_i_1_n_6 ;
  wire \H0_reg_reg[16]_i_1_n_7 ;
  wire \H0_reg_reg[20]_i_1_n_0 ;
  wire \H0_reg_reg[20]_i_1_n_4 ;
  wire \H0_reg_reg[20]_i_1_n_5 ;
  wire \H0_reg_reg[20]_i_1_n_6 ;
  wire \H0_reg_reg[20]_i_1_n_7 ;
  wire \H0_reg_reg[24]_i_1_n_0 ;
  wire \H0_reg_reg[24]_i_1_n_4 ;
  wire \H0_reg_reg[24]_i_1_n_5 ;
  wire \H0_reg_reg[24]_i_1_n_6 ;
  wire \H0_reg_reg[24]_i_1_n_7 ;
  wire \H0_reg_reg[28]_i_1_n_4 ;
  wire \H0_reg_reg[28]_i_1_n_5 ;
  wire \H0_reg_reg[28]_i_1_n_6 ;
  wire \H0_reg_reg[28]_i_1_n_7 ;
  wire \H0_reg_reg[4]_i_1_n_0 ;
  wire \H0_reg_reg[4]_i_1_n_4 ;
  wire \H0_reg_reg[4]_i_1_n_5 ;
  wire \H0_reg_reg[4]_i_1_n_6 ;
  wire \H0_reg_reg[4]_i_1_n_7 ;
  wire \H0_reg_reg[8]_i_1_n_0 ;
  wire \H0_reg_reg[8]_i_1_n_4 ;
  wire \H0_reg_reg[8]_i_1_n_5 ;
  wire \H0_reg_reg[8]_i_1_n_6 ;
  wire \H0_reg_reg[8]_i_1_n_7 ;
  wire \H1_reg[0]_i_2_n_0 ;
  wire \H1_reg[0]_i_3_n_0 ;
  wire \H1_reg[0]_i_4_n_0 ;
  wire \H1_reg[0]_i_5_n_0 ;
  wire \H1_reg[0]_i_6_n_0 ;
  wire \H1_reg[0]_i_7_n_0 ;
  wire \H1_reg[0]_i_8_n_0 ;
  wire \H1_reg[0]_i_9_n_0 ;
  wire \H1_reg[12]_i_2_n_0 ;
  wire \H1_reg[12]_i_3_n_0 ;
  wire \H1_reg[12]_i_4_n_0 ;
  wire \H1_reg[12]_i_5_n_0 ;
  wire \H1_reg[12]_i_6_n_0 ;
  wire \H1_reg[12]_i_7_n_0 ;
  wire \H1_reg[12]_i_8_n_0 ;
  wire \H1_reg[12]_i_9_n_0 ;
  wire \H1_reg[16]_i_2_n_0 ;
  wire \H1_reg[16]_i_3_n_0 ;
  wire \H1_reg[16]_i_4_n_0 ;
  wire \H1_reg[16]_i_5_n_0 ;
  wire \H1_reg[16]_i_6_n_0 ;
  wire \H1_reg[16]_i_7_n_0 ;
  wire \H1_reg[16]_i_8_n_0 ;
  wire \H1_reg[16]_i_9_n_0 ;
  wire \H1_reg[20]_i_2_n_0 ;
  wire \H1_reg[20]_i_3_n_0 ;
  wire \H1_reg[20]_i_4_n_0 ;
  wire \H1_reg[20]_i_5_n_0 ;
  wire \H1_reg[20]_i_6_n_0 ;
  wire \H1_reg[20]_i_7_n_0 ;
  wire \H1_reg[20]_i_8_n_0 ;
  wire \H1_reg[20]_i_9_n_0 ;
  wire \H1_reg[24]_i_2_n_0 ;
  wire \H1_reg[24]_i_3_n_0 ;
  wire \H1_reg[24]_i_4_n_0 ;
  wire \H1_reg[24]_i_5_n_0 ;
  wire \H1_reg[24]_i_6_n_0 ;
  wire \H1_reg[24]_i_7_n_0 ;
  wire \H1_reg[24]_i_8_n_0 ;
  wire \H1_reg[24]_i_9_n_0 ;
  wire \H1_reg[28]_i_2_n_0 ;
  wire \H1_reg[28]_i_3_n_0 ;
  wire \H1_reg[28]_i_4_n_0 ;
  wire \H1_reg[28]_i_5_n_0 ;
  wire \H1_reg[28]_i_6_n_0 ;
  wire \H1_reg[28]_i_7_n_0 ;
  wire \H1_reg[28]_i_8_n_0 ;
  wire \H1_reg[4]_i_2_n_0 ;
  wire \H1_reg[4]_i_3_n_0 ;
  wire \H1_reg[4]_i_4_n_0 ;
  wire \H1_reg[4]_i_5_n_0 ;
  wire \H1_reg[4]_i_6_n_0 ;
  wire \H1_reg[4]_i_7_n_0 ;
  wire \H1_reg[4]_i_8_n_0 ;
  wire \H1_reg[4]_i_9_n_0 ;
  wire \H1_reg[8]_i_2_n_0 ;
  wire \H1_reg[8]_i_3_n_0 ;
  wire \H1_reg[8]_i_4_n_0 ;
  wire \H1_reg[8]_i_5_n_0 ;
  wire \H1_reg[8]_i_6_n_0 ;
  wire \H1_reg[8]_i_7_n_0 ;
  wire \H1_reg[8]_i_8_n_0 ;
  wire \H1_reg[8]_i_9_n_0 ;
  wire \H1_reg_reg[0]_i_1_n_0 ;
  wire \H1_reg_reg[0]_i_1_n_4 ;
  wire \H1_reg_reg[0]_i_1_n_5 ;
  wire \H1_reg_reg[0]_i_1_n_6 ;
  wire \H1_reg_reg[0]_i_1_n_7 ;
  wire \H1_reg_reg[12]_i_1_n_0 ;
  wire \H1_reg_reg[12]_i_1_n_4 ;
  wire \H1_reg_reg[12]_i_1_n_5 ;
  wire \H1_reg_reg[12]_i_1_n_6 ;
  wire \H1_reg_reg[12]_i_1_n_7 ;
  wire \H1_reg_reg[16]_i_1_n_0 ;
  wire \H1_reg_reg[16]_i_1_n_4 ;
  wire \H1_reg_reg[16]_i_1_n_5 ;
  wire \H1_reg_reg[16]_i_1_n_6 ;
  wire \H1_reg_reg[16]_i_1_n_7 ;
  wire \H1_reg_reg[20]_i_1_n_0 ;
  wire \H1_reg_reg[20]_i_1_n_4 ;
  wire \H1_reg_reg[20]_i_1_n_5 ;
  wire \H1_reg_reg[20]_i_1_n_6 ;
  wire \H1_reg_reg[20]_i_1_n_7 ;
  wire \H1_reg_reg[24]_i_1_n_0 ;
  wire \H1_reg_reg[24]_i_1_n_4 ;
  wire \H1_reg_reg[24]_i_1_n_5 ;
  wire \H1_reg_reg[24]_i_1_n_6 ;
  wire \H1_reg_reg[24]_i_1_n_7 ;
  wire \H1_reg_reg[28]_i_1_n_4 ;
  wire \H1_reg_reg[28]_i_1_n_5 ;
  wire \H1_reg_reg[28]_i_1_n_6 ;
  wire \H1_reg_reg[28]_i_1_n_7 ;
  wire \H1_reg_reg[4]_i_1_n_0 ;
  wire \H1_reg_reg[4]_i_1_n_4 ;
  wire \H1_reg_reg[4]_i_1_n_5 ;
  wire \H1_reg_reg[4]_i_1_n_6 ;
  wire \H1_reg_reg[4]_i_1_n_7 ;
  wire \H1_reg_reg[8]_i_1_n_0 ;
  wire \H1_reg_reg[8]_i_1_n_4 ;
  wire \H1_reg_reg[8]_i_1_n_5 ;
  wire \H1_reg_reg[8]_i_1_n_6 ;
  wire \H1_reg_reg[8]_i_1_n_7 ;
  wire \H2_reg[0]_i_2_n_0 ;
  wire \H2_reg[0]_i_3_n_0 ;
  wire \H2_reg[0]_i_4_n_0 ;
  wire \H2_reg[0]_i_5_n_0 ;
  wire \H2_reg[0]_i_6_n_0 ;
  wire \H2_reg[0]_i_7_n_0 ;
  wire \H2_reg[0]_i_8_n_0 ;
  wire \H2_reg[0]_i_9_n_0 ;
  wire \H2_reg[12]_i_2_n_0 ;
  wire \H2_reg[12]_i_3_n_0 ;
  wire \H2_reg[12]_i_4_n_0 ;
  wire \H2_reg[12]_i_5_n_0 ;
  wire \H2_reg[12]_i_6_n_0 ;
  wire \H2_reg[12]_i_7_n_0 ;
  wire \H2_reg[12]_i_8_n_0 ;
  wire \H2_reg[12]_i_9_n_0 ;
  wire \H2_reg[16]_i_2_n_0 ;
  wire \H2_reg[16]_i_3_n_0 ;
  wire \H2_reg[16]_i_4_n_0 ;
  wire \H2_reg[16]_i_5_n_0 ;
  wire \H2_reg[16]_i_6_n_0 ;
  wire \H2_reg[16]_i_7_n_0 ;
  wire \H2_reg[16]_i_8_n_0 ;
  wire \H2_reg[16]_i_9_n_0 ;
  wire \H2_reg[20]_i_2_n_0 ;
  wire \H2_reg[20]_i_3_n_0 ;
  wire \H2_reg[20]_i_4_n_0 ;
  wire \H2_reg[20]_i_5_n_0 ;
  wire \H2_reg[20]_i_6_n_0 ;
  wire \H2_reg[20]_i_7_n_0 ;
  wire \H2_reg[20]_i_8_n_0 ;
  wire \H2_reg[20]_i_9_n_0 ;
  wire \H2_reg[24]_i_2_n_0 ;
  wire \H2_reg[24]_i_3_n_0 ;
  wire \H2_reg[24]_i_4_n_0 ;
  wire \H2_reg[24]_i_5_n_0 ;
  wire \H2_reg[24]_i_6_n_0 ;
  wire \H2_reg[24]_i_7_n_0 ;
  wire \H2_reg[24]_i_8_n_0 ;
  wire \H2_reg[24]_i_9_n_0 ;
  wire \H2_reg[28]_i_2_n_0 ;
  wire \H2_reg[28]_i_3_n_0 ;
  wire \H2_reg[28]_i_4_n_0 ;
  wire \H2_reg[28]_i_5_n_0 ;
  wire \H2_reg[28]_i_6_n_0 ;
  wire \H2_reg[28]_i_7_n_0 ;
  wire \H2_reg[28]_i_8_n_0 ;
  wire \H2_reg[4]_i_2_n_0 ;
  wire \H2_reg[4]_i_3_n_0 ;
  wire \H2_reg[4]_i_4_n_0 ;
  wire \H2_reg[4]_i_5_n_0 ;
  wire \H2_reg[4]_i_6_n_0 ;
  wire \H2_reg[4]_i_7_n_0 ;
  wire \H2_reg[4]_i_8_n_0 ;
  wire \H2_reg[4]_i_9_n_0 ;
  wire \H2_reg[8]_i_2_n_0 ;
  wire \H2_reg[8]_i_3_n_0 ;
  wire \H2_reg[8]_i_4_n_0 ;
  wire \H2_reg[8]_i_5_n_0 ;
  wire \H2_reg[8]_i_6_n_0 ;
  wire \H2_reg[8]_i_7_n_0 ;
  wire \H2_reg[8]_i_8_n_0 ;
  wire \H2_reg[8]_i_9_n_0 ;
  wire \H2_reg_reg[0]_i_1_n_0 ;
  wire \H2_reg_reg[0]_i_1_n_4 ;
  wire \H2_reg_reg[0]_i_1_n_5 ;
  wire \H2_reg_reg[0]_i_1_n_6 ;
  wire \H2_reg_reg[0]_i_1_n_7 ;
  wire \H2_reg_reg[12]_i_1_n_0 ;
  wire \H2_reg_reg[12]_i_1_n_4 ;
  wire \H2_reg_reg[12]_i_1_n_5 ;
  wire \H2_reg_reg[12]_i_1_n_6 ;
  wire \H2_reg_reg[12]_i_1_n_7 ;
  wire \H2_reg_reg[16]_i_1_n_0 ;
  wire \H2_reg_reg[16]_i_1_n_4 ;
  wire \H2_reg_reg[16]_i_1_n_5 ;
  wire \H2_reg_reg[16]_i_1_n_6 ;
  wire \H2_reg_reg[16]_i_1_n_7 ;
  wire \H2_reg_reg[20]_i_1_n_0 ;
  wire \H2_reg_reg[20]_i_1_n_4 ;
  wire \H2_reg_reg[20]_i_1_n_5 ;
  wire \H2_reg_reg[20]_i_1_n_6 ;
  wire \H2_reg_reg[20]_i_1_n_7 ;
  wire \H2_reg_reg[24]_i_1_n_0 ;
  wire \H2_reg_reg[24]_i_1_n_4 ;
  wire \H2_reg_reg[24]_i_1_n_5 ;
  wire \H2_reg_reg[24]_i_1_n_6 ;
  wire \H2_reg_reg[24]_i_1_n_7 ;
  wire \H2_reg_reg[28]_i_1_n_4 ;
  wire \H2_reg_reg[28]_i_1_n_5 ;
  wire \H2_reg_reg[28]_i_1_n_6 ;
  wire \H2_reg_reg[28]_i_1_n_7 ;
  wire \H2_reg_reg[4]_i_1_n_0 ;
  wire \H2_reg_reg[4]_i_1_n_4 ;
  wire \H2_reg_reg[4]_i_1_n_5 ;
  wire \H2_reg_reg[4]_i_1_n_6 ;
  wire \H2_reg_reg[4]_i_1_n_7 ;
  wire \H2_reg_reg[8]_i_1_n_0 ;
  wire \H2_reg_reg[8]_i_1_n_4 ;
  wire \H2_reg_reg[8]_i_1_n_5 ;
  wire \H2_reg_reg[8]_i_1_n_6 ;
  wire \H2_reg_reg[8]_i_1_n_7 ;
  wire \H3_reg[0]_i_2_n_0 ;
  wire \H3_reg[0]_i_3_n_0 ;
  wire \H3_reg[0]_i_4_n_0 ;
  wire \H3_reg[0]_i_5_n_0 ;
  wire \H3_reg[0]_i_6_n_0 ;
  wire \H3_reg[0]_i_7_n_0 ;
  wire \H3_reg[0]_i_8_n_0 ;
  wire \H3_reg[0]_i_9_n_0 ;
  wire \H3_reg[12]_i_2_n_0 ;
  wire \H3_reg[12]_i_3_n_0 ;
  wire \H3_reg[12]_i_4_n_0 ;
  wire \H3_reg[12]_i_5_n_0 ;
  wire \H3_reg[12]_i_6_n_0 ;
  wire \H3_reg[12]_i_7_n_0 ;
  wire \H3_reg[12]_i_8_n_0 ;
  wire \H3_reg[12]_i_9_n_0 ;
  wire \H3_reg[16]_i_2_n_0 ;
  wire \H3_reg[16]_i_3_n_0 ;
  wire \H3_reg[16]_i_4_n_0 ;
  wire \H3_reg[16]_i_5_n_0 ;
  wire \H3_reg[16]_i_6_n_0 ;
  wire \H3_reg[16]_i_7_n_0 ;
  wire \H3_reg[16]_i_8_n_0 ;
  wire \H3_reg[16]_i_9_n_0 ;
  wire \H3_reg[20]_i_2_n_0 ;
  wire \H3_reg[20]_i_3_n_0 ;
  wire \H3_reg[20]_i_4_n_0 ;
  wire \H3_reg[20]_i_5_n_0 ;
  wire \H3_reg[20]_i_6_n_0 ;
  wire \H3_reg[20]_i_7_n_0 ;
  wire \H3_reg[20]_i_8_n_0 ;
  wire \H3_reg[20]_i_9_n_0 ;
  wire \H3_reg[24]_i_2_n_0 ;
  wire \H3_reg[24]_i_3_n_0 ;
  wire \H3_reg[24]_i_4_n_0 ;
  wire \H3_reg[24]_i_5_n_0 ;
  wire \H3_reg[24]_i_6_n_0 ;
  wire \H3_reg[24]_i_7_n_0 ;
  wire \H3_reg[24]_i_8_n_0 ;
  wire \H3_reg[24]_i_9_n_0 ;
  wire \H3_reg[28]_i_2_n_0 ;
  wire \H3_reg[28]_i_3_n_0 ;
  wire \H3_reg[28]_i_4_n_0 ;
  wire \H3_reg[28]_i_5_n_0 ;
  wire \H3_reg[28]_i_6_n_0 ;
  wire \H3_reg[28]_i_7_n_0 ;
  wire \H3_reg[28]_i_8_n_0 ;
  wire \H3_reg[4]_i_2_n_0 ;
  wire \H3_reg[4]_i_3_n_0 ;
  wire \H3_reg[4]_i_4_n_0 ;
  wire \H3_reg[4]_i_5_n_0 ;
  wire \H3_reg[4]_i_6_n_0 ;
  wire \H3_reg[4]_i_7_n_0 ;
  wire \H3_reg[4]_i_8_n_0 ;
  wire \H3_reg[4]_i_9_n_0 ;
  wire \H3_reg[8]_i_2_n_0 ;
  wire \H3_reg[8]_i_3_n_0 ;
  wire \H3_reg[8]_i_4_n_0 ;
  wire \H3_reg[8]_i_5_n_0 ;
  wire \H3_reg[8]_i_6_n_0 ;
  wire \H3_reg[8]_i_7_n_0 ;
  wire \H3_reg[8]_i_8_n_0 ;
  wire \H3_reg[8]_i_9_n_0 ;
  wire \H3_reg_reg[0]_i_1_n_0 ;
  wire \H3_reg_reg[0]_i_1_n_4 ;
  wire \H3_reg_reg[0]_i_1_n_5 ;
  wire \H3_reg_reg[0]_i_1_n_6 ;
  wire \H3_reg_reg[0]_i_1_n_7 ;
  wire \H3_reg_reg[12]_i_1_n_0 ;
  wire \H3_reg_reg[12]_i_1_n_4 ;
  wire \H3_reg_reg[12]_i_1_n_5 ;
  wire \H3_reg_reg[12]_i_1_n_6 ;
  wire \H3_reg_reg[12]_i_1_n_7 ;
  wire \H3_reg_reg[16]_i_1_n_0 ;
  wire \H3_reg_reg[16]_i_1_n_4 ;
  wire \H3_reg_reg[16]_i_1_n_5 ;
  wire \H3_reg_reg[16]_i_1_n_6 ;
  wire \H3_reg_reg[16]_i_1_n_7 ;
  wire \H3_reg_reg[20]_i_1_n_0 ;
  wire \H3_reg_reg[20]_i_1_n_4 ;
  wire \H3_reg_reg[20]_i_1_n_5 ;
  wire \H3_reg_reg[20]_i_1_n_6 ;
  wire \H3_reg_reg[20]_i_1_n_7 ;
  wire \H3_reg_reg[24]_i_1_n_0 ;
  wire \H3_reg_reg[24]_i_1_n_4 ;
  wire \H3_reg_reg[24]_i_1_n_5 ;
  wire \H3_reg_reg[24]_i_1_n_6 ;
  wire \H3_reg_reg[24]_i_1_n_7 ;
  wire \H3_reg_reg[28]_i_1_n_4 ;
  wire \H3_reg_reg[28]_i_1_n_5 ;
  wire \H3_reg_reg[28]_i_1_n_6 ;
  wire \H3_reg_reg[28]_i_1_n_7 ;
  wire \H3_reg_reg[4]_i_1_n_0 ;
  wire \H3_reg_reg[4]_i_1_n_4 ;
  wire \H3_reg_reg[4]_i_1_n_5 ;
  wire \H3_reg_reg[4]_i_1_n_6 ;
  wire \H3_reg_reg[4]_i_1_n_7 ;
  wire \H3_reg_reg[8]_i_1_n_0 ;
  wire \H3_reg_reg[8]_i_1_n_4 ;
  wire \H3_reg_reg[8]_i_1_n_5 ;
  wire \H3_reg_reg[8]_i_1_n_6 ;
  wire \H3_reg_reg[8]_i_1_n_7 ;
  wire \H4_reg[0]_i_2_n_0 ;
  wire \H4_reg[0]_i_3_n_0 ;
  wire \H4_reg[0]_i_4_n_0 ;
  wire \H4_reg[0]_i_5_n_0 ;
  wire \H4_reg[0]_i_6_n_0 ;
  wire \H4_reg[0]_i_7_n_0 ;
  wire \H4_reg[0]_i_8_n_0 ;
  wire \H4_reg[0]_i_9_n_0 ;
  wire \H4_reg[12]_i_2_n_0 ;
  wire \H4_reg[12]_i_3_n_0 ;
  wire \H4_reg[12]_i_4_n_0 ;
  wire \H4_reg[12]_i_5_n_0 ;
  wire \H4_reg[12]_i_6_n_0 ;
  wire \H4_reg[12]_i_7_n_0 ;
  wire \H4_reg[12]_i_8_n_0 ;
  wire \H4_reg[12]_i_9_n_0 ;
  wire \H4_reg[16]_i_2_n_0 ;
  wire \H4_reg[16]_i_3_n_0 ;
  wire \H4_reg[16]_i_4_n_0 ;
  wire \H4_reg[16]_i_5_n_0 ;
  wire \H4_reg[16]_i_6_n_0 ;
  wire \H4_reg[16]_i_7_n_0 ;
  wire \H4_reg[16]_i_8_n_0 ;
  wire \H4_reg[16]_i_9_n_0 ;
  wire \H4_reg[20]_i_2_n_0 ;
  wire \H4_reg[20]_i_3_n_0 ;
  wire \H4_reg[20]_i_4_n_0 ;
  wire \H4_reg[20]_i_5_n_0 ;
  wire \H4_reg[20]_i_6_n_0 ;
  wire \H4_reg[20]_i_7_n_0 ;
  wire \H4_reg[20]_i_8_n_0 ;
  wire \H4_reg[20]_i_9_n_0 ;
  wire \H4_reg[24]_i_2_n_0 ;
  wire \H4_reg[24]_i_3_n_0 ;
  wire \H4_reg[24]_i_4_n_0 ;
  wire \H4_reg[24]_i_5_n_0 ;
  wire \H4_reg[24]_i_6_n_0 ;
  wire \H4_reg[24]_i_7_n_0 ;
  wire \H4_reg[24]_i_8_n_0 ;
  wire \H4_reg[24]_i_9_n_0 ;
  wire \H4_reg[28]_i_2_n_0 ;
  wire \H4_reg[28]_i_3_n_0 ;
  wire \H4_reg[28]_i_4_n_0 ;
  wire \H4_reg[28]_i_5_n_0 ;
  wire \H4_reg[28]_i_6_n_0 ;
  wire \H4_reg[28]_i_7_n_0 ;
  wire \H4_reg[28]_i_8_n_0 ;
  wire \H4_reg[4]_i_2_n_0 ;
  wire \H4_reg[4]_i_3_n_0 ;
  wire \H4_reg[4]_i_4_n_0 ;
  wire \H4_reg[4]_i_5_n_0 ;
  wire \H4_reg[4]_i_6_n_0 ;
  wire \H4_reg[4]_i_7_n_0 ;
  wire \H4_reg[4]_i_8_n_0 ;
  wire \H4_reg[4]_i_9_n_0 ;
  wire \H4_reg[8]_i_2_n_0 ;
  wire \H4_reg[8]_i_3_n_0 ;
  wire \H4_reg[8]_i_4_n_0 ;
  wire \H4_reg[8]_i_5_n_0 ;
  wire \H4_reg[8]_i_6_n_0 ;
  wire \H4_reg[8]_i_7_n_0 ;
  wire \H4_reg[8]_i_8_n_0 ;
  wire \H4_reg[8]_i_9_n_0 ;
  wire \H4_reg_reg[0]_i_1_n_0 ;
  wire \H4_reg_reg[0]_i_1_n_4 ;
  wire \H4_reg_reg[0]_i_1_n_5 ;
  wire \H4_reg_reg[0]_i_1_n_6 ;
  wire \H4_reg_reg[0]_i_1_n_7 ;
  wire \H4_reg_reg[12]_i_1_n_0 ;
  wire \H4_reg_reg[12]_i_1_n_4 ;
  wire \H4_reg_reg[12]_i_1_n_5 ;
  wire \H4_reg_reg[12]_i_1_n_6 ;
  wire \H4_reg_reg[12]_i_1_n_7 ;
  wire \H4_reg_reg[16]_i_1_n_0 ;
  wire \H4_reg_reg[16]_i_1_n_4 ;
  wire \H4_reg_reg[16]_i_1_n_5 ;
  wire \H4_reg_reg[16]_i_1_n_6 ;
  wire \H4_reg_reg[16]_i_1_n_7 ;
  wire \H4_reg_reg[20]_i_1_n_0 ;
  wire \H4_reg_reg[20]_i_1_n_4 ;
  wire \H4_reg_reg[20]_i_1_n_5 ;
  wire \H4_reg_reg[20]_i_1_n_6 ;
  wire \H4_reg_reg[20]_i_1_n_7 ;
  wire \H4_reg_reg[24]_i_1_n_0 ;
  wire \H4_reg_reg[24]_i_1_n_4 ;
  wire \H4_reg_reg[24]_i_1_n_5 ;
  wire \H4_reg_reg[24]_i_1_n_6 ;
  wire \H4_reg_reg[24]_i_1_n_7 ;
  wire \H4_reg_reg[28]_i_1_n_4 ;
  wire \H4_reg_reg[28]_i_1_n_5 ;
  wire \H4_reg_reg[28]_i_1_n_6 ;
  wire \H4_reg_reg[28]_i_1_n_7 ;
  wire \H4_reg_reg[4]_i_1_n_0 ;
  wire \H4_reg_reg[4]_i_1_n_4 ;
  wire \H4_reg_reg[4]_i_1_n_5 ;
  wire \H4_reg_reg[4]_i_1_n_6 ;
  wire \H4_reg_reg[4]_i_1_n_7 ;
  wire \H4_reg_reg[8]_i_1_n_0 ;
  wire \H4_reg_reg[8]_i_1_n_4 ;
  wire \H4_reg_reg[8]_i_1_n_5 ;
  wire \H4_reg_reg[8]_i_1_n_6 ;
  wire \H4_reg_reg[8]_i_1_n_7 ;
  wire \H5_reg[0]_i_2_n_0 ;
  wire \H5_reg[0]_i_3_n_0 ;
  wire \H5_reg[0]_i_4_n_0 ;
  wire \H5_reg[0]_i_5_n_0 ;
  wire \H5_reg[0]_i_6_n_0 ;
  wire \H5_reg[0]_i_7_n_0 ;
  wire \H5_reg[0]_i_8_n_0 ;
  wire \H5_reg[0]_i_9_n_0 ;
  wire \H5_reg[12]_i_2_n_0 ;
  wire \H5_reg[12]_i_3_n_0 ;
  wire \H5_reg[12]_i_4_n_0 ;
  wire \H5_reg[12]_i_5_n_0 ;
  wire \H5_reg[12]_i_6_n_0 ;
  wire \H5_reg[12]_i_7_n_0 ;
  wire \H5_reg[12]_i_8_n_0 ;
  wire \H5_reg[12]_i_9_n_0 ;
  wire \H5_reg[16]_i_2_n_0 ;
  wire \H5_reg[16]_i_3_n_0 ;
  wire \H5_reg[16]_i_4_n_0 ;
  wire \H5_reg[16]_i_5_n_0 ;
  wire \H5_reg[16]_i_6_n_0 ;
  wire \H5_reg[16]_i_7_n_0 ;
  wire \H5_reg[16]_i_8_n_0 ;
  wire \H5_reg[16]_i_9_n_0 ;
  wire \H5_reg[20]_i_2_n_0 ;
  wire \H5_reg[20]_i_3_n_0 ;
  wire \H5_reg[20]_i_4_n_0 ;
  wire \H5_reg[20]_i_5_n_0 ;
  wire \H5_reg[20]_i_6_n_0 ;
  wire \H5_reg[20]_i_7_n_0 ;
  wire \H5_reg[20]_i_8_n_0 ;
  wire \H5_reg[20]_i_9_n_0 ;
  wire \H5_reg[24]_i_2_n_0 ;
  wire \H5_reg[24]_i_3_n_0 ;
  wire \H5_reg[24]_i_4_n_0 ;
  wire \H5_reg[24]_i_5_n_0 ;
  wire \H5_reg[24]_i_6_n_0 ;
  wire \H5_reg[24]_i_7_n_0 ;
  wire \H5_reg[24]_i_8_n_0 ;
  wire \H5_reg[24]_i_9_n_0 ;
  wire \H5_reg[28]_i_2_n_0 ;
  wire \H5_reg[28]_i_3_n_0 ;
  wire \H5_reg[28]_i_4_n_0 ;
  wire \H5_reg[28]_i_5_n_0 ;
  wire \H5_reg[28]_i_6_n_0 ;
  wire \H5_reg[28]_i_7_n_0 ;
  wire \H5_reg[28]_i_8_n_0 ;
  wire \H5_reg[4]_i_2_n_0 ;
  wire \H5_reg[4]_i_3_n_0 ;
  wire \H5_reg[4]_i_4_n_0 ;
  wire \H5_reg[4]_i_5_n_0 ;
  wire \H5_reg[4]_i_6_n_0 ;
  wire \H5_reg[4]_i_7_n_0 ;
  wire \H5_reg[4]_i_8_n_0 ;
  wire \H5_reg[4]_i_9_n_0 ;
  wire \H5_reg[8]_i_2_n_0 ;
  wire \H5_reg[8]_i_3_n_0 ;
  wire \H5_reg[8]_i_4_n_0 ;
  wire \H5_reg[8]_i_5_n_0 ;
  wire \H5_reg[8]_i_6_n_0 ;
  wire \H5_reg[8]_i_7_n_0 ;
  wire \H5_reg[8]_i_8_n_0 ;
  wire \H5_reg[8]_i_9_n_0 ;
  wire \H5_reg_reg[0]_i_1_n_0 ;
  wire \H5_reg_reg[0]_i_1_n_4 ;
  wire \H5_reg_reg[0]_i_1_n_5 ;
  wire \H5_reg_reg[0]_i_1_n_6 ;
  wire \H5_reg_reg[0]_i_1_n_7 ;
  wire \H5_reg_reg[12]_i_1_n_0 ;
  wire \H5_reg_reg[12]_i_1_n_4 ;
  wire \H5_reg_reg[12]_i_1_n_5 ;
  wire \H5_reg_reg[12]_i_1_n_6 ;
  wire \H5_reg_reg[12]_i_1_n_7 ;
  wire \H5_reg_reg[16]_i_1_n_0 ;
  wire \H5_reg_reg[16]_i_1_n_4 ;
  wire \H5_reg_reg[16]_i_1_n_5 ;
  wire \H5_reg_reg[16]_i_1_n_6 ;
  wire \H5_reg_reg[16]_i_1_n_7 ;
  wire \H5_reg_reg[20]_i_1_n_0 ;
  wire \H5_reg_reg[20]_i_1_n_4 ;
  wire \H5_reg_reg[20]_i_1_n_5 ;
  wire \H5_reg_reg[20]_i_1_n_6 ;
  wire \H5_reg_reg[20]_i_1_n_7 ;
  wire \H5_reg_reg[24]_i_1_n_0 ;
  wire \H5_reg_reg[24]_i_1_n_4 ;
  wire \H5_reg_reg[24]_i_1_n_5 ;
  wire \H5_reg_reg[24]_i_1_n_6 ;
  wire \H5_reg_reg[24]_i_1_n_7 ;
  wire \H5_reg_reg[28]_i_1_n_4 ;
  wire \H5_reg_reg[28]_i_1_n_5 ;
  wire \H5_reg_reg[28]_i_1_n_6 ;
  wire \H5_reg_reg[28]_i_1_n_7 ;
  wire \H5_reg_reg[4]_i_1_n_0 ;
  wire \H5_reg_reg[4]_i_1_n_4 ;
  wire \H5_reg_reg[4]_i_1_n_5 ;
  wire \H5_reg_reg[4]_i_1_n_6 ;
  wire \H5_reg_reg[4]_i_1_n_7 ;
  wire \H5_reg_reg[8]_i_1_n_0 ;
  wire \H5_reg_reg[8]_i_1_n_4 ;
  wire \H5_reg_reg[8]_i_1_n_5 ;
  wire \H5_reg_reg[8]_i_1_n_6 ;
  wire \H5_reg_reg[8]_i_1_n_7 ;
  wire \H6_reg[0]_i_10_n_0 ;
  wire \H6_reg[0]_i_3_n_0 ;
  wire \H6_reg[0]_i_4_n_0 ;
  wire \H6_reg[0]_i_5_n_0 ;
  wire \H6_reg[0]_i_6_n_0 ;
  wire \H6_reg[0]_i_7_n_0 ;
  wire \H6_reg[0]_i_8_n_0 ;
  wire \H6_reg[0]_i_9_n_0 ;
  wire \H6_reg[12]_i_2_n_0 ;
  wire \H6_reg[12]_i_3_n_0 ;
  wire \H6_reg[12]_i_4_n_0 ;
  wire \H6_reg[12]_i_5_n_0 ;
  wire \H6_reg[12]_i_6_n_0 ;
  wire \H6_reg[12]_i_7_n_0 ;
  wire \H6_reg[12]_i_8_n_0 ;
  wire \H6_reg[12]_i_9_n_0 ;
  wire \H6_reg[16]_i_2_n_0 ;
  wire \H6_reg[16]_i_3_n_0 ;
  wire \H6_reg[16]_i_4_n_0 ;
  wire \H6_reg[16]_i_5_n_0 ;
  wire \H6_reg[16]_i_6_n_0 ;
  wire \H6_reg[16]_i_7_n_0 ;
  wire \H6_reg[16]_i_8_n_0 ;
  wire \H6_reg[16]_i_9_n_0 ;
  wire \H6_reg[20]_i_2_n_0 ;
  wire \H6_reg[20]_i_3_n_0 ;
  wire \H6_reg[20]_i_4_n_0 ;
  wire \H6_reg[20]_i_5_n_0 ;
  wire \H6_reg[20]_i_6_n_0 ;
  wire \H6_reg[20]_i_7_n_0 ;
  wire \H6_reg[20]_i_8_n_0 ;
  wire \H6_reg[20]_i_9_n_0 ;
  wire \H6_reg[24]_i_2_n_0 ;
  wire \H6_reg[24]_i_3_n_0 ;
  wire \H6_reg[24]_i_4_n_0 ;
  wire \H6_reg[24]_i_5_n_0 ;
  wire \H6_reg[24]_i_6_n_0 ;
  wire \H6_reg[24]_i_7_n_0 ;
  wire \H6_reg[24]_i_8_n_0 ;
  wire \H6_reg[24]_i_9_n_0 ;
  wire \H6_reg[28]_i_2_n_0 ;
  wire \H6_reg[28]_i_3_n_0 ;
  wire \H6_reg[28]_i_4_n_0 ;
  wire \H6_reg[28]_i_5_n_0 ;
  wire \H6_reg[28]_i_6_n_0 ;
  wire \H6_reg[28]_i_7_n_0 ;
  wire \H6_reg[28]_i_8_n_0 ;
  wire \H6_reg[4]_i_2_n_0 ;
  wire \H6_reg[4]_i_3_n_0 ;
  wire \H6_reg[4]_i_4_n_0 ;
  wire \H6_reg[4]_i_5_n_0 ;
  wire \H6_reg[4]_i_6_n_0 ;
  wire \H6_reg[4]_i_7_n_0 ;
  wire \H6_reg[4]_i_8_n_0 ;
  wire \H6_reg[4]_i_9_n_0 ;
  wire \H6_reg[8]_i_2_n_0 ;
  wire \H6_reg[8]_i_3_n_0 ;
  wire \H6_reg[8]_i_4_n_0 ;
  wire \H6_reg[8]_i_5_n_0 ;
  wire \H6_reg[8]_i_6_n_0 ;
  wire \H6_reg[8]_i_7_n_0 ;
  wire \H6_reg[8]_i_8_n_0 ;
  wire \H6_reg[8]_i_9_n_0 ;
  wire \H6_reg_reg[0]_i_2_n_0 ;
  wire \H6_reg_reg[0]_i_2_n_4 ;
  wire \H6_reg_reg[0]_i_2_n_5 ;
  wire \H6_reg_reg[0]_i_2_n_6 ;
  wire \H6_reg_reg[0]_i_2_n_7 ;
  wire \H6_reg_reg[12]_i_1_n_0 ;
  wire \H6_reg_reg[12]_i_1_n_4 ;
  wire \H6_reg_reg[12]_i_1_n_5 ;
  wire \H6_reg_reg[12]_i_1_n_6 ;
  wire \H6_reg_reg[12]_i_1_n_7 ;
  wire \H6_reg_reg[16]_i_1_n_0 ;
  wire \H6_reg_reg[16]_i_1_n_4 ;
  wire \H6_reg_reg[16]_i_1_n_5 ;
  wire \H6_reg_reg[16]_i_1_n_6 ;
  wire \H6_reg_reg[16]_i_1_n_7 ;
  wire \H6_reg_reg[20]_i_1_n_0 ;
  wire \H6_reg_reg[20]_i_1_n_4 ;
  wire \H6_reg_reg[20]_i_1_n_5 ;
  wire \H6_reg_reg[20]_i_1_n_6 ;
  wire \H6_reg_reg[20]_i_1_n_7 ;
  wire \H6_reg_reg[24]_i_1_n_0 ;
  wire \H6_reg_reg[24]_i_1_n_4 ;
  wire \H6_reg_reg[24]_i_1_n_5 ;
  wire \H6_reg_reg[24]_i_1_n_6 ;
  wire \H6_reg_reg[24]_i_1_n_7 ;
  wire \H6_reg_reg[28]_i_1_n_4 ;
  wire \H6_reg_reg[28]_i_1_n_5 ;
  wire \H6_reg_reg[28]_i_1_n_6 ;
  wire \H6_reg_reg[28]_i_1_n_7 ;
  wire \H6_reg_reg[4]_i_1_n_0 ;
  wire \H6_reg_reg[4]_i_1_n_4 ;
  wire \H6_reg_reg[4]_i_1_n_5 ;
  wire \H6_reg_reg[4]_i_1_n_6 ;
  wire \H6_reg_reg[4]_i_1_n_7 ;
  wire \H6_reg_reg[8]_i_1_n_0 ;
  wire \H6_reg_reg[8]_i_1_n_4 ;
  wire \H6_reg_reg[8]_i_1_n_5 ;
  wire \H6_reg_reg[8]_i_1_n_6 ;
  wire \H6_reg_reg[8]_i_1_n_7 ;
  wire \H7_reg[0]_i_2_n_0 ;
  wire \H7_reg[0]_i_3_n_0 ;
  wire \H7_reg[0]_i_4_n_0 ;
  wire \H7_reg[0]_i_5_n_0 ;
  wire \H7_reg[0]_i_6_n_0 ;
  wire \H7_reg[0]_i_7_n_0 ;
  wire \H7_reg[0]_i_8_n_0 ;
  wire \H7_reg[0]_i_9_n_0 ;
  wire \H7_reg[12]_i_2_n_0 ;
  wire \H7_reg[12]_i_3_n_0 ;
  wire \H7_reg[12]_i_4_n_0 ;
  wire \H7_reg[12]_i_5_n_0 ;
  wire \H7_reg[12]_i_6_n_0 ;
  wire \H7_reg[12]_i_7_n_0 ;
  wire \H7_reg[12]_i_8_n_0 ;
  wire \H7_reg[12]_i_9_n_0 ;
  wire \H7_reg[16]_i_2_n_0 ;
  wire \H7_reg[16]_i_3_n_0 ;
  wire \H7_reg[16]_i_4_n_0 ;
  wire \H7_reg[16]_i_5_n_0 ;
  wire \H7_reg[16]_i_6_n_0 ;
  wire \H7_reg[16]_i_7_n_0 ;
  wire \H7_reg[16]_i_8_n_0 ;
  wire \H7_reg[16]_i_9_n_0 ;
  wire \H7_reg[20]_i_2_n_0 ;
  wire \H7_reg[20]_i_3_n_0 ;
  wire \H7_reg[20]_i_4_n_0 ;
  wire \H7_reg[20]_i_5_n_0 ;
  wire \H7_reg[20]_i_6_n_0 ;
  wire \H7_reg[20]_i_7_n_0 ;
  wire \H7_reg[20]_i_8_n_0 ;
  wire \H7_reg[20]_i_9_n_0 ;
  wire \H7_reg[24]_i_2_n_0 ;
  wire \H7_reg[24]_i_3_n_0 ;
  wire \H7_reg[24]_i_4_n_0 ;
  wire \H7_reg[24]_i_5_n_0 ;
  wire \H7_reg[24]_i_6_n_0 ;
  wire \H7_reg[24]_i_7_n_0 ;
  wire \H7_reg[24]_i_8_n_0 ;
  wire \H7_reg[24]_i_9_n_0 ;
  wire \H7_reg[28]_i_2_n_0 ;
  wire \H7_reg[28]_i_3_n_0 ;
  wire \H7_reg[28]_i_4_n_0 ;
  wire \H7_reg[28]_i_5_n_0 ;
  wire \H7_reg[28]_i_6_n_0 ;
  wire \H7_reg[28]_i_7_n_0 ;
  wire \H7_reg[28]_i_8_n_0 ;
  wire \H7_reg[4]_i_2_n_0 ;
  wire \H7_reg[4]_i_3_n_0 ;
  wire \H7_reg[4]_i_4_n_0 ;
  wire \H7_reg[4]_i_5_n_0 ;
  wire \H7_reg[4]_i_6_n_0 ;
  wire \H7_reg[4]_i_7_n_0 ;
  wire \H7_reg[4]_i_8_n_0 ;
  wire \H7_reg[4]_i_9_n_0 ;
  wire \H7_reg[8]_i_2_n_0 ;
  wire \H7_reg[8]_i_3_n_0 ;
  wire \H7_reg[8]_i_4_n_0 ;
  wire \H7_reg[8]_i_5_n_0 ;
  wire \H7_reg[8]_i_6_n_0 ;
  wire \H7_reg[8]_i_7_n_0 ;
  wire \H7_reg[8]_i_8_n_0 ;
  wire \H7_reg[8]_i_9_n_0 ;
  wire \H7_reg_reg[0]_i_1_n_0 ;
  wire \H7_reg_reg[0]_i_1_n_4 ;
  wire \H7_reg_reg[0]_i_1_n_5 ;
  wire \H7_reg_reg[0]_i_1_n_6 ;
  wire \H7_reg_reg[0]_i_1_n_7 ;
  wire \H7_reg_reg[12]_i_1_n_0 ;
  wire \H7_reg_reg[12]_i_1_n_4 ;
  wire \H7_reg_reg[12]_i_1_n_5 ;
  wire \H7_reg_reg[12]_i_1_n_6 ;
  wire \H7_reg_reg[12]_i_1_n_7 ;
  wire \H7_reg_reg[16]_i_1_n_0 ;
  wire \H7_reg_reg[16]_i_1_n_4 ;
  wire \H7_reg_reg[16]_i_1_n_5 ;
  wire \H7_reg_reg[16]_i_1_n_6 ;
  wire \H7_reg_reg[16]_i_1_n_7 ;
  wire \H7_reg_reg[20]_i_1_n_0 ;
  wire \H7_reg_reg[20]_i_1_n_4 ;
  wire \H7_reg_reg[20]_i_1_n_5 ;
  wire \H7_reg_reg[20]_i_1_n_6 ;
  wire \H7_reg_reg[20]_i_1_n_7 ;
  wire \H7_reg_reg[24]_i_1_n_0 ;
  wire \H7_reg_reg[24]_i_1_n_4 ;
  wire \H7_reg_reg[24]_i_1_n_5 ;
  wire \H7_reg_reg[24]_i_1_n_6 ;
  wire \H7_reg_reg[24]_i_1_n_7 ;
  wire \H7_reg_reg[28]_i_1_n_4 ;
  wire \H7_reg_reg[28]_i_1_n_5 ;
  wire \H7_reg_reg[28]_i_1_n_6 ;
  wire \H7_reg_reg[28]_i_1_n_7 ;
  wire \H7_reg_reg[4]_i_1_n_0 ;
  wire \H7_reg_reg[4]_i_1_n_4 ;
  wire \H7_reg_reg[4]_i_1_n_5 ;
  wire \H7_reg_reg[4]_i_1_n_6 ;
  wire \H7_reg_reg[4]_i_1_n_7 ;
  wire \H7_reg_reg[8]_i_1_n_0 ;
  wire \H7_reg_reg[8]_i_1_n_4 ;
  wire \H7_reg_reg[8]_i_1_n_5 ;
  wire \H7_reg_reg[8]_i_1_n_6 ;
  wire \H7_reg_reg[8]_i_1_n_7 ;
  wire \a_reg[11]_i_10_n_0 ;
  wire \a_reg[11]_i_11_n_0 ;
  wire \a_reg[11]_i_12_n_0 ;
  wire \a_reg[11]_i_13_n_0 ;
  wire \a_reg[11]_i_14_n_0 ;
  wire \a_reg[11]_i_3_n_0 ;
  wire \a_reg[11]_i_4_n_0 ;
  wire \a_reg[11]_i_5_n_0 ;
  wire \a_reg[11]_i_6_n_0 ;
  wire \a_reg[11]_i_7_n_0 ;
  wire \a_reg[11]_i_8_n_0 ;
  wire \a_reg[11]_i_9_n_0 ;
  wire \a_reg[15]_i_10_n_0 ;
  wire \a_reg[15]_i_11_n_0 ;
  wire \a_reg[15]_i_12_n_0 ;
  wire \a_reg[15]_i_13_n_0 ;
  wire \a_reg[15]_i_14_n_0 ;
  wire \a_reg[15]_i_3_n_0 ;
  wire \a_reg[15]_i_4_n_0 ;
  wire \a_reg[15]_i_5_n_0 ;
  wire \a_reg[15]_i_6_n_0 ;
  wire \a_reg[15]_i_7_n_0 ;
  wire \a_reg[15]_i_8_n_0 ;
  wire \a_reg[15]_i_9_n_0 ;
  wire \a_reg[19]_i_10_n_0 ;
  wire \a_reg[19]_i_11_n_0 ;
  wire \a_reg[19]_i_12_n_0 ;
  wire \a_reg[19]_i_13_n_0 ;
  wire \a_reg[19]_i_14_n_0 ;
  wire \a_reg[19]_i_3_n_0 ;
  wire \a_reg[19]_i_4_n_0 ;
  wire \a_reg[19]_i_5_n_0 ;
  wire \a_reg[19]_i_6_n_0 ;
  wire \a_reg[19]_i_7_n_0 ;
  wire \a_reg[19]_i_8_n_0 ;
  wire \a_reg[19]_i_9_n_0 ;
  wire \a_reg[23]_i_10_n_0 ;
  wire \a_reg[23]_i_11_n_0 ;
  wire \a_reg[23]_i_12_n_0 ;
  wire \a_reg[23]_i_13_n_0 ;
  wire \a_reg[23]_i_14_n_0 ;
  wire \a_reg[23]_i_3_n_0 ;
  wire \a_reg[23]_i_4_n_0 ;
  wire \a_reg[23]_i_5_n_0 ;
  wire \a_reg[23]_i_6_n_0 ;
  wire \a_reg[23]_i_7_n_0 ;
  wire \a_reg[23]_i_8_n_0 ;
  wire \a_reg[23]_i_9_n_0 ;
  wire \a_reg[27]_i_10_n_0 ;
  wire \a_reg[27]_i_11_n_0 ;
  wire \a_reg[27]_i_12_n_0 ;
  wire \a_reg[27]_i_13_n_0 ;
  wire \a_reg[27]_i_14_n_0 ;
  wire \a_reg[27]_i_3_n_0 ;
  wire \a_reg[27]_i_4_n_0 ;
  wire \a_reg[27]_i_5_n_0 ;
  wire \a_reg[27]_i_6_n_0 ;
  wire \a_reg[27]_i_7_n_0 ;
  wire \a_reg[27]_i_8_n_0 ;
  wire \a_reg[27]_i_9_n_0 ;
  wire \a_reg[31]_i_10_n_0 ;
  wire \a_reg[31]_i_11_n_0 ;
  wire \a_reg[31]_i_12_n_0 ;
  wire \a_reg[31]_i_13_n_0 ;
  wire \a_reg[31]_i_14_n_0 ;
  wire \a_reg[31]_i_15_n_0 ;
  wire \a_reg[31]_i_16_n_0 ;
  wire \a_reg[31]_i_4_n_0 ;
  wire \a_reg[31]_i_5_n_0 ;
  wire \a_reg[31]_i_6_n_0 ;
  wire \a_reg[31]_i_7_n_0 ;
  wire \a_reg[31]_i_8_n_0 ;
  wire \a_reg[31]_i_9_n_0 ;
  wire \a_reg[3]_i_10_n_0 ;
  wire \a_reg[3]_i_11_n_0 ;
  wire \a_reg[3]_i_12_n_0 ;
  wire \a_reg[3]_i_3_n_0 ;
  wire \a_reg[3]_i_4_n_0 ;
  wire \a_reg[3]_i_5_n_0 ;
  wire \a_reg[3]_i_6_n_0 ;
  wire \a_reg[3]_i_7_n_0 ;
  wire \a_reg[3]_i_8_n_0 ;
  wire \a_reg[3]_i_9_n_0 ;
  wire \a_reg[7]_i_10_n_0 ;
  wire \a_reg[7]_i_11_n_0 ;
  wire \a_reg[7]_i_12_n_0 ;
  wire \a_reg[7]_i_13_n_0 ;
  wire \a_reg[7]_i_14_n_0 ;
  wire \a_reg[7]_i_15_n_0 ;
  wire \a_reg[7]_i_2_n_0 ;
  wire \a_reg[7]_i_4_n_0 ;
  wire \a_reg[7]_i_5_n_0 ;
  wire \a_reg[7]_i_6_n_0 ;
  wire \a_reg[7]_i_7_n_0 ;
  wire \a_reg[7]_i_8_n_0 ;
  wire \a_reg[7]_i_9_n_0 ;
  wire \a_reg_reg[11]_i_2_n_0 ;
  wire \a_reg_reg[11]_i_2_n_4 ;
  wire \a_reg_reg[11]_i_2_n_5 ;
  wire \a_reg_reg[11]_i_2_n_6 ;
  wire \a_reg_reg[11]_i_2_n_7 ;
  wire \a_reg_reg[15]_i_2_n_0 ;
  wire \a_reg_reg[15]_i_2_n_4 ;
  wire \a_reg_reg[15]_i_2_n_5 ;
  wire \a_reg_reg[15]_i_2_n_6 ;
  wire \a_reg_reg[15]_i_2_n_7 ;
  wire \a_reg_reg[19]_i_2_n_0 ;
  wire \a_reg_reg[19]_i_2_n_4 ;
  wire \a_reg_reg[19]_i_2_n_5 ;
  wire \a_reg_reg[19]_i_2_n_6 ;
  wire \a_reg_reg[19]_i_2_n_7 ;
  wire \a_reg_reg[23]_i_2_n_0 ;
  wire \a_reg_reg[23]_i_2_n_4 ;
  wire \a_reg_reg[23]_i_2_n_5 ;
  wire \a_reg_reg[23]_i_2_n_6 ;
  wire \a_reg_reg[23]_i_2_n_7 ;
  wire \a_reg_reg[27]_i_2_n_0 ;
  wire \a_reg_reg[27]_i_2_n_4 ;
  wire \a_reg_reg[27]_i_2_n_5 ;
  wire \a_reg_reg[27]_i_2_n_6 ;
  wire \a_reg_reg[27]_i_2_n_7 ;
  wire \a_reg_reg[31]_i_3_n_4 ;
  wire \a_reg_reg[31]_i_3_n_5 ;
  wire \a_reg_reg[31]_i_3_n_6 ;
  wire \a_reg_reg[31]_i_3_n_7 ;
  wire \a_reg_reg[3]_i_2_n_0 ;
  wire \a_reg_reg[3]_i_2_n_4 ;
  wire \a_reg_reg[3]_i_2_n_5 ;
  wire \a_reg_reg[3]_i_2_n_6 ;
  wire \a_reg_reg[3]_i_2_n_7 ;
  wire \a_reg_reg[7]_i_3_n_0 ;
  wire \a_reg_reg[7]_i_3_n_4 ;
  wire \a_reg_reg[7]_i_3_n_5 ;
  wire \a_reg_reg[7]_i_3_n_6 ;
  wire \a_reg_reg[7]_i_3_n_7 ;
  wire [7:0]address;
  wire [7:0]address_IBUF;
  wire \b_reg[0]_i_1_n_0 ;
  wire \b_reg[10]_i_1_n_0 ;
  wire \b_reg[11]_i_1_n_0 ;
  wire \b_reg[12]_i_1_n_0 ;
  wire \b_reg[13]_i_1_n_0 ;
  wire \b_reg[14]_i_1_n_0 ;
  wire \b_reg[15]_i_1_n_0 ;
  wire \b_reg[16]_i_1_n_0 ;
  wire \b_reg[17]_i_1_n_0 ;
  wire \b_reg[18]_i_1_n_0 ;
  wire \b_reg[19]_i_1_n_0 ;
  wire \b_reg[1]_i_1_n_0 ;
  wire \b_reg[20]_i_1_n_0 ;
  wire \b_reg[21]_i_1_n_0 ;
  wire \b_reg[22]_i_1_n_0 ;
  wire \b_reg[23]_i_1_n_0 ;
  wire \b_reg[24]_i_1_n_0 ;
  wire \b_reg[25]_i_1_n_0 ;
  wire \b_reg[26]_i_1_n_0 ;
  wire \b_reg[27]_i_1_n_0 ;
  wire \b_reg[28]_i_1_n_0 ;
  wire \b_reg[29]_i_1_n_0 ;
  wire \b_reg[2]_i_1_n_0 ;
  wire \b_reg[30]_i_1_n_0 ;
  wire \b_reg[31]_i_1_n_0 ;
  wire \b_reg[3]_i_1_n_0 ;
  wire \b_reg[4]_i_1_n_0 ;
  wire \b_reg[5]_i_1_n_0 ;
  wire \b_reg[6]_i_1_n_0 ;
  wire \b_reg[7]_i_1_n_0 ;
  wire \b_reg[8]_i_1_n_0 ;
  wire \b_reg[9]_i_1_n_0 ;
  wire \block_reg[0][31]_i_1_n_0 ;
  wire \block_reg[0][31]_i_2_n_0 ;
  wire \block_reg[10][31]_i_1_n_0 ;
  wire \block_reg[10][31]_i_2_n_0 ;
  wire \block_reg[11][31]_i_1_n_0 ;
  wire \block_reg[11][31]_i_2_n_0 ;
  wire \block_reg[12][31]_i_1_n_0 ;
  wire \block_reg[12][31]_i_2_n_0 ;
  wire \block_reg[13][31]_i_1_n_0 ;
  wire \block_reg[13][31]_i_2_n_0 ;
  wire \block_reg[14][31]_i_1_n_0 ;
  wire \block_reg[14][31]_i_2_n_0 ;
  wire \block_reg[15][31]_i_1_n_0 ;
  wire \block_reg[15][31]_i_2_n_0 ;
  wire \block_reg[1][31]_i_1_n_0 ;
  wire \block_reg[1][31]_i_2_n_0 ;
  wire \block_reg[2][31]_i_1_n_0 ;
  wire \block_reg[2][31]_i_2_n_0 ;
  wire \block_reg[3][31]_i_1_n_0 ;
  wire \block_reg[3][31]_i_2_n_0 ;
  wire \block_reg[4][31]_i_1_n_0 ;
  wire \block_reg[4][31]_i_2_n_0 ;
  wire \block_reg[5][31]_i_1_n_0 ;
  wire \block_reg[5][31]_i_2_n_0 ;
  wire \block_reg[6][31]_i_1_n_0 ;
  wire \block_reg[6][31]_i_2_n_0 ;
  wire \block_reg[7][31]_i_1_n_0 ;
  wire \block_reg[7][31]_i_2_n_0 ;
  wire \block_reg[8][31]_i_1_n_0 ;
  wire \block_reg[8][31]_i_2_n_0 ;
  wire \block_reg[9][31]_i_1_n_0 ;
  wire \block_reg[9][31]_i_2_n_0 ;
  wire \c_reg[0]_i_1_n_0 ;
  wire \c_reg[10]_i_1_n_0 ;
  wire \c_reg[11]_i_1_n_0 ;
  wire \c_reg[12]_i_1_n_0 ;
  wire \c_reg[13]_i_1_n_0 ;
  wire \c_reg[14]_i_1_n_0 ;
  wire \c_reg[15]_i_1_n_0 ;
  wire \c_reg[16]_i_1_n_0 ;
  wire \c_reg[17]_i_1_n_0 ;
  wire \c_reg[18]_i_1_n_0 ;
  wire \c_reg[19]_i_1_n_0 ;
  wire \c_reg[1]_i_1_n_0 ;
  wire \c_reg[20]_i_1_n_0 ;
  wire \c_reg[21]_i_1_n_0 ;
  wire \c_reg[22]_i_1_n_0 ;
  wire \c_reg[23]_i_1_n_0 ;
  wire \c_reg[24]_i_1_n_0 ;
  wire \c_reg[25]_i_1_n_0 ;
  wire \c_reg[26]_i_1_n_0 ;
  wire \c_reg[27]_i_1_n_0 ;
  wire \c_reg[28]_i_1_n_0 ;
  wire \c_reg[29]_i_1_n_0 ;
  wire \c_reg[2]_i_1_n_0 ;
  wire \c_reg[30]_i_1_n_0 ;
  wire \c_reg[31]_i_1_n_0 ;
  wire \c_reg[3]_i_1_n_0 ;
  wire \c_reg[4]_i_1_n_0 ;
  wire \c_reg[5]_i_1_n_0 ;
  wire \c_reg[6]_i_1_n_0 ;
  wire \c_reg[7]_i_1_n_0 ;
  wire \c_reg[8]_i_1_n_0 ;
  wire \c_reg[9]_i_1_n_0 ;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ;
  wire \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ;
  wire \core/H_we ;
  wire \core/a_h_we ;
  wire [31:0]\core/a_new ;
  wire [31:0]\core/b_reg ;
  wire [31:0]\core/c_reg ;
  wire [31:0]\core/d_reg ;
  wire [31:0]\core/f_reg ;
  wire [31:0]\core/g_reg ;
  wire [31:0]\core/h_reg ;
  wire [31:0]\core/p_1_in ;
  wire [31:0]\core/p_3_in ;
  wire [31:0]\core/p_7_in ;
  wire [1:0]\core/sha256_ctrl_new ;
  wire [1:0]\core/sha256_ctrl_reg ;
  wire [5:0]\core/t_ctr_new ;
  wire [5:0]\core/t_ctr_reg_reg ;
  wire [31:0]\core/w_data ;
  wire [30:1]\core/w_mem_inst/d0 ;
  wire [30:30]\core/w_mem_inst/d1 ;
  wire [31:0]\core/w_mem_inst/p_2_in ;
  wire [31:0]\core/w_mem_inst/p_5_in ;
  wire [5:1]\core/w_mem_inst/w_ctr_new ;
  wire [5:0]\core/w_mem_inst/w_ctr_reg_reg ;
  wire \core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ;
  wire \core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ;
  wire \core/w_mem_inst/w_ctr_we ;
  wire [31:0]\core/w_mem_inst/w_mem00_new ;
  wire [31:0]\core/w_mem_inst/w_mem01_new ;
  wire [31:0]\core/w_mem_inst/w_mem02_new ;
  wire [31:0]\core/w_mem_inst/w_mem03_new ;
  wire [31:0]\core/w_mem_inst/w_mem04_new ;
  wire [31:0]\core/w_mem_inst/w_mem05_new ;
  wire [31:0]\core/w_mem_inst/w_mem06_new ;
  wire [31:0]\core/w_mem_inst/w_mem07_new ;
  wire [31:0]\core/w_mem_inst/w_mem08_new ;
  wire [31:0]\core/w_mem_inst/w_mem09_new ;
  wire [31:0]\core/w_mem_inst/w_mem10_new ;
  wire [31:0]\core/w_mem_inst/w_mem11_new ;
  wire [31:0]\core/w_mem_inst/w_mem12_new ;
  wire [31:0]\core/w_mem_inst/w_mem13_new ;
  wire [31:0]\core/w_mem_inst/w_mem14_new ;
  wire [31:0]\core/w_mem_inst/w_mem15_new ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[0] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[10] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[11] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[12] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[13] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[15] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[2] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[3] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[4] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[5] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[6] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[7] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[8] ;
  wire [31:0]\core/w_mem_inst/w_mem_reg[9] ;
  wire \core/w_mem_inst/w_mem_we ;
  wire [31:0]\core/w_mem_inst/w_new ;
  wire \core/w_next ;
  wire [511:0]core_block;
  wire [255:0]core_digest;
  wire core_digest_valid;
  wire core_ready;
  wire cs;
  wire cs_IBUF;
  wire \d_reg[0]_i_1_n_0 ;
  wire \d_reg[10]_i_1_n_0 ;
  wire \d_reg[11]_i_1_n_0 ;
  wire \d_reg[12]_i_1_n_0 ;
  wire \d_reg[13]_i_1_n_0 ;
  wire \d_reg[14]_i_1_n_0 ;
  wire \d_reg[15]_i_1_n_0 ;
  wire \d_reg[16]_i_1_n_0 ;
  wire \d_reg[17]_i_1_n_0 ;
  wire \d_reg[18]_i_1_n_0 ;
  wire \d_reg[19]_i_1_n_0 ;
  wire \d_reg[1]_i_1_n_0 ;
  wire \d_reg[20]_i_1_n_0 ;
  wire \d_reg[21]_i_1_n_0 ;
  wire \d_reg[22]_i_1_n_0 ;
  wire \d_reg[23]_i_1_n_0 ;
  wire \d_reg[24]_i_1_n_0 ;
  wire \d_reg[25]_i_1_n_0 ;
  wire \d_reg[26]_i_1_n_0 ;
  wire \d_reg[27]_i_1_n_0 ;
  wire \d_reg[28]_i_1_n_0 ;
  wire \d_reg[29]_i_1_n_0 ;
  wire \d_reg[2]_i_1_n_0 ;
  wire \d_reg[30]_i_1_n_0 ;
  wire \d_reg[31]_i_1_n_0 ;
  wire \d_reg[3]_i_1_n_0 ;
  wire \d_reg[4]_i_1_n_0 ;
  wire \d_reg[5]_i_1_n_0 ;
  wire \d_reg[6]_i_1_n_0 ;
  wire \d_reg[7]_i_1_n_0 ;
  wire \d_reg[8]_i_1_n_0 ;
  wire \d_reg[9]_i_1_n_0 ;
  wire [1:0]data1;
  wire [255:0]digest_reg;
  wire digest_valid_reg_i_1_n_0;
  wire \e_reg[11]_i_11_n_0 ;
  wire \e_reg[11]_i_12_n_0 ;
  wire \e_reg[11]_i_13_n_0 ;
  wire \e_reg[11]_i_14_n_0 ;
  wire \e_reg[11]_i_15_n_0 ;
  wire \e_reg[11]_i_16_n_0 ;
  wire \e_reg[11]_i_17_n_0 ;
  wire \e_reg[11]_i_18_n_0 ;
  wire \e_reg[11]_i_19_n_0 ;
  wire \e_reg[11]_i_20_n_0 ;
  wire \e_reg[11]_i_21_n_0 ;
  wire \e_reg[11]_i_23_n_0 ;
  wire \e_reg[11]_i_24_n_0 ;
  wire \e_reg[11]_i_25_n_0 ;
  wire \e_reg[11]_i_26_n_0 ;
  wire \e_reg[11]_i_27_n_0 ;
  wire \e_reg[11]_i_28_n_0 ;
  wire \e_reg[11]_i_29_n_0 ;
  wire \e_reg[11]_i_2_n_0 ;
  wire \e_reg[11]_i_30_n_0 ;
  wire \e_reg[11]_i_31_n_0 ;
  wire \e_reg[11]_i_3_n_0 ;
  wire \e_reg[11]_i_44_n_0 ;
  wire \e_reg[11]_i_45_n_0 ;
  wire \e_reg[11]_i_46_n_0 ;
  wire \e_reg[11]_i_47_n_0 ;
  wire \e_reg[11]_i_48_n_0 ;
  wire \e_reg[11]_i_49_n_0 ;
  wire \e_reg[11]_i_4_n_0 ;
  wire \e_reg[11]_i_50_n_0 ;
  wire \e_reg[11]_i_51_n_0 ;
  wire \e_reg[11]_i_52_n_0 ;
  wire \e_reg[11]_i_53_n_0 ;
  wire \e_reg[11]_i_54_n_0 ;
  wire \e_reg[11]_i_55_n_0 ;
  wire \e_reg[11]_i_56_n_0 ;
  wire \e_reg[11]_i_57_n_0 ;
  wire \e_reg[11]_i_58_n_0 ;
  wire \e_reg[11]_i_59_n_0 ;
  wire \e_reg[11]_i_5_n_0 ;
  wire \e_reg[11]_i_6_n_0 ;
  wire \e_reg[11]_i_7_n_0 ;
  wire \e_reg[11]_i_8_n_0 ;
  wire \e_reg[11]_i_9_n_0 ;
  wire \e_reg[15]_i_11_n_0 ;
  wire \e_reg[15]_i_12_n_0 ;
  wire \e_reg[15]_i_13_n_0 ;
  wire \e_reg[15]_i_14_n_0 ;
  wire \e_reg[15]_i_15_n_0 ;
  wire \e_reg[15]_i_16_n_0 ;
  wire \e_reg[15]_i_17_n_0 ;
  wire \e_reg[15]_i_18_n_0 ;
  wire \e_reg[15]_i_19_n_0 ;
  wire \e_reg[15]_i_20_n_0 ;
  wire \e_reg[15]_i_21_n_0 ;
  wire \e_reg[15]_i_23_n_0 ;
  wire \e_reg[15]_i_24_n_0 ;
  wire \e_reg[15]_i_25_n_0 ;
  wire \e_reg[15]_i_26_n_0 ;
  wire \e_reg[15]_i_27_n_0 ;
  wire \e_reg[15]_i_28_n_0 ;
  wire \e_reg[15]_i_29_n_0 ;
  wire \e_reg[15]_i_2_n_0 ;
  wire \e_reg[15]_i_30_n_0 ;
  wire \e_reg[15]_i_31_n_0 ;
  wire \e_reg[15]_i_3_n_0 ;
  wire \e_reg[15]_i_44_n_0 ;
  wire \e_reg[15]_i_45_n_0 ;
  wire \e_reg[15]_i_46_n_0 ;
  wire \e_reg[15]_i_47_n_0 ;
  wire \e_reg[15]_i_48_n_0 ;
  wire \e_reg[15]_i_49_n_0 ;
  wire \e_reg[15]_i_4_n_0 ;
  wire \e_reg[15]_i_50_n_0 ;
  wire \e_reg[15]_i_51_n_0 ;
  wire \e_reg[15]_i_52_n_0 ;
  wire \e_reg[15]_i_53_n_0 ;
  wire \e_reg[15]_i_54_n_0 ;
  wire \e_reg[15]_i_55_n_0 ;
  wire \e_reg[15]_i_56_n_0 ;
  wire \e_reg[15]_i_57_n_0 ;
  wire \e_reg[15]_i_58_n_0 ;
  wire \e_reg[15]_i_59_n_0 ;
  wire \e_reg[15]_i_5_n_0 ;
  wire \e_reg[15]_i_6_n_0 ;
  wire \e_reg[15]_i_7_n_0 ;
  wire \e_reg[15]_i_8_n_0 ;
  wire \e_reg[15]_i_9_n_0 ;
  wire \e_reg[19]_i_11_n_0 ;
  wire \e_reg[19]_i_12_n_0 ;
  wire \e_reg[19]_i_13_n_0 ;
  wire \e_reg[19]_i_14_n_0 ;
  wire \e_reg[19]_i_15_n_0 ;
  wire \e_reg[19]_i_16_n_0 ;
  wire \e_reg[19]_i_17_n_0 ;
  wire \e_reg[19]_i_18_n_0 ;
  wire \e_reg[19]_i_19_n_0 ;
  wire \e_reg[19]_i_20_n_0 ;
  wire \e_reg[19]_i_21_n_0 ;
  wire \e_reg[19]_i_22_n_0 ;
  wire \e_reg[19]_i_24_n_0 ;
  wire \e_reg[19]_i_25_n_0 ;
  wire \e_reg[19]_i_26_n_0 ;
  wire \e_reg[19]_i_27_n_0 ;
  wire \e_reg[19]_i_28_n_0 ;
  wire \e_reg[19]_i_29_n_0 ;
  wire \e_reg[19]_i_2_n_0 ;
  wire \e_reg[19]_i_30_n_0 ;
  wire \e_reg[19]_i_31_n_0 ;
  wire \e_reg[19]_i_32_n_0 ;
  wire \e_reg[19]_i_3_n_0 ;
  wire \e_reg[19]_i_45_n_0 ;
  wire \e_reg[19]_i_46_n_0 ;
  wire \e_reg[19]_i_47_n_0 ;
  wire \e_reg[19]_i_48_n_0 ;
  wire \e_reg[19]_i_49_n_0 ;
  wire \e_reg[19]_i_4_n_0 ;
  wire \e_reg[19]_i_50_n_0 ;
  wire \e_reg[19]_i_51_n_0 ;
  wire \e_reg[19]_i_52_n_0 ;
  wire \e_reg[19]_i_53_n_0 ;
  wire \e_reg[19]_i_54_n_0 ;
  wire \e_reg[19]_i_55_n_0 ;
  wire \e_reg[19]_i_56_n_0 ;
  wire \e_reg[19]_i_57_n_0 ;
  wire \e_reg[19]_i_58_n_0 ;
  wire \e_reg[19]_i_59_n_0 ;
  wire \e_reg[19]_i_5_n_0 ;
  wire \e_reg[19]_i_60_n_0 ;
  wire \e_reg[19]_i_6_n_0 ;
  wire \e_reg[19]_i_7_n_0 ;
  wire \e_reg[19]_i_8_n_0 ;
  wire \e_reg[19]_i_9_n_0 ;
  wire \e_reg[23]_i_11_n_0 ;
  wire \e_reg[23]_i_12_n_0 ;
  wire \e_reg[23]_i_13_n_0 ;
  wire \e_reg[23]_i_14_n_0 ;
  wire \e_reg[23]_i_15_n_0 ;
  wire \e_reg[23]_i_16_n_0 ;
  wire \e_reg[23]_i_17_n_0 ;
  wire \e_reg[23]_i_18_n_0 ;
  wire \e_reg[23]_i_19_n_0 ;
  wire \e_reg[23]_i_20_n_0 ;
  wire \e_reg[23]_i_21_n_0 ;
  wire \e_reg[23]_i_23_n_0 ;
  wire \e_reg[23]_i_24_n_0 ;
  wire \e_reg[23]_i_25_n_0 ;
  wire \e_reg[23]_i_26_n_0 ;
  wire \e_reg[23]_i_27_n_0 ;
  wire \e_reg[23]_i_28_n_0 ;
  wire \e_reg[23]_i_29_n_0 ;
  wire \e_reg[23]_i_2_n_0 ;
  wire \e_reg[23]_i_30_n_0 ;
  wire \e_reg[23]_i_31_n_0 ;
  wire \e_reg[23]_i_3_n_0 ;
  wire \e_reg[23]_i_44_n_0 ;
  wire \e_reg[23]_i_45_n_0 ;
  wire \e_reg[23]_i_46_n_0 ;
  wire \e_reg[23]_i_47_n_0 ;
  wire \e_reg[23]_i_48_n_0 ;
  wire \e_reg[23]_i_49_n_0 ;
  wire \e_reg[23]_i_4_n_0 ;
  wire \e_reg[23]_i_50_n_0 ;
  wire \e_reg[23]_i_51_n_0 ;
  wire \e_reg[23]_i_52_n_0 ;
  wire \e_reg[23]_i_53_n_0 ;
  wire \e_reg[23]_i_54_n_0 ;
  wire \e_reg[23]_i_55_n_0 ;
  wire \e_reg[23]_i_56_n_0 ;
  wire \e_reg[23]_i_57_n_0 ;
  wire \e_reg[23]_i_58_n_0 ;
  wire \e_reg[23]_i_59_n_0 ;
  wire \e_reg[23]_i_5_n_0 ;
  wire \e_reg[23]_i_6_n_0 ;
  wire \e_reg[23]_i_7_n_0 ;
  wire \e_reg[23]_i_8_n_0 ;
  wire \e_reg[23]_i_9_n_0 ;
  wire \e_reg[27]_i_11_n_0 ;
  wire \e_reg[27]_i_12_n_0 ;
  wire \e_reg[27]_i_13_n_0 ;
  wire \e_reg[27]_i_14_n_0 ;
  wire \e_reg[27]_i_15_n_0 ;
  wire \e_reg[27]_i_16_n_0 ;
  wire \e_reg[27]_i_17_n_0 ;
  wire \e_reg[27]_i_18_n_0 ;
  wire \e_reg[27]_i_19_n_0 ;
  wire \e_reg[27]_i_20_n_0 ;
  wire \e_reg[27]_i_21_n_0 ;
  wire \e_reg[27]_i_23_n_0 ;
  wire \e_reg[27]_i_24_n_0 ;
  wire \e_reg[27]_i_25_n_0 ;
  wire \e_reg[27]_i_26_n_0 ;
  wire \e_reg[27]_i_27_n_0 ;
  wire \e_reg[27]_i_28_n_0 ;
  wire \e_reg[27]_i_29_n_0 ;
  wire \e_reg[27]_i_2_n_0 ;
  wire \e_reg[27]_i_30_n_0 ;
  wire \e_reg[27]_i_31_n_0 ;
  wire \e_reg[27]_i_3_n_0 ;
  wire \e_reg[27]_i_44_n_0 ;
  wire \e_reg[27]_i_45_n_0 ;
  wire \e_reg[27]_i_46_n_0 ;
  wire \e_reg[27]_i_47_n_0 ;
  wire \e_reg[27]_i_48_n_0 ;
  wire \e_reg[27]_i_49_n_0 ;
  wire \e_reg[27]_i_4_n_0 ;
  wire \e_reg[27]_i_50_n_0 ;
  wire \e_reg[27]_i_51_n_0 ;
  wire \e_reg[27]_i_52_n_0 ;
  wire \e_reg[27]_i_53_n_0 ;
  wire \e_reg[27]_i_54_n_0 ;
  wire \e_reg[27]_i_55_n_0 ;
  wire \e_reg[27]_i_56_n_0 ;
  wire \e_reg[27]_i_57_n_0 ;
  wire \e_reg[27]_i_58_n_0 ;
  wire \e_reg[27]_i_59_n_0 ;
  wire \e_reg[27]_i_5_n_0 ;
  wire \e_reg[27]_i_6_n_0 ;
  wire \e_reg[27]_i_7_n_0 ;
  wire \e_reg[27]_i_8_n_0 ;
  wire \e_reg[27]_i_9_n_0 ;
  wire \e_reg[31]_i_100_n_0 ;
  wire \e_reg[31]_i_101_n_0 ;
  wire \e_reg[31]_i_102_n_0 ;
  wire \e_reg[31]_i_103_n_0 ;
  wire \e_reg[31]_i_104_n_0 ;
  wire \e_reg[31]_i_11_n_0 ;
  wire \e_reg[31]_i_12_n_0 ;
  wire \e_reg[31]_i_13_n_0 ;
  wire \e_reg[31]_i_14_n_0 ;
  wire \e_reg[31]_i_15_n_0 ;
  wire \e_reg[31]_i_16_n_0 ;
  wire \e_reg[31]_i_17_n_0 ;
  wire \e_reg[31]_i_18_n_0 ;
  wire \e_reg[31]_i_20_n_0 ;
  wire \e_reg[31]_i_21_n_0 ;
  wire \e_reg[31]_i_23_n_0 ;
  wire \e_reg[31]_i_24_n_0 ;
  wire \e_reg[31]_i_25_n_0 ;
  wire \e_reg[31]_i_26_n_0 ;
  wire \e_reg[31]_i_27_n_0 ;
  wire \e_reg[31]_i_28_n_0 ;
  wire \e_reg[31]_i_29_n_0 ;
  wire \e_reg[31]_i_30_n_0 ;
  wire \e_reg[31]_i_31_n_0 ;
  wire \e_reg[31]_i_32_n_0 ;
  wire \e_reg[31]_i_33_n_0 ;
  wire \e_reg[31]_i_34_n_0 ;
  wire \e_reg[31]_i_35_n_0 ;
  wire \e_reg[31]_i_36_n_0 ;
  wire \e_reg[31]_i_37_n_0 ;
  wire \e_reg[31]_i_38_n_0 ;
  wire \e_reg[31]_i_39_n_0 ;
  wire \e_reg[31]_i_3_n_0 ;
  wire \e_reg[31]_i_40_n_0 ;
  wire \e_reg[31]_i_41_n_0 ;
  wire \e_reg[31]_i_4_n_0 ;
  wire \e_reg[31]_i_5_n_0 ;
  wire \e_reg[31]_i_69_n_0 ;
  wire \e_reg[31]_i_6_n_0 ;
  wire \e_reg[31]_i_70_n_0 ;
  wire \e_reg[31]_i_71_n_0 ;
  wire \e_reg[31]_i_72_n_0 ;
  wire \e_reg[31]_i_73_n_0 ;
  wire \e_reg[31]_i_74_n_0 ;
  wire \e_reg[31]_i_75_n_0 ;
  wire \e_reg[31]_i_76_n_0 ;
  wire \e_reg[31]_i_77_n_0 ;
  wire \e_reg[31]_i_78_n_0 ;
  wire \e_reg[31]_i_79_n_0 ;
  wire \e_reg[31]_i_7_n_0 ;
  wire \e_reg[31]_i_80_n_0 ;
  wire \e_reg[31]_i_81_n_0 ;
  wire \e_reg[31]_i_82_n_0 ;
  wire \e_reg[31]_i_83_n_0 ;
  wire \e_reg[31]_i_84_n_0 ;
  wire \e_reg[31]_i_85_n_0 ;
  wire \e_reg[31]_i_86_n_0 ;
  wire \e_reg[31]_i_87_n_0 ;
  wire \e_reg[31]_i_88_n_0 ;
  wire \e_reg[31]_i_89_n_0 ;
  wire \e_reg[31]_i_8_n_0 ;
  wire \e_reg[31]_i_90_n_0 ;
  wire \e_reg[31]_i_91_n_0 ;
  wire \e_reg[31]_i_92_n_0 ;
  wire \e_reg[31]_i_93_n_0 ;
  wire \e_reg[31]_i_94_n_0 ;
  wire \e_reg[31]_i_95_n_0 ;
  wire \e_reg[31]_i_96_n_0 ;
  wire \e_reg[31]_i_97_n_0 ;
  wire \e_reg[31]_i_98_n_0 ;
  wire \e_reg[31]_i_99_n_0 ;
  wire \e_reg[31]_i_9_n_0 ;
  wire \e_reg[3]_i_11_n_0 ;
  wire \e_reg[3]_i_12_n_0 ;
  wire \e_reg[3]_i_13_n_0 ;
  wire \e_reg[3]_i_14_n_0 ;
  wire \e_reg[3]_i_15_n_0 ;
  wire \e_reg[3]_i_16_n_0 ;
  wire \e_reg[3]_i_17_n_0 ;
  wire \e_reg[3]_i_18_n_0 ;
  wire \e_reg[3]_i_19_n_0 ;
  wire \e_reg[3]_i_20_n_0 ;
  wire \e_reg[3]_i_2_n_0 ;
  wire \e_reg[3]_i_3_n_0 ;
  wire \e_reg[3]_i_4_n_0 ;
  wire \e_reg[3]_i_5_n_0 ;
  wire \e_reg[3]_i_6_n_0 ;
  wire \e_reg[3]_i_7_n_0 ;
  wire \e_reg[3]_i_8_n_0 ;
  wire \e_reg[3]_i_9_n_0 ;
  wire \e_reg[7]_i_11_n_0 ;
  wire \e_reg[7]_i_12_n_0 ;
  wire \e_reg[7]_i_13_n_0 ;
  wire \e_reg[7]_i_14_n_0 ;
  wire \e_reg[7]_i_15_n_0 ;
  wire \e_reg[7]_i_16_n_0 ;
  wire \e_reg[7]_i_17_n_0 ;
  wire \e_reg[7]_i_18_n_0 ;
  wire \e_reg[7]_i_19_n_0 ;
  wire \e_reg[7]_i_20_n_0 ;
  wire \e_reg[7]_i_21_n_0 ;
  wire \e_reg[7]_i_23_n_0 ;
  wire \e_reg[7]_i_24_n_0 ;
  wire \e_reg[7]_i_25_n_0 ;
  wire \e_reg[7]_i_26_n_0 ;
  wire \e_reg[7]_i_27_n_0 ;
  wire \e_reg[7]_i_28_n_0 ;
  wire \e_reg[7]_i_29_n_0 ;
  wire \e_reg[7]_i_2_n_0 ;
  wire \e_reg[7]_i_30_n_0 ;
  wire \e_reg[7]_i_3_n_0 ;
  wire \e_reg[7]_i_40_n_0 ;
  wire \e_reg[7]_i_41_n_0 ;
  wire \e_reg[7]_i_42_n_0 ;
  wire \e_reg[7]_i_43_n_0 ;
  wire \e_reg[7]_i_44_n_0 ;
  wire \e_reg[7]_i_45_n_0 ;
  wire \e_reg[7]_i_46_n_0 ;
  wire \e_reg[7]_i_47_n_0 ;
  wire \e_reg[7]_i_48_n_0 ;
  wire \e_reg[7]_i_49_n_0 ;
  wire \e_reg[7]_i_4_n_0 ;
  wire \e_reg[7]_i_50_n_0 ;
  wire \e_reg[7]_i_51_n_0 ;
  wire \e_reg[7]_i_5_n_0 ;
  wire \e_reg[7]_i_6_n_0 ;
  wire \e_reg[7]_i_7_n_0 ;
  wire \e_reg[7]_i_8_n_0 ;
  wire \e_reg[7]_i_9_n_0 ;
  wire \e_reg_reg[11]_i_10_n_0 ;
  wire \e_reg_reg[11]_i_1_n_0 ;
  wire \e_reg_reg[11]_i_1_n_4 ;
  wire \e_reg_reg[11]_i_1_n_5 ;
  wire \e_reg_reg[11]_i_1_n_6 ;
  wire \e_reg_reg[11]_i_1_n_7 ;
  wire \e_reg_reg[11]_i_22_n_0 ;
  wire \e_reg_reg[11]_i_22_n_4 ;
  wire \e_reg_reg[11]_i_22_n_5 ;
  wire \e_reg_reg[11]_i_22_n_6 ;
  wire \e_reg_reg[11]_i_22_n_7 ;
  wire \e_reg_reg[11]_i_36_n_0 ;
  wire \e_reg_reg[11]_i_37_n_0 ;
  wire \e_reg_reg[11]_i_38_n_0 ;
  wire \e_reg_reg[11]_i_39_n_0 ;
  wire \e_reg_reg[11]_i_40_n_0 ;
  wire \e_reg_reg[11]_i_41_n_0 ;
  wire \e_reg_reg[11]_i_42_n_0 ;
  wire \e_reg_reg[11]_i_43_n_0 ;
  wire \e_reg_reg[15]_i_10_n_0 ;
  wire \e_reg_reg[15]_i_1_n_0 ;
  wire \e_reg_reg[15]_i_1_n_4 ;
  wire \e_reg_reg[15]_i_1_n_5 ;
  wire \e_reg_reg[15]_i_1_n_6 ;
  wire \e_reg_reg[15]_i_1_n_7 ;
  wire \e_reg_reg[15]_i_22_n_0 ;
  wire \e_reg_reg[15]_i_22_n_4 ;
  wire \e_reg_reg[15]_i_22_n_5 ;
  wire \e_reg_reg[15]_i_22_n_6 ;
  wire \e_reg_reg[15]_i_22_n_7 ;
  wire \e_reg_reg[15]_i_36_n_0 ;
  wire \e_reg_reg[15]_i_37_n_0 ;
  wire \e_reg_reg[15]_i_38_n_0 ;
  wire \e_reg_reg[15]_i_39_n_0 ;
  wire \e_reg_reg[15]_i_40_n_0 ;
  wire \e_reg_reg[15]_i_41_n_0 ;
  wire \e_reg_reg[15]_i_42_n_0 ;
  wire \e_reg_reg[15]_i_43_n_0 ;
  wire \e_reg_reg[19]_i_10_n_0 ;
  wire \e_reg_reg[19]_i_1_n_0 ;
  wire \e_reg_reg[19]_i_1_n_4 ;
  wire \e_reg_reg[19]_i_1_n_5 ;
  wire \e_reg_reg[19]_i_1_n_6 ;
  wire \e_reg_reg[19]_i_1_n_7 ;
  wire \e_reg_reg[19]_i_23_n_0 ;
  wire \e_reg_reg[19]_i_23_n_4 ;
  wire \e_reg_reg[19]_i_23_n_5 ;
  wire \e_reg_reg[19]_i_23_n_6 ;
  wire \e_reg_reg[19]_i_23_n_7 ;
  wire \e_reg_reg[19]_i_37_n_0 ;
  wire \e_reg_reg[19]_i_38_n_0 ;
  wire \e_reg_reg[19]_i_39_n_0 ;
  wire \e_reg_reg[19]_i_40_n_0 ;
  wire \e_reg_reg[19]_i_41_n_0 ;
  wire \e_reg_reg[19]_i_42_n_0 ;
  wire \e_reg_reg[19]_i_43_n_0 ;
  wire \e_reg_reg[19]_i_44_n_0 ;
  wire \e_reg_reg[23]_i_10_n_0 ;
  wire \e_reg_reg[23]_i_1_n_0 ;
  wire \e_reg_reg[23]_i_1_n_4 ;
  wire \e_reg_reg[23]_i_1_n_5 ;
  wire \e_reg_reg[23]_i_1_n_6 ;
  wire \e_reg_reg[23]_i_1_n_7 ;
  wire \e_reg_reg[23]_i_22_n_0 ;
  wire \e_reg_reg[23]_i_22_n_4 ;
  wire \e_reg_reg[23]_i_22_n_5 ;
  wire \e_reg_reg[23]_i_22_n_6 ;
  wire \e_reg_reg[23]_i_22_n_7 ;
  wire \e_reg_reg[23]_i_36_n_0 ;
  wire \e_reg_reg[23]_i_37_n_0 ;
  wire \e_reg_reg[23]_i_38_n_0 ;
  wire \e_reg_reg[23]_i_39_n_0 ;
  wire \e_reg_reg[23]_i_40_n_0 ;
  wire \e_reg_reg[23]_i_41_n_0 ;
  wire \e_reg_reg[23]_i_42_n_0 ;
  wire \e_reg_reg[23]_i_43_n_0 ;
  wire \e_reg_reg[27]_i_10_n_0 ;
  wire \e_reg_reg[27]_i_1_n_0 ;
  wire \e_reg_reg[27]_i_1_n_4 ;
  wire \e_reg_reg[27]_i_1_n_5 ;
  wire \e_reg_reg[27]_i_1_n_6 ;
  wire \e_reg_reg[27]_i_1_n_7 ;
  wire \e_reg_reg[27]_i_22_n_0 ;
  wire \e_reg_reg[27]_i_22_n_4 ;
  wire \e_reg_reg[27]_i_22_n_5 ;
  wire \e_reg_reg[27]_i_22_n_6 ;
  wire \e_reg_reg[27]_i_22_n_7 ;
  wire \e_reg_reg[27]_i_36_n_0 ;
  wire \e_reg_reg[27]_i_37_n_0 ;
  wire \e_reg_reg[27]_i_38_n_0 ;
  wire \e_reg_reg[27]_i_39_n_0 ;
  wire \e_reg_reg[27]_i_40_n_0 ;
  wire \e_reg_reg[27]_i_41_n_0 ;
  wire \e_reg_reg[27]_i_42_n_0 ;
  wire \e_reg_reg[27]_i_43_n_0 ;
  wire \e_reg_reg[31]_i_19_n_4 ;
  wire \e_reg_reg[31]_i_19_n_5 ;
  wire \e_reg_reg[31]_i_19_n_6 ;
  wire \e_reg_reg[31]_i_19_n_7 ;
  wire \e_reg_reg[31]_i_22_n_0 ;
  wire \e_reg_reg[31]_i_22_n_4 ;
  wire \e_reg_reg[31]_i_22_n_5 ;
  wire \e_reg_reg[31]_i_22_n_6 ;
  wire \e_reg_reg[31]_i_22_n_7 ;
  wire \e_reg_reg[31]_i_2_n_4 ;
  wire \e_reg_reg[31]_i_2_n_5 ;
  wire \e_reg_reg[31]_i_2_n_6 ;
  wire \e_reg_reg[31]_i_2_n_7 ;
  wire \e_reg_reg[31]_i_51_n_0 ;
  wire \e_reg_reg[31]_i_52_n_0 ;
  wire \e_reg_reg[31]_i_53_n_0 ;
  wire \e_reg_reg[31]_i_54_n_0 ;
  wire \e_reg_reg[31]_i_55_n_0 ;
  wire \e_reg_reg[31]_i_56_n_0 ;
  wire \e_reg_reg[31]_i_57_n_0 ;
  wire \e_reg_reg[31]_i_58_n_0 ;
  wire \e_reg_reg[31]_i_59_n_0 ;
  wire \e_reg_reg[31]_i_60_n_0 ;
  wire \e_reg_reg[31]_i_61_n_0 ;
  wire \e_reg_reg[31]_i_62_n_0 ;
  wire \e_reg_reg[31]_i_63_n_0 ;
  wire \e_reg_reg[31]_i_64_n_0 ;
  wire \e_reg_reg[31]_i_65_n_0 ;
  wire \e_reg_reg[31]_i_66_n_0 ;
  wire \e_reg_reg[31]_i_67_n_0 ;
  wire \e_reg_reg[31]_i_68_n_0 ;
  wire \e_reg_reg[3]_i_10_n_0 ;
  wire \e_reg_reg[3]_i_1_n_0 ;
  wire \e_reg_reg[3]_i_1_n_4 ;
  wire \e_reg_reg[3]_i_1_n_5 ;
  wire \e_reg_reg[3]_i_1_n_6 ;
  wire \e_reg_reg[3]_i_1_n_7 ;
  wire \e_reg_reg[7]_i_10_n_0 ;
  wire \e_reg_reg[7]_i_1_n_0 ;
  wire \e_reg_reg[7]_i_1_n_4 ;
  wire \e_reg_reg[7]_i_1_n_5 ;
  wire \e_reg_reg[7]_i_1_n_6 ;
  wire \e_reg_reg[7]_i_1_n_7 ;
  wire \e_reg_reg[7]_i_22_n_0 ;
  wire \e_reg_reg[7]_i_22_n_4 ;
  wire \e_reg_reg[7]_i_22_n_5 ;
  wire \e_reg_reg[7]_i_22_n_6 ;
  wire \e_reg_reg[7]_i_22_n_7 ;
  wire \e_reg_reg[7]_i_34_n_0 ;
  wire \e_reg_reg[7]_i_35_n_0 ;
  wire \e_reg_reg[7]_i_36_n_0 ;
  wire \e_reg_reg[7]_i_37_n_0 ;
  wire \e_reg_reg[7]_i_38_n_0 ;
  wire \e_reg_reg[7]_i_39_n_0 ;
  wire error;
  wire \f_reg[0]_i_1_n_0 ;
  wire \f_reg[10]_i_1_n_0 ;
  wire \f_reg[11]_i_1_n_0 ;
  wire \f_reg[12]_i_1_n_0 ;
  wire \f_reg[13]_i_1_n_0 ;
  wire \f_reg[14]_i_1_n_0 ;
  wire \f_reg[15]_i_1_n_0 ;
  wire \f_reg[16]_i_1_n_0 ;
  wire \f_reg[17]_i_1_n_0 ;
  wire \f_reg[18]_i_1_n_0 ;
  wire \f_reg[19]_i_1_n_0 ;
  wire \f_reg[1]_i_1_n_0 ;
  wire \f_reg[20]_i_1_n_0 ;
  wire \f_reg[21]_i_1_n_0 ;
  wire \f_reg[22]_i_1_n_0 ;
  wire \f_reg[23]_i_1_n_0 ;
  wire \f_reg[24]_i_1_n_0 ;
  wire \f_reg[25]_i_1_n_0 ;
  wire \f_reg[26]_i_1_n_0 ;
  wire \f_reg[27]_i_1_n_0 ;
  wire \f_reg[28]_i_1_n_0 ;
  wire \f_reg[29]_i_1_n_0 ;
  wire \f_reg[2]_i_1_n_0 ;
  wire \f_reg[30]_i_1_n_0 ;
  wire \f_reg[31]_i_1_n_0 ;
  wire \f_reg[31]_i_2_n_0 ;
  wire \f_reg[31]_i_3_n_0 ;
  wire \f_reg[3]_i_1_n_0 ;
  wire \f_reg[4]_i_1_n_0 ;
  wire \f_reg[5]_i_1_n_0 ;
  wire \f_reg[6]_i_1_n_0 ;
  wire \f_reg[7]_i_1_n_0 ;
  wire \f_reg[8]_i_1_n_0 ;
  wire \f_reg[9]_i_1_n_0 ;
  wire g0_b0_n_0;
  wire g0_b10_n_0;
  wire g0_b11_n_0;
  wire g0_b12_n_0;
  wire g0_b13_n_0;
  wire g0_b14_n_0;
  wire g0_b15_n_0;
  wire g0_b16_n_0;
  wire g0_b17_n_0;
  wire g0_b18_n_0;
  wire g0_b19_n_0;
  wire g0_b1_n_0;
  wire g0_b20_n_0;
  wire g0_b21_n_0;
  wire g0_b22_n_0;
  wire g0_b23_n_0;
  wire g0_b24_n_0;
  wire g0_b25_n_0;
  wire g0_b26_n_0;
  wire g0_b27_n_0;
  wire g0_b28_n_0;
  wire g0_b29_n_0;
  wire g0_b2_n_0;
  wire g0_b30_n_0;
  wire g0_b31_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire g0_b9_n_0;
  wire \g_reg[0]_i_1_n_0 ;
  wire \g_reg[10]_i_1_n_0 ;
  wire \g_reg[11]_i_1_n_0 ;
  wire \g_reg[12]_i_1_n_0 ;
  wire \g_reg[13]_i_1_n_0 ;
  wire \g_reg[14]_i_1_n_0 ;
  wire \g_reg[15]_i_1_n_0 ;
  wire \g_reg[16]_i_1_n_0 ;
  wire \g_reg[17]_i_1_n_0 ;
  wire \g_reg[18]_i_1_n_0 ;
  wire \g_reg[19]_i_1_n_0 ;
  wire \g_reg[1]_i_1_n_0 ;
  wire \g_reg[20]_i_1_n_0 ;
  wire \g_reg[21]_i_1_n_0 ;
  wire \g_reg[22]_i_1_n_0 ;
  wire \g_reg[23]_i_1_n_0 ;
  wire \g_reg[24]_i_1_n_0 ;
  wire \g_reg[25]_i_1_n_0 ;
  wire \g_reg[26]_i_1_n_0 ;
  wire \g_reg[27]_i_1_n_0 ;
  wire \g_reg[28]_i_1_n_0 ;
  wire \g_reg[29]_i_1_n_0 ;
  wire \g_reg[2]_i_1_n_0 ;
  wire \g_reg[30]_i_1_n_0 ;
  wire \g_reg[31]_i_1_n_0 ;
  wire \g_reg[3]_i_1_n_0 ;
  wire \g_reg[4]_i_1_n_0 ;
  wire \g_reg[5]_i_1_n_0 ;
  wire \g_reg[6]_i_1_n_0 ;
  wire \g_reg[7]_i_1_n_0 ;
  wire \g_reg[8]_i_1_n_0 ;
  wire \g_reg[9]_i_1_n_0 ;
  wire \h_reg[0]_i_1_n_0 ;
  wire \h_reg[10]_i_1_n_0 ;
  wire \h_reg[11]_i_1_n_0 ;
  wire \h_reg[12]_i_1_n_0 ;
  wire \h_reg[13]_i_1_n_0 ;
  wire \h_reg[14]_i_1_n_0 ;
  wire \h_reg[15]_i_1_n_0 ;
  wire \h_reg[16]_i_1_n_0 ;
  wire \h_reg[17]_i_1_n_0 ;
  wire \h_reg[18]_i_1_n_0 ;
  wire \h_reg[19]_i_1_n_0 ;
  wire \h_reg[1]_i_1_n_0 ;
  wire \h_reg[20]_i_1_n_0 ;
  wire \h_reg[21]_i_1_n_0 ;
  wire \h_reg[22]_i_1_n_0 ;
  wire \h_reg[23]_i_1_n_0 ;
  wire \h_reg[24]_i_1_n_0 ;
  wire \h_reg[25]_i_1_n_0 ;
  wire \h_reg[26]_i_1_n_0 ;
  wire \h_reg[27]_i_1_n_0 ;
  wire \h_reg[28]_i_1_n_0 ;
  wire \h_reg[29]_i_1_n_0 ;
  wire \h_reg[2]_i_1_n_0 ;
  wire \h_reg[30]_i_1_n_0 ;
  wire \h_reg[31]_i_1_n_0 ;
  wire \h_reg[3]_i_1_n_0 ;
  wire \h_reg[4]_i_1_n_0 ;
  wire \h_reg[5]_i_1_n_0 ;
  wire \h_reg[6]_i_1_n_0 ;
  wire \h_reg[7]_i_1_n_0 ;
  wire \h_reg[8]_i_1_n_0 ;
  wire \h_reg[9]_i_1_n_0 ;
  wire init_new0_out;
  wire init_reg_i_2_n_0;
  wire init_reg_i_3_n_0;
  wire mode_reg_i_1_n_0;
  wire mode_reg_reg_rep_n_0;
  wire mode_reg_rep_i_1_n_0;
  wire next_new1_out;
  wire [2:0]p_1_in;
  wire [31:0]read_data;
  wire [31:0]read_data_OBUF;
  wire \read_data_OBUF[0]_inst_i_10_n_0 ;
  wire \read_data_OBUF[0]_inst_i_11_n_0 ;
  wire \read_data_OBUF[0]_inst_i_12_n_0 ;
  wire \read_data_OBUF[0]_inst_i_13_n_0 ;
  wire \read_data_OBUF[0]_inst_i_2_n_0 ;
  wire \read_data_OBUF[0]_inst_i_3_n_0 ;
  wire \read_data_OBUF[0]_inst_i_4_n_0 ;
  wire \read_data_OBUF[0]_inst_i_5_n_0 ;
  wire \read_data_OBUF[0]_inst_i_6_n_0 ;
  wire \read_data_OBUF[0]_inst_i_7_n_0 ;
  wire \read_data_OBUF[0]_inst_i_8_n_0 ;
  wire \read_data_OBUF[0]_inst_i_9_n_0 ;
  wire \read_data_OBUF[10]_inst_i_10_n_0 ;
  wire \read_data_OBUF[10]_inst_i_11_n_0 ;
  wire \read_data_OBUF[10]_inst_i_12_n_0 ;
  wire \read_data_OBUF[10]_inst_i_2_n_0 ;
  wire \read_data_OBUF[10]_inst_i_3_n_0 ;
  wire \read_data_OBUF[10]_inst_i_4_n_0 ;
  wire \read_data_OBUF[10]_inst_i_5_n_0 ;
  wire \read_data_OBUF[10]_inst_i_6_n_0 ;
  wire \read_data_OBUF[10]_inst_i_7_n_0 ;
  wire \read_data_OBUF[10]_inst_i_8_n_0 ;
  wire \read_data_OBUF[10]_inst_i_9_n_0 ;
  wire \read_data_OBUF[11]_inst_i_10_n_0 ;
  wire \read_data_OBUF[11]_inst_i_11_n_0 ;
  wire \read_data_OBUF[11]_inst_i_12_n_0 ;
  wire \read_data_OBUF[11]_inst_i_2_n_0 ;
  wire \read_data_OBUF[11]_inst_i_3_n_0 ;
  wire \read_data_OBUF[11]_inst_i_4_n_0 ;
  wire \read_data_OBUF[11]_inst_i_5_n_0 ;
  wire \read_data_OBUF[11]_inst_i_6_n_0 ;
  wire \read_data_OBUF[11]_inst_i_7_n_0 ;
  wire \read_data_OBUF[11]_inst_i_8_n_0 ;
  wire \read_data_OBUF[11]_inst_i_9_n_0 ;
  wire \read_data_OBUF[12]_inst_i_10_n_0 ;
  wire \read_data_OBUF[12]_inst_i_11_n_0 ;
  wire \read_data_OBUF[12]_inst_i_12_n_0 ;
  wire \read_data_OBUF[12]_inst_i_2_n_0 ;
  wire \read_data_OBUF[12]_inst_i_3_n_0 ;
  wire \read_data_OBUF[12]_inst_i_4_n_0 ;
  wire \read_data_OBUF[12]_inst_i_5_n_0 ;
  wire \read_data_OBUF[12]_inst_i_6_n_0 ;
  wire \read_data_OBUF[12]_inst_i_7_n_0 ;
  wire \read_data_OBUF[12]_inst_i_8_n_0 ;
  wire \read_data_OBUF[12]_inst_i_9_n_0 ;
  wire \read_data_OBUF[13]_inst_i_10_n_0 ;
  wire \read_data_OBUF[13]_inst_i_11_n_0 ;
  wire \read_data_OBUF[13]_inst_i_12_n_0 ;
  wire \read_data_OBUF[13]_inst_i_2_n_0 ;
  wire \read_data_OBUF[13]_inst_i_3_n_0 ;
  wire \read_data_OBUF[13]_inst_i_4_n_0 ;
  wire \read_data_OBUF[13]_inst_i_5_n_0 ;
  wire \read_data_OBUF[13]_inst_i_6_n_0 ;
  wire \read_data_OBUF[13]_inst_i_7_n_0 ;
  wire \read_data_OBUF[13]_inst_i_8_n_0 ;
  wire \read_data_OBUF[13]_inst_i_9_n_0 ;
  wire \read_data_OBUF[14]_inst_i_10_n_0 ;
  wire \read_data_OBUF[14]_inst_i_11_n_0 ;
  wire \read_data_OBUF[14]_inst_i_12_n_0 ;
  wire \read_data_OBUF[14]_inst_i_2_n_0 ;
  wire \read_data_OBUF[14]_inst_i_3_n_0 ;
  wire \read_data_OBUF[14]_inst_i_4_n_0 ;
  wire \read_data_OBUF[14]_inst_i_5_n_0 ;
  wire \read_data_OBUF[14]_inst_i_6_n_0 ;
  wire \read_data_OBUF[14]_inst_i_7_n_0 ;
  wire \read_data_OBUF[14]_inst_i_8_n_0 ;
  wire \read_data_OBUF[14]_inst_i_9_n_0 ;
  wire \read_data_OBUF[15]_inst_i_10_n_0 ;
  wire \read_data_OBUF[15]_inst_i_11_n_0 ;
  wire \read_data_OBUF[15]_inst_i_2_n_0 ;
  wire \read_data_OBUF[15]_inst_i_3_n_0 ;
  wire \read_data_OBUF[15]_inst_i_4_n_0 ;
  wire \read_data_OBUF[15]_inst_i_5_n_0 ;
  wire \read_data_OBUF[15]_inst_i_6_n_0 ;
  wire \read_data_OBUF[15]_inst_i_7_n_0 ;
  wire \read_data_OBUF[15]_inst_i_8_n_0 ;
  wire \read_data_OBUF[15]_inst_i_9_n_0 ;
  wire \read_data_OBUF[16]_inst_i_10_n_0 ;
  wire \read_data_OBUF[16]_inst_i_11_n_0 ;
  wire \read_data_OBUF[16]_inst_i_2_n_0 ;
  wire \read_data_OBUF[16]_inst_i_3_n_0 ;
  wire \read_data_OBUF[16]_inst_i_4_n_0 ;
  wire \read_data_OBUF[16]_inst_i_5_n_0 ;
  wire \read_data_OBUF[16]_inst_i_6_n_0 ;
  wire \read_data_OBUF[16]_inst_i_7_n_0 ;
  wire \read_data_OBUF[16]_inst_i_8_n_0 ;
  wire \read_data_OBUF[16]_inst_i_9_n_0 ;
  wire \read_data_OBUF[17]_inst_i_10_n_0 ;
  wire \read_data_OBUF[17]_inst_i_11_n_0 ;
  wire \read_data_OBUF[17]_inst_i_12_n_0 ;
  wire \read_data_OBUF[17]_inst_i_13_n_0 ;
  wire \read_data_OBUF[17]_inst_i_2_n_0 ;
  wire \read_data_OBUF[17]_inst_i_3_n_0 ;
  wire \read_data_OBUF[17]_inst_i_4_n_0 ;
  wire \read_data_OBUF[17]_inst_i_5_n_0 ;
  wire \read_data_OBUF[17]_inst_i_6_n_0 ;
  wire \read_data_OBUF[17]_inst_i_7_n_0 ;
  wire \read_data_OBUF[17]_inst_i_8_n_0 ;
  wire \read_data_OBUF[17]_inst_i_9_n_0 ;
  wire \read_data_OBUF[18]_inst_i_10_n_0 ;
  wire \read_data_OBUF[18]_inst_i_11_n_0 ;
  wire \read_data_OBUF[18]_inst_i_12_n_0 ;
  wire \read_data_OBUF[18]_inst_i_13_n_0 ;
  wire \read_data_OBUF[18]_inst_i_2_n_0 ;
  wire \read_data_OBUF[18]_inst_i_3_n_0 ;
  wire \read_data_OBUF[18]_inst_i_4_n_0 ;
  wire \read_data_OBUF[18]_inst_i_5_n_0 ;
  wire \read_data_OBUF[18]_inst_i_6_n_0 ;
  wire \read_data_OBUF[18]_inst_i_7_n_0 ;
  wire \read_data_OBUF[18]_inst_i_8_n_0 ;
  wire \read_data_OBUF[18]_inst_i_9_n_0 ;
  wire \read_data_OBUF[19]_inst_i_10_n_0 ;
  wire \read_data_OBUF[19]_inst_i_11_n_0 ;
  wire \read_data_OBUF[19]_inst_i_12_n_0 ;
  wire \read_data_OBUF[19]_inst_i_2_n_0 ;
  wire \read_data_OBUF[19]_inst_i_3_n_0 ;
  wire \read_data_OBUF[19]_inst_i_4_n_0 ;
  wire \read_data_OBUF[19]_inst_i_5_n_0 ;
  wire \read_data_OBUF[19]_inst_i_6_n_0 ;
  wire \read_data_OBUF[19]_inst_i_7_n_0 ;
  wire \read_data_OBUF[19]_inst_i_8_n_0 ;
  wire \read_data_OBUF[19]_inst_i_9_n_0 ;
  wire \read_data_OBUF[1]_inst_i_10_n_0 ;
  wire \read_data_OBUF[1]_inst_i_11_n_0 ;
  wire \read_data_OBUF[1]_inst_i_12_n_0 ;
  wire \read_data_OBUF[1]_inst_i_13_n_0 ;
  wire \read_data_OBUF[1]_inst_i_2_n_0 ;
  wire \read_data_OBUF[1]_inst_i_3_n_0 ;
  wire \read_data_OBUF[1]_inst_i_4_n_0 ;
  wire \read_data_OBUF[1]_inst_i_5_n_0 ;
  wire \read_data_OBUF[1]_inst_i_6_n_0 ;
  wire \read_data_OBUF[1]_inst_i_7_n_0 ;
  wire \read_data_OBUF[1]_inst_i_8_n_0 ;
  wire \read_data_OBUF[1]_inst_i_9_n_0 ;
  wire \read_data_OBUF[20]_inst_i_10_n_0 ;
  wire \read_data_OBUF[20]_inst_i_11_n_0 ;
  wire \read_data_OBUF[20]_inst_i_12_n_0 ;
  wire \read_data_OBUF[20]_inst_i_2_n_0 ;
  wire \read_data_OBUF[20]_inst_i_3_n_0 ;
  wire \read_data_OBUF[20]_inst_i_4_n_0 ;
  wire \read_data_OBUF[20]_inst_i_5_n_0 ;
  wire \read_data_OBUF[20]_inst_i_6_n_0 ;
  wire \read_data_OBUF[20]_inst_i_7_n_0 ;
  wire \read_data_OBUF[20]_inst_i_8_n_0 ;
  wire \read_data_OBUF[20]_inst_i_9_n_0 ;
  wire \read_data_OBUF[21]_inst_i_10_n_0 ;
  wire \read_data_OBUF[21]_inst_i_11_n_0 ;
  wire \read_data_OBUF[21]_inst_i_12_n_0 ;
  wire \read_data_OBUF[21]_inst_i_2_n_0 ;
  wire \read_data_OBUF[21]_inst_i_3_n_0 ;
  wire \read_data_OBUF[21]_inst_i_4_n_0 ;
  wire \read_data_OBUF[21]_inst_i_5_n_0 ;
  wire \read_data_OBUF[21]_inst_i_6_n_0 ;
  wire \read_data_OBUF[21]_inst_i_7_n_0 ;
  wire \read_data_OBUF[21]_inst_i_8_n_0 ;
  wire \read_data_OBUF[21]_inst_i_9_n_0 ;
  wire \read_data_OBUF[22]_inst_i_10_n_0 ;
  wire \read_data_OBUF[22]_inst_i_11_n_0 ;
  wire \read_data_OBUF[22]_inst_i_12_n_0 ;
  wire \read_data_OBUF[22]_inst_i_2_n_0 ;
  wire \read_data_OBUF[22]_inst_i_3_n_0 ;
  wire \read_data_OBUF[22]_inst_i_4_n_0 ;
  wire \read_data_OBUF[22]_inst_i_5_n_0 ;
  wire \read_data_OBUF[22]_inst_i_6_n_0 ;
  wire \read_data_OBUF[22]_inst_i_7_n_0 ;
  wire \read_data_OBUF[22]_inst_i_8_n_0 ;
  wire \read_data_OBUF[22]_inst_i_9_n_0 ;
  wire \read_data_OBUF[23]_inst_i_10_n_0 ;
  wire \read_data_OBUF[23]_inst_i_11_n_0 ;
  wire \read_data_OBUF[23]_inst_i_2_n_0 ;
  wire \read_data_OBUF[23]_inst_i_3_n_0 ;
  wire \read_data_OBUF[23]_inst_i_4_n_0 ;
  wire \read_data_OBUF[23]_inst_i_5_n_0 ;
  wire \read_data_OBUF[23]_inst_i_6_n_0 ;
  wire \read_data_OBUF[23]_inst_i_7_n_0 ;
  wire \read_data_OBUF[23]_inst_i_8_n_0 ;
  wire \read_data_OBUF[23]_inst_i_9_n_0 ;
  wire \read_data_OBUF[24]_inst_i_10_n_0 ;
  wire \read_data_OBUF[24]_inst_i_11_n_0 ;
  wire \read_data_OBUF[24]_inst_i_12_n_0 ;
  wire \read_data_OBUF[24]_inst_i_2_n_0 ;
  wire \read_data_OBUF[24]_inst_i_3_n_0 ;
  wire \read_data_OBUF[24]_inst_i_4_n_0 ;
  wire \read_data_OBUF[24]_inst_i_5_n_0 ;
  wire \read_data_OBUF[24]_inst_i_6_n_0 ;
  wire \read_data_OBUF[24]_inst_i_7_n_0 ;
  wire \read_data_OBUF[24]_inst_i_8_n_0 ;
  wire \read_data_OBUF[24]_inst_i_9_n_0 ;
  wire \read_data_OBUF[25]_inst_i_10_n_0 ;
  wire \read_data_OBUF[25]_inst_i_11_n_0 ;
  wire \read_data_OBUF[25]_inst_i_12_n_0 ;
  wire \read_data_OBUF[25]_inst_i_2_n_0 ;
  wire \read_data_OBUF[25]_inst_i_3_n_0 ;
  wire \read_data_OBUF[25]_inst_i_4_n_0 ;
  wire \read_data_OBUF[25]_inst_i_5_n_0 ;
  wire \read_data_OBUF[25]_inst_i_6_n_0 ;
  wire \read_data_OBUF[25]_inst_i_7_n_0 ;
  wire \read_data_OBUF[25]_inst_i_8_n_0 ;
  wire \read_data_OBUF[25]_inst_i_9_n_0 ;
  wire \read_data_OBUF[26]_inst_i_10_n_0 ;
  wire \read_data_OBUF[26]_inst_i_11_n_0 ;
  wire \read_data_OBUF[26]_inst_i_12_n_0 ;
  wire \read_data_OBUF[26]_inst_i_2_n_0 ;
  wire \read_data_OBUF[26]_inst_i_3_n_0 ;
  wire \read_data_OBUF[26]_inst_i_4_n_0 ;
  wire \read_data_OBUF[26]_inst_i_5_n_0 ;
  wire \read_data_OBUF[26]_inst_i_6_n_0 ;
  wire \read_data_OBUF[26]_inst_i_7_n_0 ;
  wire \read_data_OBUF[26]_inst_i_8_n_0 ;
  wire \read_data_OBUF[26]_inst_i_9_n_0 ;
  wire \read_data_OBUF[27]_inst_i_10_n_0 ;
  wire \read_data_OBUF[27]_inst_i_11_n_0 ;
  wire \read_data_OBUF[27]_inst_i_12_n_0 ;
  wire \read_data_OBUF[27]_inst_i_13_n_0 ;
  wire \read_data_OBUF[27]_inst_i_2_n_0 ;
  wire \read_data_OBUF[27]_inst_i_3_n_0 ;
  wire \read_data_OBUF[27]_inst_i_4_n_0 ;
  wire \read_data_OBUF[27]_inst_i_5_n_0 ;
  wire \read_data_OBUF[27]_inst_i_6_n_0 ;
  wire \read_data_OBUF[27]_inst_i_7_n_0 ;
  wire \read_data_OBUF[27]_inst_i_8_n_0 ;
  wire \read_data_OBUF[27]_inst_i_9_n_0 ;
  wire \read_data_OBUF[28]_inst_i_10_n_0 ;
  wire \read_data_OBUF[28]_inst_i_11_n_0 ;
  wire \read_data_OBUF[28]_inst_i_12_n_0 ;
  wire \read_data_OBUF[28]_inst_i_13_n_0 ;
  wire \read_data_OBUF[28]_inst_i_2_n_0 ;
  wire \read_data_OBUF[28]_inst_i_3_n_0 ;
  wire \read_data_OBUF[28]_inst_i_4_n_0 ;
  wire \read_data_OBUF[28]_inst_i_5_n_0 ;
  wire \read_data_OBUF[28]_inst_i_6_n_0 ;
  wire \read_data_OBUF[28]_inst_i_7_n_0 ;
  wire \read_data_OBUF[28]_inst_i_8_n_0 ;
  wire \read_data_OBUF[28]_inst_i_9_n_0 ;
  wire \read_data_OBUF[29]_inst_i_10_n_0 ;
  wire \read_data_OBUF[29]_inst_i_11_n_0 ;
  wire \read_data_OBUF[29]_inst_i_12_n_0 ;
  wire \read_data_OBUF[29]_inst_i_13_n_0 ;
  wire \read_data_OBUF[29]_inst_i_2_n_0 ;
  wire \read_data_OBUF[29]_inst_i_3_n_0 ;
  wire \read_data_OBUF[29]_inst_i_4_n_0 ;
  wire \read_data_OBUF[29]_inst_i_5_n_0 ;
  wire \read_data_OBUF[29]_inst_i_6_n_0 ;
  wire \read_data_OBUF[29]_inst_i_7_n_0 ;
  wire \read_data_OBUF[29]_inst_i_8_n_0 ;
  wire \read_data_OBUF[29]_inst_i_9_n_0 ;
  wire \read_data_OBUF[2]_inst_i_10_n_0 ;
  wire \read_data_OBUF[2]_inst_i_11_n_0 ;
  wire \read_data_OBUF[2]_inst_i_12_n_0 ;
  wire \read_data_OBUF[2]_inst_i_13_n_0 ;
  wire \read_data_OBUF[2]_inst_i_2_n_0 ;
  wire \read_data_OBUF[2]_inst_i_3_n_0 ;
  wire \read_data_OBUF[2]_inst_i_4_n_0 ;
  wire \read_data_OBUF[2]_inst_i_5_n_0 ;
  wire \read_data_OBUF[2]_inst_i_6_n_0 ;
  wire \read_data_OBUF[2]_inst_i_7_n_0 ;
  wire \read_data_OBUF[2]_inst_i_8_n_0 ;
  wire \read_data_OBUF[2]_inst_i_9_n_0 ;
  wire \read_data_OBUF[30]_inst_i_10_n_0 ;
  wire \read_data_OBUF[30]_inst_i_11_n_0 ;
  wire \read_data_OBUF[30]_inst_i_12_n_0 ;
  wire \read_data_OBUF[30]_inst_i_13_n_0 ;
  wire \read_data_OBUF[30]_inst_i_2_n_0 ;
  wire \read_data_OBUF[30]_inst_i_3_n_0 ;
  wire \read_data_OBUF[30]_inst_i_4_n_0 ;
  wire \read_data_OBUF[30]_inst_i_5_n_0 ;
  wire \read_data_OBUF[30]_inst_i_6_n_0 ;
  wire \read_data_OBUF[30]_inst_i_7_n_0 ;
  wire \read_data_OBUF[30]_inst_i_8_n_0 ;
  wire \read_data_OBUF[30]_inst_i_9_n_0 ;
  wire \read_data_OBUF[31]_inst_i_10_n_0 ;
  wire \read_data_OBUF[31]_inst_i_11_n_0 ;
  wire \read_data_OBUF[31]_inst_i_2_n_0 ;
  wire \read_data_OBUF[31]_inst_i_3_n_0 ;
  wire \read_data_OBUF[31]_inst_i_4_n_0 ;
  wire \read_data_OBUF[31]_inst_i_5_n_0 ;
  wire \read_data_OBUF[31]_inst_i_6_n_0 ;
  wire \read_data_OBUF[31]_inst_i_7_n_0 ;
  wire \read_data_OBUF[31]_inst_i_8_n_0 ;
  wire \read_data_OBUF[31]_inst_i_9_n_0 ;
  wire \read_data_OBUF[3]_inst_i_10_n_0 ;
  wire \read_data_OBUF[3]_inst_i_11_n_0 ;
  wire \read_data_OBUF[3]_inst_i_2_n_0 ;
  wire \read_data_OBUF[3]_inst_i_3_n_0 ;
  wire \read_data_OBUF[3]_inst_i_4_n_0 ;
  wire \read_data_OBUF[3]_inst_i_5_n_0 ;
  wire \read_data_OBUF[3]_inst_i_6_n_0 ;
  wire \read_data_OBUF[3]_inst_i_7_n_0 ;
  wire \read_data_OBUF[3]_inst_i_8_n_0 ;
  wire \read_data_OBUF[3]_inst_i_9_n_0 ;
  wire \read_data_OBUF[4]_inst_i_10_n_0 ;
  wire \read_data_OBUF[4]_inst_i_11_n_0 ;
  wire \read_data_OBUF[4]_inst_i_12_n_0 ;
  wire \read_data_OBUF[4]_inst_i_2_n_0 ;
  wire \read_data_OBUF[4]_inst_i_3_n_0 ;
  wire \read_data_OBUF[4]_inst_i_4_n_0 ;
  wire \read_data_OBUF[4]_inst_i_5_n_0 ;
  wire \read_data_OBUF[4]_inst_i_6_n_0 ;
  wire \read_data_OBUF[4]_inst_i_7_n_0 ;
  wire \read_data_OBUF[4]_inst_i_8_n_0 ;
  wire \read_data_OBUF[4]_inst_i_9_n_0 ;
  wire \read_data_OBUF[5]_inst_i_10_n_0 ;
  wire \read_data_OBUF[5]_inst_i_11_n_0 ;
  wire \read_data_OBUF[5]_inst_i_12_n_0 ;
  wire \read_data_OBUF[5]_inst_i_2_n_0 ;
  wire \read_data_OBUF[5]_inst_i_3_n_0 ;
  wire \read_data_OBUF[5]_inst_i_4_n_0 ;
  wire \read_data_OBUF[5]_inst_i_5_n_0 ;
  wire \read_data_OBUF[5]_inst_i_6_n_0 ;
  wire \read_data_OBUF[5]_inst_i_7_n_0 ;
  wire \read_data_OBUF[5]_inst_i_8_n_0 ;
  wire \read_data_OBUF[5]_inst_i_9_n_0 ;
  wire \read_data_OBUF[6]_inst_i_10_n_0 ;
  wire \read_data_OBUF[6]_inst_i_11_n_0 ;
  wire \read_data_OBUF[6]_inst_i_2_n_0 ;
  wire \read_data_OBUF[6]_inst_i_3_n_0 ;
  wire \read_data_OBUF[6]_inst_i_4_n_0 ;
  wire \read_data_OBUF[6]_inst_i_5_n_0 ;
  wire \read_data_OBUF[6]_inst_i_6_n_0 ;
  wire \read_data_OBUF[6]_inst_i_7_n_0 ;
  wire \read_data_OBUF[6]_inst_i_8_n_0 ;
  wire \read_data_OBUF[6]_inst_i_9_n_0 ;
  wire \read_data_OBUF[7]_inst_i_10_n_0 ;
  wire \read_data_OBUF[7]_inst_i_11_n_0 ;
  wire \read_data_OBUF[7]_inst_i_2_n_0 ;
  wire \read_data_OBUF[7]_inst_i_3_n_0 ;
  wire \read_data_OBUF[7]_inst_i_4_n_0 ;
  wire \read_data_OBUF[7]_inst_i_5_n_0 ;
  wire \read_data_OBUF[7]_inst_i_6_n_0 ;
  wire \read_data_OBUF[7]_inst_i_7_n_0 ;
  wire \read_data_OBUF[7]_inst_i_8_n_0 ;
  wire \read_data_OBUF[7]_inst_i_9_n_0 ;
  wire \read_data_OBUF[8]_inst_i_10_n_0 ;
  wire \read_data_OBUF[8]_inst_i_11_n_0 ;
  wire \read_data_OBUF[8]_inst_i_12_n_0 ;
  wire \read_data_OBUF[8]_inst_i_13_n_0 ;
  wire \read_data_OBUF[8]_inst_i_2_n_0 ;
  wire \read_data_OBUF[8]_inst_i_3_n_0 ;
  wire \read_data_OBUF[8]_inst_i_4_n_0 ;
  wire \read_data_OBUF[8]_inst_i_5_n_0 ;
  wire \read_data_OBUF[8]_inst_i_6_n_0 ;
  wire \read_data_OBUF[8]_inst_i_7_n_0 ;
  wire \read_data_OBUF[8]_inst_i_8_n_0 ;
  wire \read_data_OBUF[8]_inst_i_9_n_0 ;
  wire \read_data_OBUF[9]_inst_i_10_n_0 ;
  wire \read_data_OBUF[9]_inst_i_11_n_0 ;
  wire \read_data_OBUF[9]_inst_i_2_n_0 ;
  wire \read_data_OBUF[9]_inst_i_3_n_0 ;
  wire \read_data_OBUF[9]_inst_i_4_n_0 ;
  wire \read_data_OBUF[9]_inst_i_5_n_0 ;
  wire \read_data_OBUF[9]_inst_i_6_n_0 ;
  wire \read_data_OBUF[9]_inst_i_7_n_0 ;
  wire \read_data_OBUF[9]_inst_i_8_n_0 ;
  wire \read_data_OBUF[9]_inst_i_9_n_0 ;
  wire reset_n;
  wire reset_n_IBUF;
  wire \t_ctr_reg[3]_i_1_n_0 ;
  wire \t_ctr_reg[5]_i_2_n_0 ;
  wire \w_ctr_reg[0]_i_1_n_0 ;
  wire \w_ctr_reg[4]_rep__0_i_1_n_0 ;
  wire \w_ctr_reg[4]_rep__1_i_1_n_0 ;
  wire \w_ctr_reg[4]_rep__2_i_1_n_0 ;
  wire \w_ctr_reg[4]_rep_i_1_n_0 ;
  wire \w_ctr_reg[5]_i_3_n_0 ;
  wire \w_ctr_reg[5]_rep__0_i_1_n_0 ;
  wire \w_ctr_reg[5]_rep__1_i_1_n_0 ;
  wire \w_ctr_reg[5]_rep__2_i_1_n_0 ;
  wire \w_ctr_reg[5]_rep__3_i_1_n_0 ;
  wire \w_ctr_reg[5]_rep_i_1_n_0 ;
  wire \w_mem[10][14]_i_2_n_0 ;
  wire \w_mem[10][20]_i_2_n_0 ;
  wire \w_mem[11][10]_i_2_n_0 ;
  wire \w_mem[11][1]_i_2_n_0 ;
  wire \w_mem[13][31]_i_3_n_0 ;
  wire \w_mem[13][31]_i_4_n_0 ;
  wire \w_mem[13][31]_i_5_n_0 ;
  wire \w_mem[13][31]_i_6_n_0 ;
  wire \w_mem[13][31]_i_7_n_0 ;
  wire \w_mem[15][11]_i_10_n_0 ;
  wire \w_mem[15][11]_i_11_n_0 ;
  wire \w_mem[15][11]_i_12_n_0 ;
  wire \w_mem[15][11]_i_13_n_0 ;
  wire \w_mem[15][11]_i_14_n_0 ;
  wire \w_mem[15][11]_i_15_n_0 ;
  wire \w_mem[15][11]_i_16_n_0 ;
  wire \w_mem[15][11]_i_17_n_0 ;
  wire \w_mem[15][11]_i_18_n_0 ;
  wire \w_mem[15][11]_i_3_n_0 ;
  wire \w_mem[15][11]_i_4_n_0 ;
  wire \w_mem[15][11]_i_5_n_0 ;
  wire \w_mem[15][11]_i_6_n_0 ;
  wire \w_mem[15][11]_i_7_n_0 ;
  wire \w_mem[15][11]_i_8_n_0 ;
  wire \w_mem[15][11]_i_9_n_0 ;
  wire \w_mem[15][15]_i_10_n_0 ;
  wire \w_mem[15][15]_i_11_n_0 ;
  wire \w_mem[15][15]_i_12_n_0 ;
  wire \w_mem[15][15]_i_13_n_0 ;
  wire \w_mem[15][15]_i_14_n_0 ;
  wire \w_mem[15][15]_i_15_n_0 ;
  wire \w_mem[15][15]_i_16_n_0 ;
  wire \w_mem[15][15]_i_17_n_0 ;
  wire \w_mem[15][15]_i_18_n_0 ;
  wire \w_mem[15][15]_i_3_n_0 ;
  wire \w_mem[15][15]_i_4_n_0 ;
  wire \w_mem[15][15]_i_5_n_0 ;
  wire \w_mem[15][15]_i_6_n_0 ;
  wire \w_mem[15][15]_i_7_n_0 ;
  wire \w_mem[15][15]_i_8_n_0 ;
  wire \w_mem[15][15]_i_9_n_0 ;
  wire \w_mem[15][19]_i_10_n_0 ;
  wire \w_mem[15][19]_i_11_n_0 ;
  wire \w_mem[15][19]_i_12_n_0 ;
  wire \w_mem[15][19]_i_13_n_0 ;
  wire \w_mem[15][19]_i_14_n_0 ;
  wire \w_mem[15][19]_i_15_n_0 ;
  wire \w_mem[15][19]_i_16_n_0 ;
  wire \w_mem[15][19]_i_17_n_0 ;
  wire \w_mem[15][19]_i_18_n_0 ;
  wire \w_mem[15][19]_i_3_n_0 ;
  wire \w_mem[15][19]_i_4_n_0 ;
  wire \w_mem[15][19]_i_5_n_0 ;
  wire \w_mem[15][19]_i_6_n_0 ;
  wire \w_mem[15][19]_i_7_n_0 ;
  wire \w_mem[15][19]_i_8_n_0 ;
  wire \w_mem[15][19]_i_9_n_0 ;
  wire \w_mem[15][23]_i_10_n_0 ;
  wire \w_mem[15][23]_i_11_n_0 ;
  wire \w_mem[15][23]_i_12_n_0 ;
  wire \w_mem[15][23]_i_13_n_0 ;
  wire \w_mem[15][23]_i_14_n_0 ;
  wire \w_mem[15][23]_i_15_n_0 ;
  wire \w_mem[15][23]_i_16_n_0 ;
  wire \w_mem[15][23]_i_17_n_0 ;
  wire \w_mem[15][23]_i_18_n_0 ;
  wire \w_mem[15][23]_i_3_n_0 ;
  wire \w_mem[15][23]_i_4_n_0 ;
  wire \w_mem[15][23]_i_5_n_0 ;
  wire \w_mem[15][23]_i_6_n_0 ;
  wire \w_mem[15][23]_i_7_n_0 ;
  wire \w_mem[15][23]_i_8_n_0 ;
  wire \w_mem[15][23]_i_9_n_0 ;
  wire \w_mem[15][27]_i_10_n_0 ;
  wire \w_mem[15][27]_i_11_n_0 ;
  wire \w_mem[15][27]_i_12_n_0 ;
  wire \w_mem[15][27]_i_13_n_0 ;
  wire \w_mem[15][27]_i_14_n_0 ;
  wire \w_mem[15][27]_i_15_n_0 ;
  wire \w_mem[15][27]_i_16_n_0 ;
  wire \w_mem[15][27]_i_17_n_0 ;
  wire \w_mem[15][27]_i_18_n_0 ;
  wire \w_mem[15][27]_i_3_n_0 ;
  wire \w_mem[15][27]_i_4_n_0 ;
  wire \w_mem[15][27]_i_5_n_0 ;
  wire \w_mem[15][27]_i_6_n_0 ;
  wire \w_mem[15][27]_i_7_n_0 ;
  wire \w_mem[15][27]_i_8_n_0 ;
  wire \w_mem[15][27]_i_9_n_0 ;
  wire \w_mem[15][31]_i_10_n_0 ;
  wire \w_mem[15][31]_i_11_n_0 ;
  wire \w_mem[15][31]_i_12_n_0 ;
  wire \w_mem[15][31]_i_13_n_0 ;
  wire \w_mem[15][31]_i_14_n_0 ;
  wire \w_mem[15][31]_i_15_n_0 ;
  wire \w_mem[15][31]_i_16_n_0 ;
  wire \w_mem[15][31]_i_18_n_0 ;
  wire \w_mem[15][31]_i_20_n_0 ;
  wire \w_mem[15][31]_i_3_n_0 ;
  wire \w_mem[15][31]_i_4_n_0 ;
  wire \w_mem[15][31]_i_5_n_0 ;
  wire \w_mem[15][31]_i_6_n_0 ;
  wire \w_mem[15][31]_i_7_n_0 ;
  wire \w_mem[15][31]_i_8_n_0 ;
  wire \w_mem[15][31]_i_9_n_0 ;
  wire \w_mem[15][3]_i_10_n_0 ;
  wire \w_mem[15][3]_i_11_n_0 ;
  wire \w_mem[15][3]_i_12_n_0 ;
  wire \w_mem[15][3]_i_14_n_0 ;
  wire \w_mem[15][3]_i_3_n_0 ;
  wire \w_mem[15][3]_i_4_n_0 ;
  wire \w_mem[15][3]_i_5_n_0 ;
  wire \w_mem[15][3]_i_6_n_0 ;
  wire \w_mem[15][3]_i_7_n_0 ;
  wire \w_mem[15][3]_i_8_n_0 ;
  wire \w_mem[15][3]_i_9_n_0 ;
  wire \w_mem[15][7]_i_10_n_0 ;
  wire \w_mem[15][7]_i_11_n_0 ;
  wire \w_mem[15][7]_i_12_n_0 ;
  wire \w_mem[15][7]_i_13_n_0 ;
  wire \w_mem[15][7]_i_14_n_0 ;
  wire \w_mem[15][7]_i_15_n_0 ;
  wire \w_mem[15][7]_i_16_n_0 ;
  wire \w_mem[15][7]_i_17_n_0 ;
  wire \w_mem[15][7]_i_18_n_0 ;
  wire \w_mem[15][7]_i_3_n_0 ;
  wire \w_mem[15][7]_i_4_n_0 ;
  wire \w_mem[15][7]_i_5_n_0 ;
  wire \w_mem[15][7]_i_6_n_0 ;
  wire \w_mem[15][7]_i_7_n_0 ;
  wire \w_mem[15][7]_i_8_n_0 ;
  wire \w_mem[15][7]_i_9_n_0 ;
  wire \w_mem[3][24]_i_2_n_0 ;
  wire \w_mem[4][11]_i_2_n_0 ;
  wire \w_mem[4][8]_i_2_n_0 ;
  wire \w_mem[5][4]_i_2_n_0 ;
  wire \w_mem_reg[15][11]_i_2_n_0 ;
  wire \w_mem_reg[15][15]_i_2_n_0 ;
  wire \w_mem_reg[15][19]_i_2_n_0 ;
  wire \w_mem_reg[15][23]_i_2_n_0 ;
  wire \w_mem_reg[15][27]_i_2_n_0 ;
  wire \w_mem_reg[15][3]_i_2_n_0 ;
  wire \w_mem_reg[15][7]_i_2_n_0 ;
  wire we;
  wire we_IBUF;
  wire [31:0]write_data;
  wire [31:0]write_data_IBUF;
  wire [3:0]\NLW_H0_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H0_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H0_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H0_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H0_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H0_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H0_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H1_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H2_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H3_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H4_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H5_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H6_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_H7_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_reg_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[11]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[15]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[19]_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[23]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[23]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[27]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[27]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[31]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[3]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_e_reg_reg[7]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_mem_reg[15][7]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBABABABABABABAB8)) 
    \FSM_sequential_sha256_ctrl_reg[0]_i_1 
       (.I0(\core/sha256_ctrl_new [0]),
        .I1(\core/sha256_ctrl_new [1]),
        .I2(\core/sha256_ctrl_reg [0]),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I4(p_1_in[1]),
        .I5(p_1_in[0]),
        .O(\FSM_sequential_sha256_ctrl_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_sequential_sha256_ctrl_reg[0]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\core/sha256_ctrl_new [0]));
  LUT6 #(
    .INIT(64'hBABABABABABABAB8)) 
    \FSM_sequential_sha256_ctrl_reg[0]_rep__0_i_1 
       (.I0(\w_mem[13][31]_i_5_n_0 ),
        .I1(\core/sha256_ctrl_new [1]),
        .I2(\core/sha256_ctrl_reg [0]),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I4(p_1_in[1]),
        .I5(p_1_in[0]),
        .O(\FSM_sequential_sha256_ctrl_reg[0]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABABAB8)) 
    \FSM_sequential_sha256_ctrl_reg[0]_rep__1_i_1 
       (.I0(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I1(\core/sha256_ctrl_new [1]),
        .I2(\core/sha256_ctrl_reg [0]),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I4(p_1_in[1]),
        .I5(p_1_in[0]),
        .O(\FSM_sequential_sha256_ctrl_reg[0]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABABAB8)) 
    \FSM_sequential_sha256_ctrl_reg[0]_rep__2_i_1 
       (.I0(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I1(\core/sha256_ctrl_new [1]),
        .I2(\core/sha256_ctrl_reg [0]),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I4(p_1_in[1]),
        .I5(p_1_in[0]),
        .O(\FSM_sequential_sha256_ctrl_reg[0]_rep__2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABABABABAB8)) 
    \FSM_sequential_sha256_ctrl_reg[0]_rep_i_1 
       (.I0(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I1(\core/sha256_ctrl_new [1]),
        .I2(\core/sha256_ctrl_reg [0]),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I4(p_1_in[1]),
        .I5(p_1_in[0]),
        .O(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_sequential_sha256_ctrl_reg[0]_rep_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_sha256_ctrl_reg[1]_i_1 
       (.I0(\core/sha256_ctrl_new [1]),
        .I1(\core/sha256_ctrl_reg [0]),
        .I2(\core/sha256_ctrl_reg [1]),
        .O(\FSM_sequential_sha256_ctrl_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_sequential_sha256_ctrl_reg[1]_i_2 
       (.I0(\core/w_next ),
        .I1(\core/t_ctr_reg_reg [4]),
        .I2(\core/t_ctr_reg_reg [5]),
        .I3(\t_ctr_reg[5]_i_2_n_0 ),
        .O(\core/sha256_ctrl_new [1]));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_sha256_ctrl_reg[1]_rep__0_i_1 
       (.I0(\core/sha256_ctrl_new [1]),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/sha256_ctrl_reg [1]),
        .O(\FSM_sequential_sha256_ctrl_reg[1]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_sha256_ctrl_reg[1]_rep__1_i_1 
       (.I0(\core/sha256_ctrl_new [1]),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/sha256_ctrl_reg [1]),
        .O(\FSM_sequential_sha256_ctrl_reg[1]_rep__1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_sha256_ctrl_reg[1]_rep__2_i_1 
       (.I0(\core/sha256_ctrl_new [1]),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/sha256_ctrl_reg [1]),
        .O(\FSM_sequential_sha256_ctrl_reg[1]_rep__2_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_sha256_ctrl_reg[1]_rep_i_1 
       (.I0(\core/sha256_ctrl_new [1]),
        .I1(\core/sha256_ctrl_reg [0]),
        .I2(\core/sha256_ctrl_reg [1]),
        .O(\FSM_sequential_sha256_ctrl_reg[1]_rep_i_1_n_0 ));
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [1]),
        .O(\H0_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [0]),
        .O(\H0_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [31]),
        .O(\H0_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [30]),
        .O(\H0_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [1]),
        .I3(core_digest[227]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H0_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [0]),
        .I3(core_digest[226]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [31]),
        .I3(core_digest[225]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [30]),
        .I3(core_digest[224]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [13]),
        .O(\H0_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [12]),
        .O(\H0_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [11]),
        .O(\H0_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [10]),
        .O(\H0_reg[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H0_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_3_in [13]),
        .I4(core_digest[239]),
        .O(\H0_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [12]),
        .I3(core_digest[238]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [11]),
        .I3(core_digest[237]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [10]),
        .I3(core_digest[236]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H0_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [17]),
        .O(\H0_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [16]),
        .O(\H0_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [15]),
        .O(\H0_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [14]),
        .O(\H0_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [17]),
        .I3(core_digest[243]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [16]),
        .I3(core_digest[242]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H0_reg[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [15]),
        .I3(core_digest[241]),
        .O(\H0_reg[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H0_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_3_in [14]),
        .I4(core_digest[240]),
        .O(\H0_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [21]),
        .O(\H0_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [20]),
        .O(\H0_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [19]),
        .O(\H0_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [18]),
        .O(\H0_reg[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [21]),
        .I3(core_digest[247]),
        .O(\H0_reg[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [20]),
        .I3(core_digest[246]),
        .O(\H0_reg[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [19]),
        .I3(core_digest[245]),
        .O(\H0_reg[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [18]),
        .I3(core_digest[244]),
        .O(\H0_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [25]),
        .O(\H0_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [24]),
        .O(\H0_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [23]),
        .O(\H0_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [22]),
        .O(\H0_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [25]),
        .I3(core_digest[251]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [24]),
        .I3(core_digest[250]),
        .O(\H0_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [23]),
        .I3(core_digest[249]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [22]),
        .I3(core_digest[248]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H0_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/p_3_in [28]),
        .O(\H0_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/p_3_in [27]),
        .O(\H0_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/p_3_in [26]),
        .O(\H0_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/p_3_in [29]),
        .I3(core_digest[255]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H0_reg[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H0_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_3_in [28]),
        .I4(core_digest[254]),
        .O(\H0_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/p_3_in [27]),
        .I3(core_digest[253]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/p_3_in [26]),
        .I3(core_digest[252]),
        .O(\H0_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [5]),
        .O(\H0_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [4]),
        .O(\H0_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [3]),
        .O(\H0_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [2]),
        .O(\H0_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [5]),
        .I3(core_digest[231]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H0_reg[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H0_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_3_in [4]),
        .I4(core_digest[230]),
        .O(\H0_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H0_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [3]),
        .I3(core_digest[229]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H0_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [2]),
        .I3(core_digest[228]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H0_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [9]),
        .O(\H0_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [8]),
        .O(\H0_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [7]),
        .O(\H0_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H0_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [6]),
        .O(\H0_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H0_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [9]),
        .I3(core_digest[235]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H0_reg[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H0_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_3_in [8]),
        .I4(core_digest[234]),
        .O(\H0_reg[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H0_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_3_in [7]),
        .I4(core_digest[233]),
        .O(\H0_reg[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H0_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/p_3_in [6]),
        .I3(core_digest[232]),
        .O(\H0_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H0_reg_reg[0]_i_1_n_0 ,\NLW_H0_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[0]_i_2_n_0 ,\H0_reg[0]_i_3_n_0 ,\H0_reg[0]_i_4_n_0 ,\H0_reg[0]_i_5_n_0 }),
        .O({\H0_reg_reg[0]_i_1_n_4 ,\H0_reg_reg[0]_i_1_n_5 ,\H0_reg_reg[0]_i_1_n_6 ,\H0_reg_reg[0]_i_1_n_7 }),
        .S({\H0_reg[0]_i_6_n_0 ,\H0_reg[0]_i_7_n_0 ,\H0_reg[0]_i_8_n_0 ,\H0_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[12]_i_1 
       (.CI(\H0_reg_reg[8]_i_1_n_0 ),
        .CO({\H0_reg_reg[12]_i_1_n_0 ,\NLW_H0_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[12]_i_2_n_0 ,\H0_reg[12]_i_3_n_0 ,\H0_reg[12]_i_4_n_0 ,\H0_reg[12]_i_5_n_0 }),
        .O({\H0_reg_reg[12]_i_1_n_4 ,\H0_reg_reg[12]_i_1_n_5 ,\H0_reg_reg[12]_i_1_n_6 ,\H0_reg_reg[12]_i_1_n_7 }),
        .S({\H0_reg[12]_i_6_n_0 ,\H0_reg[12]_i_7_n_0 ,\H0_reg[12]_i_8_n_0 ,\H0_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[16]_i_1 
       (.CI(\H0_reg_reg[12]_i_1_n_0 ),
        .CO({\H0_reg_reg[16]_i_1_n_0 ,\NLW_H0_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[16]_i_2_n_0 ,\H0_reg[16]_i_3_n_0 ,\H0_reg[16]_i_4_n_0 ,\H0_reg[16]_i_5_n_0 }),
        .O({\H0_reg_reg[16]_i_1_n_4 ,\H0_reg_reg[16]_i_1_n_5 ,\H0_reg_reg[16]_i_1_n_6 ,\H0_reg_reg[16]_i_1_n_7 }),
        .S({\H0_reg[16]_i_6_n_0 ,\H0_reg[16]_i_7_n_0 ,\H0_reg[16]_i_8_n_0 ,\H0_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[20]_i_1 
       (.CI(\H0_reg_reg[16]_i_1_n_0 ),
        .CO({\H0_reg_reg[20]_i_1_n_0 ,\NLW_H0_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[20]_i_2_n_0 ,\H0_reg[20]_i_3_n_0 ,\H0_reg[20]_i_4_n_0 ,\H0_reg[20]_i_5_n_0 }),
        .O({\H0_reg_reg[20]_i_1_n_4 ,\H0_reg_reg[20]_i_1_n_5 ,\H0_reg_reg[20]_i_1_n_6 ,\H0_reg_reg[20]_i_1_n_7 }),
        .S({\H0_reg[20]_i_6_n_0 ,\H0_reg[20]_i_7_n_0 ,\H0_reg[20]_i_8_n_0 ,\H0_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[24]_i_1 
       (.CI(\H0_reg_reg[20]_i_1_n_0 ),
        .CO({\H0_reg_reg[24]_i_1_n_0 ,\NLW_H0_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[24]_i_2_n_0 ,\H0_reg[24]_i_3_n_0 ,\H0_reg[24]_i_4_n_0 ,\H0_reg[24]_i_5_n_0 }),
        .O({\H0_reg_reg[24]_i_1_n_4 ,\H0_reg_reg[24]_i_1_n_5 ,\H0_reg_reg[24]_i_1_n_6 ,\H0_reg_reg[24]_i_1_n_7 }),
        .S({\H0_reg[24]_i_6_n_0 ,\H0_reg[24]_i_7_n_0 ,\H0_reg[24]_i_8_n_0 ,\H0_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[28]_i_1 
       (.CI(\H0_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H0_reg[28]_i_2_n_0 ,\H0_reg[28]_i_3_n_0 ,\H0_reg[28]_i_4_n_0 }),
        .O({\H0_reg_reg[28]_i_1_n_4 ,\H0_reg_reg[28]_i_1_n_5 ,\H0_reg_reg[28]_i_1_n_6 ,\H0_reg_reg[28]_i_1_n_7 }),
        .S({\H0_reg[28]_i_5_n_0 ,\H0_reg[28]_i_6_n_0 ,\H0_reg[28]_i_7_n_0 ,\H0_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[4]_i_1 
       (.CI(\H0_reg_reg[0]_i_1_n_0 ),
        .CO({\H0_reg_reg[4]_i_1_n_0 ,\NLW_H0_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[4]_i_2_n_0 ,\H0_reg[4]_i_3_n_0 ,\H0_reg[4]_i_4_n_0 ,\H0_reg[4]_i_5_n_0 }),
        .O({\H0_reg_reg[4]_i_1_n_4 ,\H0_reg_reg[4]_i_1_n_5 ,\H0_reg_reg[4]_i_1_n_6 ,\H0_reg_reg[4]_i_1_n_7 }),
        .S({\H0_reg[4]_i_6_n_0 ,\H0_reg[4]_i_7_n_0 ,\H0_reg[4]_i_8_n_0 ,\H0_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H0_reg_reg[8]_i_1 
       (.CI(\H0_reg_reg[4]_i_1_n_0 ),
        .CO({\H0_reg_reg[8]_i_1_n_0 ,\NLW_H0_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H0_reg[8]_i_2_n_0 ,\H0_reg[8]_i_3_n_0 ,\H0_reg[8]_i_4_n_0 ,\H0_reg[8]_i_5_n_0 }),
        .O({\H0_reg_reg[8]_i_1_n_4 ,\H0_reg_reg[8]_i_1_n_5 ,\H0_reg_reg[8]_i_1_n_6 ,\H0_reg_reg[8]_i_1_n_7 }),
        .S({\H0_reg[8]_i_6_n_0 ,\H0_reg[8]_i_7_n_0 ,\H0_reg[8]_i_8_n_0 ,\H0_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [3]),
        .O(\H1_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [2]),
        .O(\H1_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [1]),
        .O(\H1_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [0]),
        .O(\H1_reg[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H1_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [3]),
        .I3(core_digest[195]),
        .O(\H1_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [2]),
        .I4(core_digest[194]),
        .O(\H1_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [1]),
        .I3(core_digest[193]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H1_reg[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [0]),
        .I4(core_digest[192]),
        .O(\H1_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [15]),
        .O(\H1_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [14]),
        .O(\H1_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [13]),
        .O(\H1_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [12]),
        .O(\H1_reg[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [15]),
        .I4(core_digest[207]),
        .O(\H1_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [14]),
        .I3(core_digest[206]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H1_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [13]),
        .I3(core_digest[205]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [12]),
        .I3(core_digest[204]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H1_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [19]),
        .O(\H1_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [18]),
        .O(\H1_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [17]),
        .O(\H1_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [16]),
        .O(\H1_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [19]),
        .I3(core_digest[211]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H1_reg[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [18]),
        .I4(core_digest[210]),
        .O(\H1_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [17]),
        .I3(core_digest[209]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [16]),
        .I3(core_digest[208]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [23]),
        .O(\H1_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [22]),
        .O(\H1_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [21]),
        .O(\H1_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [20]),
        .O(\H1_reg[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H1_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [23]),
        .I3(core_digest[215]),
        .O(\H1_reg[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [22]),
        .I4(core_digest[214]),
        .O(\H1_reg[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [21]),
        .I4(core_digest[213]),
        .O(\H1_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [20]),
        .I3(core_digest[212]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H1_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [27]),
        .O(\H1_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [26]),
        .O(\H1_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [25]),
        .O(\H1_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [24]),
        .O(\H1_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [27]),
        .I3(core_digest[219]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [26]),
        .I3(core_digest[218]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H1_reg[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [25]),
        .I4(core_digest[217]),
        .O(\H1_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [24]),
        .I3(core_digest[216]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [30]),
        .O(\H1_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [29]),
        .O(\H1_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [28]),
        .O(\H1_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [31]),
        .I3(core_digest[223]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H1_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [30]),
        .I3(core_digest[222]),
        .O(\H1_reg[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [29]),
        .I4(core_digest[221]),
        .O(\H1_reg[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [28]),
        .I4(core_digest[220]),
        .O(\H1_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [7]),
        .O(\H1_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [6]),
        .O(\H1_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [5]),
        .O(\H1_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [4]),
        .O(\H1_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [7]),
        .I3(core_digest[199]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H1_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [6]),
        .I3(core_digest[198]),
        .O(\H1_reg[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H1_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [5]),
        .I3(core_digest[197]),
        .O(\H1_reg[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H1_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [4]),
        .I3(core_digest[196]),
        .O(\H1_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [11]),
        .O(\H1_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [10]),
        .O(\H1_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [9]),
        .O(\H1_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H1_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [8]),
        .O(\H1_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [11]),
        .I3(core_digest[203]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H1_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/b_reg [10]),
        .I4(core_digest[202]),
        .O(\H1_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H1_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [9]),
        .I3(core_digest[201]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H1_reg[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H1_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/b_reg [8]),
        .I3(core_digest[200]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H1_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H1_reg_reg[0]_i_1_n_0 ,\NLW_H1_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[0]_i_2_n_0 ,\H1_reg[0]_i_3_n_0 ,\H1_reg[0]_i_4_n_0 ,\H1_reg[0]_i_5_n_0 }),
        .O({\H1_reg_reg[0]_i_1_n_4 ,\H1_reg_reg[0]_i_1_n_5 ,\H1_reg_reg[0]_i_1_n_6 ,\H1_reg_reg[0]_i_1_n_7 }),
        .S({\H1_reg[0]_i_6_n_0 ,\H1_reg[0]_i_7_n_0 ,\H1_reg[0]_i_8_n_0 ,\H1_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[12]_i_1 
       (.CI(\H1_reg_reg[8]_i_1_n_0 ),
        .CO({\H1_reg_reg[12]_i_1_n_0 ,\NLW_H1_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[12]_i_2_n_0 ,\H1_reg[12]_i_3_n_0 ,\H1_reg[12]_i_4_n_0 ,\H1_reg[12]_i_5_n_0 }),
        .O({\H1_reg_reg[12]_i_1_n_4 ,\H1_reg_reg[12]_i_1_n_5 ,\H1_reg_reg[12]_i_1_n_6 ,\H1_reg_reg[12]_i_1_n_7 }),
        .S({\H1_reg[12]_i_6_n_0 ,\H1_reg[12]_i_7_n_0 ,\H1_reg[12]_i_8_n_0 ,\H1_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[16]_i_1 
       (.CI(\H1_reg_reg[12]_i_1_n_0 ),
        .CO({\H1_reg_reg[16]_i_1_n_0 ,\NLW_H1_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[16]_i_2_n_0 ,\H1_reg[16]_i_3_n_0 ,\H1_reg[16]_i_4_n_0 ,\H1_reg[16]_i_5_n_0 }),
        .O({\H1_reg_reg[16]_i_1_n_4 ,\H1_reg_reg[16]_i_1_n_5 ,\H1_reg_reg[16]_i_1_n_6 ,\H1_reg_reg[16]_i_1_n_7 }),
        .S({\H1_reg[16]_i_6_n_0 ,\H1_reg[16]_i_7_n_0 ,\H1_reg[16]_i_8_n_0 ,\H1_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[20]_i_1 
       (.CI(\H1_reg_reg[16]_i_1_n_0 ),
        .CO({\H1_reg_reg[20]_i_1_n_0 ,\NLW_H1_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[20]_i_2_n_0 ,\H1_reg[20]_i_3_n_0 ,\H1_reg[20]_i_4_n_0 ,\H1_reg[20]_i_5_n_0 }),
        .O({\H1_reg_reg[20]_i_1_n_4 ,\H1_reg_reg[20]_i_1_n_5 ,\H1_reg_reg[20]_i_1_n_6 ,\H1_reg_reg[20]_i_1_n_7 }),
        .S({\H1_reg[20]_i_6_n_0 ,\H1_reg[20]_i_7_n_0 ,\H1_reg[20]_i_8_n_0 ,\H1_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[24]_i_1 
       (.CI(\H1_reg_reg[20]_i_1_n_0 ),
        .CO({\H1_reg_reg[24]_i_1_n_0 ,\NLW_H1_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[24]_i_2_n_0 ,\H1_reg[24]_i_3_n_0 ,\H1_reg[24]_i_4_n_0 ,\H1_reg[24]_i_5_n_0 }),
        .O({\H1_reg_reg[24]_i_1_n_4 ,\H1_reg_reg[24]_i_1_n_5 ,\H1_reg_reg[24]_i_1_n_6 ,\H1_reg_reg[24]_i_1_n_7 }),
        .S({\H1_reg[24]_i_6_n_0 ,\H1_reg[24]_i_7_n_0 ,\H1_reg[24]_i_8_n_0 ,\H1_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[28]_i_1 
       (.CI(\H1_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H1_reg[28]_i_2_n_0 ,\H1_reg[28]_i_3_n_0 ,\H1_reg[28]_i_4_n_0 }),
        .O({\H1_reg_reg[28]_i_1_n_4 ,\H1_reg_reg[28]_i_1_n_5 ,\H1_reg_reg[28]_i_1_n_6 ,\H1_reg_reg[28]_i_1_n_7 }),
        .S({\H1_reg[28]_i_5_n_0 ,\H1_reg[28]_i_6_n_0 ,\H1_reg[28]_i_7_n_0 ,\H1_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[4]_i_1 
       (.CI(\H1_reg_reg[0]_i_1_n_0 ),
        .CO({\H1_reg_reg[4]_i_1_n_0 ,\NLW_H1_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[4]_i_2_n_0 ,\H1_reg[4]_i_3_n_0 ,\H1_reg[4]_i_4_n_0 ,\H1_reg[4]_i_5_n_0 }),
        .O({\H1_reg_reg[4]_i_1_n_4 ,\H1_reg_reg[4]_i_1_n_5 ,\H1_reg_reg[4]_i_1_n_6 ,\H1_reg_reg[4]_i_1_n_7 }),
        .S({\H1_reg[4]_i_6_n_0 ,\H1_reg[4]_i_7_n_0 ,\H1_reg[4]_i_8_n_0 ,\H1_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H1_reg_reg[8]_i_1 
       (.CI(\H1_reg_reg[4]_i_1_n_0 ),
        .CO({\H1_reg_reg[8]_i_1_n_0 ,\NLW_H1_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H1_reg[8]_i_2_n_0 ,\H1_reg[8]_i_3_n_0 ,\H1_reg[8]_i_4_n_0 ,\H1_reg[8]_i_5_n_0 }),
        .O({\H1_reg_reg[8]_i_1_n_4 ,\H1_reg_reg[8]_i_1_n_5 ,\H1_reg_reg[8]_i_1_n_6 ,\H1_reg_reg[8]_i_1_n_7 }),
        .S({\H1_reg[8]_i_6_n_0 ,\H1_reg[8]_i_7_n_0 ,\H1_reg[8]_i_8_n_0 ,\H1_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [3]),
        .O(\H2_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [2]),
        .O(\H2_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [1]),
        .O(\H2_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [0]),
        .O(\H2_reg[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [3]),
        .I3(core_digest[163]),
        .O(\H2_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H2_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [2]),
        .I3(core_digest[162]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H2_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [1]),
        .I4(core_digest[161]),
        .O(\H2_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H2_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [0]),
        .I3(core_digest[160]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H2_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [15]),
        .O(\H2_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [14]),
        .O(\H2_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [13]),
        .O(\H2_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [12]),
        .O(\H2_reg[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [15]),
        .I4(core_digest[175]),
        .O(\H2_reg[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [14]),
        .I4(core_digest[174]),
        .O(\H2_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [13]),
        .I3(core_digest[173]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [12]),
        .I4(core_digest[172]),
        .O(\H2_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [19]),
        .O(\H2_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [18]),
        .O(\H2_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [17]),
        .O(\H2_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [16]),
        .O(\H2_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [19]),
        .I3(core_digest[179]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [18]),
        .I3(core_digest[178]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [17]),
        .I3(core_digest[177]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [16]),
        .I3(core_digest[176]),
        .O(\H2_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [23]),
        .O(\H2_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [22]),
        .O(\H2_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [21]),
        .O(\H2_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [20]),
        .O(\H2_reg[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [23]),
        .I3(core_digest[183]),
        .O(\H2_reg[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [22]),
        .I4(core_digest[182]),
        .O(\H2_reg[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [21]),
        .I4(core_digest[181]),
        .O(\H2_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H2_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [20]),
        .I3(core_digest[180]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H2_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [27]),
        .O(\H2_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [26]),
        .O(\H2_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [25]),
        .O(\H2_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [24]),
        .O(\H2_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [27]),
        .I3(core_digest[187]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [26]),
        .I3(core_digest[186]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [25]),
        .I3(core_digest[185]),
        .O(\H2_reg[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [24]),
        .I3(core_digest[184]),
        .O(\H2_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/c_reg [30]),
        .O(\H2_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/c_reg [29]),
        .O(\H2_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/c_reg [28]),
        .O(\H2_reg[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [31]),
        .I3(core_digest[191]),
        .O(\H2_reg[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [30]),
        .I3(core_digest[190]),
        .O(\H2_reg[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [29]),
        .I4(core_digest[189]),
        .O(\H2_reg[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [28]),
        .I4(core_digest[188]),
        .O(\H2_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [7]),
        .O(\H2_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [6]),
        .O(\H2_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [5]),
        .O(\H2_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [4]),
        .O(\H2_reg[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H2_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [7]),
        .I3(core_digest[167]),
        .O(\H2_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [6]),
        .I3(core_digest[166]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [5]),
        .I3(core_digest[165]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [4]),
        .I4(core_digest[164]),
        .O(\H2_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [11]),
        .O(\H2_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [10]),
        .O(\H2_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [9]),
        .O(\H2_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H2_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [8]),
        .O(\H2_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H2_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [11]),
        .I3(core_digest[171]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H2_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H2_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [10]),
        .I3(core_digest[170]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H2_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H2_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\core/c_reg [9]),
        .I3(core_digest[169]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H2_reg[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H2_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/c_reg [8]),
        .I4(core_digest[168]),
        .O(\H2_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H2_reg_reg[0]_i_1_n_0 ,\NLW_H2_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[0]_i_2_n_0 ,\H2_reg[0]_i_3_n_0 ,\H2_reg[0]_i_4_n_0 ,\H2_reg[0]_i_5_n_0 }),
        .O({\H2_reg_reg[0]_i_1_n_4 ,\H2_reg_reg[0]_i_1_n_5 ,\H2_reg_reg[0]_i_1_n_6 ,\H2_reg_reg[0]_i_1_n_7 }),
        .S({\H2_reg[0]_i_6_n_0 ,\H2_reg[0]_i_7_n_0 ,\H2_reg[0]_i_8_n_0 ,\H2_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[12]_i_1 
       (.CI(\H2_reg_reg[8]_i_1_n_0 ),
        .CO({\H2_reg_reg[12]_i_1_n_0 ,\NLW_H2_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[12]_i_2_n_0 ,\H2_reg[12]_i_3_n_0 ,\H2_reg[12]_i_4_n_0 ,\H2_reg[12]_i_5_n_0 }),
        .O({\H2_reg_reg[12]_i_1_n_4 ,\H2_reg_reg[12]_i_1_n_5 ,\H2_reg_reg[12]_i_1_n_6 ,\H2_reg_reg[12]_i_1_n_7 }),
        .S({\H2_reg[12]_i_6_n_0 ,\H2_reg[12]_i_7_n_0 ,\H2_reg[12]_i_8_n_0 ,\H2_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[16]_i_1 
       (.CI(\H2_reg_reg[12]_i_1_n_0 ),
        .CO({\H2_reg_reg[16]_i_1_n_0 ,\NLW_H2_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[16]_i_2_n_0 ,\H2_reg[16]_i_3_n_0 ,\H2_reg[16]_i_4_n_0 ,\H2_reg[16]_i_5_n_0 }),
        .O({\H2_reg_reg[16]_i_1_n_4 ,\H2_reg_reg[16]_i_1_n_5 ,\H2_reg_reg[16]_i_1_n_6 ,\H2_reg_reg[16]_i_1_n_7 }),
        .S({\H2_reg[16]_i_6_n_0 ,\H2_reg[16]_i_7_n_0 ,\H2_reg[16]_i_8_n_0 ,\H2_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[20]_i_1 
       (.CI(\H2_reg_reg[16]_i_1_n_0 ),
        .CO({\H2_reg_reg[20]_i_1_n_0 ,\NLW_H2_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[20]_i_2_n_0 ,\H2_reg[20]_i_3_n_0 ,\H2_reg[20]_i_4_n_0 ,\H2_reg[20]_i_5_n_0 }),
        .O({\H2_reg_reg[20]_i_1_n_4 ,\H2_reg_reg[20]_i_1_n_5 ,\H2_reg_reg[20]_i_1_n_6 ,\H2_reg_reg[20]_i_1_n_7 }),
        .S({\H2_reg[20]_i_6_n_0 ,\H2_reg[20]_i_7_n_0 ,\H2_reg[20]_i_8_n_0 ,\H2_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[24]_i_1 
       (.CI(\H2_reg_reg[20]_i_1_n_0 ),
        .CO({\H2_reg_reg[24]_i_1_n_0 ,\NLW_H2_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[24]_i_2_n_0 ,\H2_reg[24]_i_3_n_0 ,\H2_reg[24]_i_4_n_0 ,\H2_reg[24]_i_5_n_0 }),
        .O({\H2_reg_reg[24]_i_1_n_4 ,\H2_reg_reg[24]_i_1_n_5 ,\H2_reg_reg[24]_i_1_n_6 ,\H2_reg_reg[24]_i_1_n_7 }),
        .S({\H2_reg[24]_i_6_n_0 ,\H2_reg[24]_i_7_n_0 ,\H2_reg[24]_i_8_n_0 ,\H2_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[28]_i_1 
       (.CI(\H2_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H2_reg[28]_i_2_n_0 ,\H2_reg[28]_i_3_n_0 ,\H2_reg[28]_i_4_n_0 }),
        .O({\H2_reg_reg[28]_i_1_n_4 ,\H2_reg_reg[28]_i_1_n_5 ,\H2_reg_reg[28]_i_1_n_6 ,\H2_reg_reg[28]_i_1_n_7 }),
        .S({\H2_reg[28]_i_5_n_0 ,\H2_reg[28]_i_6_n_0 ,\H2_reg[28]_i_7_n_0 ,\H2_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[4]_i_1 
       (.CI(\H2_reg_reg[0]_i_1_n_0 ),
        .CO({\H2_reg_reg[4]_i_1_n_0 ,\NLW_H2_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[4]_i_2_n_0 ,\H2_reg[4]_i_3_n_0 ,\H2_reg[4]_i_4_n_0 ,\H2_reg[4]_i_5_n_0 }),
        .O({\H2_reg_reg[4]_i_1_n_4 ,\H2_reg_reg[4]_i_1_n_5 ,\H2_reg_reg[4]_i_1_n_6 ,\H2_reg_reg[4]_i_1_n_7 }),
        .S({\H2_reg[4]_i_6_n_0 ,\H2_reg[4]_i_7_n_0 ,\H2_reg[4]_i_8_n_0 ,\H2_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H2_reg_reg[8]_i_1 
       (.CI(\H2_reg_reg[4]_i_1_n_0 ),
        .CO({\H2_reg_reg[8]_i_1_n_0 ,\NLW_H2_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H2_reg[8]_i_2_n_0 ,\H2_reg[8]_i_3_n_0 ,\H2_reg[8]_i_4_n_0 ,\H2_reg[8]_i_5_n_0 }),
        .O({\H2_reg_reg[8]_i_1_n_4 ,\H2_reg_reg[8]_i_1_n_5 ,\H2_reg_reg[8]_i_1_n_6 ,\H2_reg_reg[8]_i_1_n_7 }),
        .S({\H2_reg[8]_i_6_n_0 ,\H2_reg[8]_i_7_n_0 ,\H2_reg[8]_i_8_n_0 ,\H2_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [3]),
        .O(\H3_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [2]),
        .O(\H3_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [1]),
        .O(\H3_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [0]),
        .O(\H3_reg[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [3]),
        .I4(core_digest[131]),
        .O(\H3_reg[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [2]),
        .I3(core_digest[130]),
        .O(\H3_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H3_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [1]),
        .I3(core_digest[129]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H3_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H3_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [0]),
        .I3(core_digest[128]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H3_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [15]),
        .O(\H3_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [14]),
        .O(\H3_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [13]),
        .O(\H3_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [12]),
        .O(\H3_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H3_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [15]),
        .I3(core_digest[143]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H3_reg[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [14]),
        .I4(core_digest[142]),
        .O(\H3_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H3_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [13]),
        .I3(core_digest[141]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H3_reg[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [12]),
        .I4(core_digest[140]),
        .O(\H3_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [19]),
        .O(\H3_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [18]),
        .O(\H3_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [17]),
        .O(\H3_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [16]),
        .O(\H3_reg[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [19]),
        .I4(core_digest[147]),
        .O(\H3_reg[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [18]),
        .I4(core_digest[146]),
        .O(\H3_reg[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [17]),
        .I4(core_digest[145]),
        .O(\H3_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H3_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [16]),
        .I3(core_digest[144]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H3_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [23]),
        .O(\H3_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [22]),
        .O(\H3_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [21]),
        .O(\H3_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [20]),
        .O(\H3_reg[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [23]),
        .I3(core_digest[151]),
        .O(\H3_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H3_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [22]),
        .I3(core_digest[150]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H3_reg[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [21]),
        .I3(core_digest[149]),
        .O(\H3_reg[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [20]),
        .I3(core_digest[148]),
        .O(\H3_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [27]),
        .O(\H3_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [26]),
        .O(\H3_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [25]),
        .O(\H3_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [24]),
        .O(\H3_reg[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [27]),
        .I3(core_digest[155]),
        .O(\H3_reg[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [26]),
        .I4(core_digest[154]),
        .O(\H3_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H3_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [25]),
        .I3(core_digest[153]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H3_reg[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [24]),
        .I4(core_digest[152]),
        .O(\H3_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [30]),
        .O(\H3_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [29]),
        .O(\H3_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [28]),
        .O(\H3_reg[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [31]),
        .I4(core_digest[159]),
        .O(\H3_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H3_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [30]),
        .I3(core_digest[158]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H3_reg[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [29]),
        .I4(core_digest[157]),
        .O(\H3_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H3_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [28]),
        .I3(core_digest[156]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H3_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [7]),
        .O(\H3_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [6]),
        .O(\H3_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [5]),
        .O(\H3_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [4]),
        .O(\H3_reg[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [7]),
        .I3(core_digest[135]),
        .O(\H3_reg[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [6]),
        .I3(core_digest[134]),
        .O(\H3_reg[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [5]),
        .I4(core_digest[133]),
        .O(\H3_reg[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [4]),
        .I4(core_digest[132]),
        .O(\H3_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [11]),
        .O(\H3_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [10]),
        .O(\H3_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [9]),
        .O(\H3_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H3_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [8]),
        .O(\H3_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H3_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [11]),
        .I3(core_digest[139]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H3_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H3_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [10]),
        .I3(core_digest[138]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H3_reg[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H3_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/d_reg [9]),
        .I3(core_digest[137]),
        .O(\H3_reg[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H3_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/d_reg [8]),
        .I4(core_digest[136]),
        .O(\H3_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H3_reg_reg[0]_i_1_n_0 ,\NLW_H3_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[0]_i_2_n_0 ,\H3_reg[0]_i_3_n_0 ,\H3_reg[0]_i_4_n_0 ,\H3_reg[0]_i_5_n_0 }),
        .O({\H3_reg_reg[0]_i_1_n_4 ,\H3_reg_reg[0]_i_1_n_5 ,\H3_reg_reg[0]_i_1_n_6 ,\H3_reg_reg[0]_i_1_n_7 }),
        .S({\H3_reg[0]_i_6_n_0 ,\H3_reg[0]_i_7_n_0 ,\H3_reg[0]_i_8_n_0 ,\H3_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[12]_i_1 
       (.CI(\H3_reg_reg[8]_i_1_n_0 ),
        .CO({\H3_reg_reg[12]_i_1_n_0 ,\NLW_H3_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[12]_i_2_n_0 ,\H3_reg[12]_i_3_n_0 ,\H3_reg[12]_i_4_n_0 ,\H3_reg[12]_i_5_n_0 }),
        .O({\H3_reg_reg[12]_i_1_n_4 ,\H3_reg_reg[12]_i_1_n_5 ,\H3_reg_reg[12]_i_1_n_6 ,\H3_reg_reg[12]_i_1_n_7 }),
        .S({\H3_reg[12]_i_6_n_0 ,\H3_reg[12]_i_7_n_0 ,\H3_reg[12]_i_8_n_0 ,\H3_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[16]_i_1 
       (.CI(\H3_reg_reg[12]_i_1_n_0 ),
        .CO({\H3_reg_reg[16]_i_1_n_0 ,\NLW_H3_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[16]_i_2_n_0 ,\H3_reg[16]_i_3_n_0 ,\H3_reg[16]_i_4_n_0 ,\H3_reg[16]_i_5_n_0 }),
        .O({\H3_reg_reg[16]_i_1_n_4 ,\H3_reg_reg[16]_i_1_n_5 ,\H3_reg_reg[16]_i_1_n_6 ,\H3_reg_reg[16]_i_1_n_7 }),
        .S({\H3_reg[16]_i_6_n_0 ,\H3_reg[16]_i_7_n_0 ,\H3_reg[16]_i_8_n_0 ,\H3_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[20]_i_1 
       (.CI(\H3_reg_reg[16]_i_1_n_0 ),
        .CO({\H3_reg_reg[20]_i_1_n_0 ,\NLW_H3_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[20]_i_2_n_0 ,\H3_reg[20]_i_3_n_0 ,\H3_reg[20]_i_4_n_0 ,\H3_reg[20]_i_5_n_0 }),
        .O({\H3_reg_reg[20]_i_1_n_4 ,\H3_reg_reg[20]_i_1_n_5 ,\H3_reg_reg[20]_i_1_n_6 ,\H3_reg_reg[20]_i_1_n_7 }),
        .S({\H3_reg[20]_i_6_n_0 ,\H3_reg[20]_i_7_n_0 ,\H3_reg[20]_i_8_n_0 ,\H3_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[24]_i_1 
       (.CI(\H3_reg_reg[20]_i_1_n_0 ),
        .CO({\H3_reg_reg[24]_i_1_n_0 ,\NLW_H3_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[24]_i_2_n_0 ,\H3_reg[24]_i_3_n_0 ,\H3_reg[24]_i_4_n_0 ,\H3_reg[24]_i_5_n_0 }),
        .O({\H3_reg_reg[24]_i_1_n_4 ,\H3_reg_reg[24]_i_1_n_5 ,\H3_reg_reg[24]_i_1_n_6 ,\H3_reg_reg[24]_i_1_n_7 }),
        .S({\H3_reg[24]_i_6_n_0 ,\H3_reg[24]_i_7_n_0 ,\H3_reg[24]_i_8_n_0 ,\H3_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[28]_i_1 
       (.CI(\H3_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H3_reg[28]_i_2_n_0 ,\H3_reg[28]_i_3_n_0 ,\H3_reg[28]_i_4_n_0 }),
        .O({\H3_reg_reg[28]_i_1_n_4 ,\H3_reg_reg[28]_i_1_n_5 ,\H3_reg_reg[28]_i_1_n_6 ,\H3_reg_reg[28]_i_1_n_7 }),
        .S({\H3_reg[28]_i_5_n_0 ,\H3_reg[28]_i_6_n_0 ,\H3_reg[28]_i_7_n_0 ,\H3_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[4]_i_1 
       (.CI(\H3_reg_reg[0]_i_1_n_0 ),
        .CO({\H3_reg_reg[4]_i_1_n_0 ,\NLW_H3_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[4]_i_2_n_0 ,\H3_reg[4]_i_3_n_0 ,\H3_reg[4]_i_4_n_0 ,\H3_reg[4]_i_5_n_0 }),
        .O({\H3_reg_reg[4]_i_1_n_4 ,\H3_reg_reg[4]_i_1_n_5 ,\H3_reg_reg[4]_i_1_n_6 ,\H3_reg_reg[4]_i_1_n_7 }),
        .S({\H3_reg[4]_i_6_n_0 ,\H3_reg[4]_i_7_n_0 ,\H3_reg[4]_i_8_n_0 ,\H3_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H3_reg_reg[8]_i_1 
       (.CI(\H3_reg_reg[4]_i_1_n_0 ),
        .CO({\H3_reg_reg[8]_i_1_n_0 ,\NLW_H3_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H3_reg[8]_i_2_n_0 ,\H3_reg[8]_i_3_n_0 ,\H3_reg[8]_i_4_n_0 ,\H3_reg[8]_i_5_n_0 }),
        .O({\H3_reg_reg[8]_i_1_n_4 ,\H3_reg_reg[8]_i_1_n_5 ,\H3_reg_reg[8]_i_1_n_6 ,\H3_reg_reg[8]_i_1_n_7 }),
        .S({\H3_reg[8]_i_6_n_0 ,\H3_reg[8]_i_7_n_0 ,\H3_reg[8]_i_8_n_0 ,\H3_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [29]),
        .O(\H4_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [28]),
        .O(\H4_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [27]),
        .O(\H4_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [26]),
        .O(\H4_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [29]),
        .I3(core_digest[99]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [28]),
        .I3(core_digest[98]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [27]),
        .I3(core_digest[97]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [26]),
        .I4(core_digest[96]),
        .O(\H4_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [9]),
        .O(\H4_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [8]),
        .O(\H4_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [7]),
        .O(\H4_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [6]),
        .O(\H4_reg[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [9]),
        .I3(core_digest[111]),
        .O(\H4_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [8]),
        .I3(core_digest[110]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [7]),
        .I3(core_digest[109]),
        .O(\H4_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [6]),
        .I3(core_digest[108]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [13]),
        .O(\H4_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [12]),
        .O(\H4_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [11]),
        .O(\H4_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [10]),
        .O(\H4_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [13]),
        .I3(core_digest[115]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [12]),
        .I3(core_digest[114]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [11]),
        .I3(core_digest[113]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [10]),
        .I3(core_digest[112]),
        .O(\H4_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [17]),
        .O(\H4_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [16]),
        .O(\H4_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [15]),
        .O(\H4_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [14]),
        .O(\H4_reg[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [17]),
        .I3(core_digest[119]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [16]),
        .I3(core_digest[118]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [15]),
        .I3(core_digest[117]),
        .O(\H4_reg[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [14]),
        .I3(core_digest[116]),
        .O(\H4_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [21]),
        .O(\H4_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [20]),
        .O(\H4_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [19]),
        .O(\H4_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [18]),
        .O(\H4_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [21]),
        .I3(core_digest[123]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [20]),
        .I3(core_digest[122]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [19]),
        .I3(core_digest[121]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [18]),
        .I4(core_digest[120]),
        .O(\H4_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [24]),
        .O(\H4_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [23]),
        .O(\H4_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [22]),
        .O(\H4_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [25]),
        .I3(core_digest[127]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [24]),
        .I4(core_digest[126]),
        .O(\H4_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [23]),
        .I3(core_digest[125]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [22]),
        .I4(core_digest[124]),
        .O(\H4_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [1]),
        .O(\H4_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [0]),
        .O(\H4_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [31]),
        .O(\H4_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [30]),
        .O(\H4_reg[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [1]),
        .I3(core_digest[103]),
        .O(\H4_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H4_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [0]),
        .I3(core_digest[102]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H4_reg[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [31]),
        .I4(core_digest[101]),
        .O(\H4_reg[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [30]),
        .I4(core_digest[100]),
        .O(\H4_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [5]),
        .O(\H4_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [4]),
        .O(\H4_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [3]),
        .O(\H4_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H4_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [2]),
        .O(\H4_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [5]),
        .I3(core_digest[107]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H4_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [4]),
        .I3(core_digest[106]),
        .O(\H4_reg[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H4_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/p_7_in [3]),
        .I4(core_digest[105]),
        .O(\H4_reg[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H4_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/p_7_in [2]),
        .I3(core_digest[104]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H4_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H4_reg_reg[0]_i_1_n_0 ,\NLW_H4_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[0]_i_2_n_0 ,\H4_reg[0]_i_3_n_0 ,\H4_reg[0]_i_4_n_0 ,\H4_reg[0]_i_5_n_0 }),
        .O({\H4_reg_reg[0]_i_1_n_4 ,\H4_reg_reg[0]_i_1_n_5 ,\H4_reg_reg[0]_i_1_n_6 ,\H4_reg_reg[0]_i_1_n_7 }),
        .S({\H4_reg[0]_i_6_n_0 ,\H4_reg[0]_i_7_n_0 ,\H4_reg[0]_i_8_n_0 ,\H4_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[12]_i_1 
       (.CI(\H4_reg_reg[8]_i_1_n_0 ),
        .CO({\H4_reg_reg[12]_i_1_n_0 ,\NLW_H4_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[12]_i_2_n_0 ,\H4_reg[12]_i_3_n_0 ,\H4_reg[12]_i_4_n_0 ,\H4_reg[12]_i_5_n_0 }),
        .O({\H4_reg_reg[12]_i_1_n_4 ,\H4_reg_reg[12]_i_1_n_5 ,\H4_reg_reg[12]_i_1_n_6 ,\H4_reg_reg[12]_i_1_n_7 }),
        .S({\H4_reg[12]_i_6_n_0 ,\H4_reg[12]_i_7_n_0 ,\H4_reg[12]_i_8_n_0 ,\H4_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[16]_i_1 
       (.CI(\H4_reg_reg[12]_i_1_n_0 ),
        .CO({\H4_reg_reg[16]_i_1_n_0 ,\NLW_H4_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[16]_i_2_n_0 ,\H4_reg[16]_i_3_n_0 ,\H4_reg[16]_i_4_n_0 ,\H4_reg[16]_i_5_n_0 }),
        .O({\H4_reg_reg[16]_i_1_n_4 ,\H4_reg_reg[16]_i_1_n_5 ,\H4_reg_reg[16]_i_1_n_6 ,\H4_reg_reg[16]_i_1_n_7 }),
        .S({\H4_reg[16]_i_6_n_0 ,\H4_reg[16]_i_7_n_0 ,\H4_reg[16]_i_8_n_0 ,\H4_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[20]_i_1 
       (.CI(\H4_reg_reg[16]_i_1_n_0 ),
        .CO({\H4_reg_reg[20]_i_1_n_0 ,\NLW_H4_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[20]_i_2_n_0 ,\H4_reg[20]_i_3_n_0 ,\H4_reg[20]_i_4_n_0 ,\H4_reg[20]_i_5_n_0 }),
        .O({\H4_reg_reg[20]_i_1_n_4 ,\H4_reg_reg[20]_i_1_n_5 ,\H4_reg_reg[20]_i_1_n_6 ,\H4_reg_reg[20]_i_1_n_7 }),
        .S({\H4_reg[20]_i_6_n_0 ,\H4_reg[20]_i_7_n_0 ,\H4_reg[20]_i_8_n_0 ,\H4_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[24]_i_1 
       (.CI(\H4_reg_reg[20]_i_1_n_0 ),
        .CO({\H4_reg_reg[24]_i_1_n_0 ,\NLW_H4_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[24]_i_2_n_0 ,\H4_reg[24]_i_3_n_0 ,\H4_reg[24]_i_4_n_0 ,\H4_reg[24]_i_5_n_0 }),
        .O({\H4_reg_reg[24]_i_1_n_4 ,\H4_reg_reg[24]_i_1_n_5 ,\H4_reg_reg[24]_i_1_n_6 ,\H4_reg_reg[24]_i_1_n_7 }),
        .S({\H4_reg[24]_i_6_n_0 ,\H4_reg[24]_i_7_n_0 ,\H4_reg[24]_i_8_n_0 ,\H4_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[28]_i_1 
       (.CI(\H4_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H4_reg[28]_i_2_n_0 ,\H4_reg[28]_i_3_n_0 ,\H4_reg[28]_i_4_n_0 }),
        .O({\H4_reg_reg[28]_i_1_n_4 ,\H4_reg_reg[28]_i_1_n_5 ,\H4_reg_reg[28]_i_1_n_6 ,\H4_reg_reg[28]_i_1_n_7 }),
        .S({\H4_reg[28]_i_5_n_0 ,\H4_reg[28]_i_6_n_0 ,\H4_reg[28]_i_7_n_0 ,\H4_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[4]_i_1 
       (.CI(\H4_reg_reg[0]_i_1_n_0 ),
        .CO({\H4_reg_reg[4]_i_1_n_0 ,\NLW_H4_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[4]_i_2_n_0 ,\H4_reg[4]_i_3_n_0 ,\H4_reg[4]_i_4_n_0 ,\H4_reg[4]_i_5_n_0 }),
        .O({\H4_reg_reg[4]_i_1_n_4 ,\H4_reg_reg[4]_i_1_n_5 ,\H4_reg_reg[4]_i_1_n_6 ,\H4_reg_reg[4]_i_1_n_7 }),
        .S({\H4_reg[4]_i_6_n_0 ,\H4_reg[4]_i_7_n_0 ,\H4_reg[4]_i_8_n_0 ,\H4_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H4_reg_reg[8]_i_1 
       (.CI(\H4_reg_reg[4]_i_1_n_0 ),
        .CO({\H4_reg_reg[8]_i_1_n_0 ,\NLW_H4_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H4_reg[8]_i_2_n_0 ,\H4_reg[8]_i_3_n_0 ,\H4_reg[8]_i_4_n_0 ,\H4_reg[8]_i_5_n_0 }),
        .O({\H4_reg_reg[8]_i_1_n_4 ,\H4_reg_reg[8]_i_1_n_5 ,\H4_reg_reg[8]_i_1_n_6 ,\H4_reg_reg[8]_i_1_n_7 }),
        .S({\H4_reg[8]_i_6_n_0 ,\H4_reg[8]_i_7_n_0 ,\H4_reg[8]_i_8_n_0 ,\H4_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [3]),
        .O(\H5_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [2]),
        .O(\H5_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [1]),
        .O(\H5_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [0]),
        .O(\H5_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [3]),
        .I3(core_digest[67]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [2]),
        .I3(core_digest[66]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [1]),
        .I3(core_digest[65]),
        .O(\H5_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [0]),
        .I3(core_digest[64]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H5_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [15]),
        .O(\H5_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [14]),
        .O(\H5_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [13]),
        .O(\H5_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [12]),
        .O(\H5_reg[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [15]),
        .I3(core_digest[79]),
        .O(\H5_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [14]),
        .I3(core_digest[78]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [13]),
        .I3(core_digest[77]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [12]),
        .I3(core_digest[76]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H5_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [19]),
        .O(\H5_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [18]),
        .O(\H5_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [17]),
        .O(\H5_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [16]),
        .O(\H5_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [19]),
        .I3(core_digest[83]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H5_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [18]),
        .I3(core_digest[82]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [17]),
        .I3(core_digest[81]),
        .O(\H5_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [16]),
        .I3(core_digest[80]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [23]),
        .O(\H5_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [22]),
        .O(\H5_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [21]),
        .O(\H5_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [20]),
        .O(\H5_reg[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [23]),
        .I3(core_digest[87]),
        .O(\H5_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [22]),
        .I3(core_digest[86]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H5_reg[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [21]),
        .I3(core_digest[85]),
        .O(\H5_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [20]),
        .I3(core_digest[84]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H5_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [27]),
        .O(\H5_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [26]),
        .O(\H5_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [25]),
        .O(\H5_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [24]),
        .O(\H5_reg[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H5_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/f_reg [27]),
        .I4(core_digest[91]),
        .O(\H5_reg[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [26]),
        .I3(core_digest[90]),
        .O(\H5_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [25]),
        .I3(core_digest[89]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [24]),
        .I3(core_digest[88]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [30]),
        .O(\H5_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [29]),
        .O(\H5_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [28]),
        .O(\H5_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [31]),
        .I3(core_digest[95]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [30]),
        .I3(core_digest[94]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H5_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [29]),
        .I3(core_digest[93]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H5_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [28]),
        .I3(core_digest[92]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [7]),
        .O(\H5_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [6]),
        .O(\H5_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [5]),
        .O(\H5_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [4]),
        .O(\H5_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [7]),
        .I3(core_digest[71]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [6]),
        .I3(core_digest[70]),
        .O(\H5_reg[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [5]),
        .I3(core_digest[69]),
        .O(\H5_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [4]),
        .I3(core_digest[68]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H5_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [11]),
        .O(\H5_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [10]),
        .O(\H5_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [9]),
        .O(\H5_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H5_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [8]),
        .O(\H5_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H5_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [11]),
        .I3(core_digest[75]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H5_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [10]),
        .I3(core_digest[74]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H5_reg[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H5_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [9]),
        .I3(core_digest[73]),
        .O(\H5_reg[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H5_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/f_reg [8]),
        .I3(core_digest[72]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H5_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H5_reg_reg[0]_i_1_n_0 ,\NLW_H5_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[0]_i_2_n_0 ,\H5_reg[0]_i_3_n_0 ,\H5_reg[0]_i_4_n_0 ,\H5_reg[0]_i_5_n_0 }),
        .O({\H5_reg_reg[0]_i_1_n_4 ,\H5_reg_reg[0]_i_1_n_5 ,\H5_reg_reg[0]_i_1_n_6 ,\H5_reg_reg[0]_i_1_n_7 }),
        .S({\H5_reg[0]_i_6_n_0 ,\H5_reg[0]_i_7_n_0 ,\H5_reg[0]_i_8_n_0 ,\H5_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[12]_i_1 
       (.CI(\H5_reg_reg[8]_i_1_n_0 ),
        .CO({\H5_reg_reg[12]_i_1_n_0 ,\NLW_H5_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[12]_i_2_n_0 ,\H5_reg[12]_i_3_n_0 ,\H5_reg[12]_i_4_n_0 ,\H5_reg[12]_i_5_n_0 }),
        .O({\H5_reg_reg[12]_i_1_n_4 ,\H5_reg_reg[12]_i_1_n_5 ,\H5_reg_reg[12]_i_1_n_6 ,\H5_reg_reg[12]_i_1_n_7 }),
        .S({\H5_reg[12]_i_6_n_0 ,\H5_reg[12]_i_7_n_0 ,\H5_reg[12]_i_8_n_0 ,\H5_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[16]_i_1 
       (.CI(\H5_reg_reg[12]_i_1_n_0 ),
        .CO({\H5_reg_reg[16]_i_1_n_0 ,\NLW_H5_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[16]_i_2_n_0 ,\H5_reg[16]_i_3_n_0 ,\H5_reg[16]_i_4_n_0 ,\H5_reg[16]_i_5_n_0 }),
        .O({\H5_reg_reg[16]_i_1_n_4 ,\H5_reg_reg[16]_i_1_n_5 ,\H5_reg_reg[16]_i_1_n_6 ,\H5_reg_reg[16]_i_1_n_7 }),
        .S({\H5_reg[16]_i_6_n_0 ,\H5_reg[16]_i_7_n_0 ,\H5_reg[16]_i_8_n_0 ,\H5_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[20]_i_1 
       (.CI(\H5_reg_reg[16]_i_1_n_0 ),
        .CO({\H5_reg_reg[20]_i_1_n_0 ,\NLW_H5_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[20]_i_2_n_0 ,\H5_reg[20]_i_3_n_0 ,\H5_reg[20]_i_4_n_0 ,\H5_reg[20]_i_5_n_0 }),
        .O({\H5_reg_reg[20]_i_1_n_4 ,\H5_reg_reg[20]_i_1_n_5 ,\H5_reg_reg[20]_i_1_n_6 ,\H5_reg_reg[20]_i_1_n_7 }),
        .S({\H5_reg[20]_i_6_n_0 ,\H5_reg[20]_i_7_n_0 ,\H5_reg[20]_i_8_n_0 ,\H5_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[24]_i_1 
       (.CI(\H5_reg_reg[20]_i_1_n_0 ),
        .CO({\H5_reg_reg[24]_i_1_n_0 ,\NLW_H5_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[24]_i_2_n_0 ,\H5_reg[24]_i_3_n_0 ,\H5_reg[24]_i_4_n_0 ,\H5_reg[24]_i_5_n_0 }),
        .O({\H5_reg_reg[24]_i_1_n_4 ,\H5_reg_reg[24]_i_1_n_5 ,\H5_reg_reg[24]_i_1_n_6 ,\H5_reg_reg[24]_i_1_n_7 }),
        .S({\H5_reg[24]_i_6_n_0 ,\H5_reg[24]_i_7_n_0 ,\H5_reg[24]_i_8_n_0 ,\H5_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[28]_i_1 
       (.CI(\H5_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H5_reg[28]_i_2_n_0 ,\H5_reg[28]_i_3_n_0 ,\H5_reg[28]_i_4_n_0 }),
        .O({\H5_reg_reg[28]_i_1_n_4 ,\H5_reg_reg[28]_i_1_n_5 ,\H5_reg_reg[28]_i_1_n_6 ,\H5_reg_reg[28]_i_1_n_7 }),
        .S({\H5_reg[28]_i_5_n_0 ,\H5_reg[28]_i_6_n_0 ,\H5_reg[28]_i_7_n_0 ,\H5_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[4]_i_1 
       (.CI(\H5_reg_reg[0]_i_1_n_0 ),
        .CO({\H5_reg_reg[4]_i_1_n_0 ,\NLW_H5_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[4]_i_2_n_0 ,\H5_reg[4]_i_3_n_0 ,\H5_reg[4]_i_4_n_0 ,\H5_reg[4]_i_5_n_0 }),
        .O({\H5_reg_reg[4]_i_1_n_4 ,\H5_reg_reg[4]_i_1_n_5 ,\H5_reg_reg[4]_i_1_n_6 ,\H5_reg_reg[4]_i_1_n_7 }),
        .S({\H5_reg[4]_i_6_n_0 ,\H5_reg[4]_i_7_n_0 ,\H5_reg[4]_i_8_n_0 ,\H5_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H5_reg_reg[8]_i_1 
       (.CI(\H5_reg_reg[4]_i_1_n_0 ),
        .CO({\H5_reg_reg[8]_i_1_n_0 ,\NLW_H5_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H5_reg[8]_i_2_n_0 ,\H5_reg[8]_i_3_n_0 ,\H5_reg[8]_i_4_n_0 ,\H5_reg[8]_i_5_n_0 }),
        .O({\H5_reg_reg[8]_i_1_n_4 ,\H5_reg_reg[8]_i_1_n_5 ,\H5_reg_reg[8]_i_1_n_6 ,\H5_reg_reg[8]_i_1_n_7 }),
        .S({\H5_reg[8]_i_6_n_0 ,\H5_reg[8]_i_7_n_0 ,\H5_reg[8]_i_8_n_0 ,\H5_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hF2)) 
    \H6_reg[0]_i_1 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .O(\core/H_we ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[0]_i_10 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [0]),
        .I4(core_digest[32]),
        .O(\H6_reg[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [3]),
        .O(\H6_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [2]),
        .O(\H6_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [1]),
        .O(\H6_reg[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [0]),
        .O(\H6_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [3]),
        .I3(core_digest[35]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [2]),
        .I3(core_digest[34]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H6_reg[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [1]),
        .I4(core_digest[33]),
        .O(\H6_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [15]),
        .O(\H6_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [14]),
        .O(\H6_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [13]),
        .O(\H6_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [12]),
        .O(\H6_reg[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [15]),
        .I4(core_digest[47]),
        .O(\H6_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [14]),
        .I3(core_digest[46]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H6_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [13]),
        .I3(core_digest[45]),
        .O(\H6_reg[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [12]),
        .I3(core_digest[44]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [19]),
        .O(\H6_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [18]),
        .O(\H6_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [17]),
        .O(\H6_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [16]),
        .O(\H6_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [19]),
        .I3(core_digest[51]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H6_reg[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H6_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [18]),
        .I3(core_digest[50]),
        .O(\H6_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [17]),
        .I3(core_digest[49]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [16]),
        .I4(core_digest[48]),
        .O(\H6_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [23]),
        .O(\H6_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [22]),
        .O(\H6_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [21]),
        .O(\H6_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [20]),
        .O(\H6_reg[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [23]),
        .I4(core_digest[55]),
        .O(\H6_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [22]),
        .I3(core_digest[54]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H6_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [21]),
        .I3(core_digest[53]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H6_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [20]),
        .I3(core_digest[52]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H6_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [27]),
        .O(\H6_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [26]),
        .O(\H6_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [25]),
        .O(\H6_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [24]),
        .O(\H6_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [27]),
        .I3(core_digest[59]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [26]),
        .I4(core_digest[58]),
        .O(\H6_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [25]),
        .I3(core_digest[57]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [24]),
        .I3(core_digest[56]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [30]),
        .O(\H6_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [29]),
        .O(\H6_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(\core/g_reg [28]),
        .O(\H6_reg[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H6_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [31]),
        .I3(core_digest[63]),
        .O(\H6_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [30]),
        .I3(core_digest[62]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H6_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [29]),
        .I3(core_digest[61]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H6_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H6_reg[28]_i_8 
       (.I0(\core/sha256_ctrl_reg [1]),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [28]),
        .I3(core_digest[60]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H6_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [7]),
        .O(\H6_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [6]),
        .O(\H6_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [5]),
        .O(\H6_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [4]),
        .O(\H6_reg[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [7]),
        .I4(core_digest[39]),
        .O(\H6_reg[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H6_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [6]),
        .I3(core_digest[38]),
        .O(\H6_reg[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [5]),
        .I4(core_digest[37]),
        .O(\H6_reg[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H6_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [4]),
        .I3(core_digest[36]),
        .O(\H6_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [11]),
        .O(\H6_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [10]),
        .O(\H6_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [9]),
        .O(\H6_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H6_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [8]),
        .O(\H6_reg[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [11]),
        .I4(core_digest[43]),
        .O(\H6_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [10]),
        .I3(core_digest[42]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H6_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H6_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/g_reg [9]),
        .I3(core_digest[41]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H6_reg[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H6_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/g_reg [8]),
        .I4(core_digest[40]),
        .O(\H6_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\H6_reg_reg[0]_i_2_n_0 ,\NLW_H6_reg_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[0]_i_3_n_0 ,\H6_reg[0]_i_4_n_0 ,\H6_reg[0]_i_5_n_0 ,\H6_reg[0]_i_6_n_0 }),
        .O({\H6_reg_reg[0]_i_2_n_4 ,\H6_reg_reg[0]_i_2_n_5 ,\H6_reg_reg[0]_i_2_n_6 ,\H6_reg_reg[0]_i_2_n_7 }),
        .S({\H6_reg[0]_i_7_n_0 ,\H6_reg[0]_i_8_n_0 ,\H6_reg[0]_i_9_n_0 ,\H6_reg[0]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[12]_i_1 
       (.CI(\H6_reg_reg[8]_i_1_n_0 ),
        .CO({\H6_reg_reg[12]_i_1_n_0 ,\NLW_H6_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[12]_i_2_n_0 ,\H6_reg[12]_i_3_n_0 ,\H6_reg[12]_i_4_n_0 ,\H6_reg[12]_i_5_n_0 }),
        .O({\H6_reg_reg[12]_i_1_n_4 ,\H6_reg_reg[12]_i_1_n_5 ,\H6_reg_reg[12]_i_1_n_6 ,\H6_reg_reg[12]_i_1_n_7 }),
        .S({\H6_reg[12]_i_6_n_0 ,\H6_reg[12]_i_7_n_0 ,\H6_reg[12]_i_8_n_0 ,\H6_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[16]_i_1 
       (.CI(\H6_reg_reg[12]_i_1_n_0 ),
        .CO({\H6_reg_reg[16]_i_1_n_0 ,\NLW_H6_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[16]_i_2_n_0 ,\H6_reg[16]_i_3_n_0 ,\H6_reg[16]_i_4_n_0 ,\H6_reg[16]_i_5_n_0 }),
        .O({\H6_reg_reg[16]_i_1_n_4 ,\H6_reg_reg[16]_i_1_n_5 ,\H6_reg_reg[16]_i_1_n_6 ,\H6_reg_reg[16]_i_1_n_7 }),
        .S({\H6_reg[16]_i_6_n_0 ,\H6_reg[16]_i_7_n_0 ,\H6_reg[16]_i_8_n_0 ,\H6_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[20]_i_1 
       (.CI(\H6_reg_reg[16]_i_1_n_0 ),
        .CO({\H6_reg_reg[20]_i_1_n_0 ,\NLW_H6_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[20]_i_2_n_0 ,\H6_reg[20]_i_3_n_0 ,\H6_reg[20]_i_4_n_0 ,\H6_reg[20]_i_5_n_0 }),
        .O({\H6_reg_reg[20]_i_1_n_4 ,\H6_reg_reg[20]_i_1_n_5 ,\H6_reg_reg[20]_i_1_n_6 ,\H6_reg_reg[20]_i_1_n_7 }),
        .S({\H6_reg[20]_i_6_n_0 ,\H6_reg[20]_i_7_n_0 ,\H6_reg[20]_i_8_n_0 ,\H6_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[24]_i_1 
       (.CI(\H6_reg_reg[20]_i_1_n_0 ),
        .CO({\H6_reg_reg[24]_i_1_n_0 ,\NLW_H6_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[24]_i_2_n_0 ,\H6_reg[24]_i_3_n_0 ,\H6_reg[24]_i_4_n_0 ,\H6_reg[24]_i_5_n_0 }),
        .O({\H6_reg_reg[24]_i_1_n_4 ,\H6_reg_reg[24]_i_1_n_5 ,\H6_reg_reg[24]_i_1_n_6 ,\H6_reg_reg[24]_i_1_n_7 }),
        .S({\H6_reg[24]_i_6_n_0 ,\H6_reg[24]_i_7_n_0 ,\H6_reg[24]_i_8_n_0 ,\H6_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[28]_i_1 
       (.CI(\H6_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H6_reg[28]_i_2_n_0 ,\H6_reg[28]_i_3_n_0 ,\H6_reg[28]_i_4_n_0 }),
        .O({\H6_reg_reg[28]_i_1_n_4 ,\H6_reg_reg[28]_i_1_n_5 ,\H6_reg_reg[28]_i_1_n_6 ,\H6_reg_reg[28]_i_1_n_7 }),
        .S({\H6_reg[28]_i_5_n_0 ,\H6_reg[28]_i_6_n_0 ,\H6_reg[28]_i_7_n_0 ,\H6_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[4]_i_1 
       (.CI(\H6_reg_reg[0]_i_2_n_0 ),
        .CO({\H6_reg_reg[4]_i_1_n_0 ,\NLW_H6_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[4]_i_2_n_0 ,\H6_reg[4]_i_3_n_0 ,\H6_reg[4]_i_4_n_0 ,\H6_reg[4]_i_5_n_0 }),
        .O({\H6_reg_reg[4]_i_1_n_4 ,\H6_reg_reg[4]_i_1_n_5 ,\H6_reg_reg[4]_i_1_n_6 ,\H6_reg_reg[4]_i_1_n_7 }),
        .S({\H6_reg[4]_i_6_n_0 ,\H6_reg[4]_i_7_n_0 ,\H6_reg[4]_i_8_n_0 ,\H6_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H6_reg_reg[8]_i_1 
       (.CI(\H6_reg_reg[4]_i_1_n_0 ),
        .CO({\H6_reg_reg[8]_i_1_n_0 ,\NLW_H6_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H6_reg[8]_i_2_n_0 ,\H6_reg[8]_i_3_n_0 ,\H6_reg[8]_i_4_n_0 ,\H6_reg[8]_i_5_n_0 }),
        .O({\H6_reg_reg[8]_i_1_n_4 ,\H6_reg_reg[8]_i_1_n_5 ,\H6_reg_reg[8]_i_1_n_6 ,\H6_reg_reg[8]_i_1_n_7 }),
        .S({\H6_reg[8]_i_6_n_0 ,\H6_reg[8]_i_7_n_0 ,\H6_reg[8]_i_8_n_0 ,\H6_reg[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[0]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [3]),
        .O(\H7_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[0]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [2]),
        .O(\H7_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[0]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [1]),
        .O(\H7_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[0]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [0]),
        .O(\H7_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H7_reg[0]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [3]),
        .I3(core_digest[3]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H7_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[0]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [2]),
        .I3(core_digest[2]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H7_reg[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H7_reg[0]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [1]),
        .I3(core_digest[1]),
        .O(\H7_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H7_reg[0]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [0]),
        .I3(core_digest[0]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H7_reg[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[12]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [15]),
        .O(\H7_reg[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[12]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [14]),
        .O(\H7_reg[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[12]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [13]),
        .O(\H7_reg[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[12]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [12]),
        .O(\H7_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H7_reg[12]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [15]),
        .I3(core_digest[15]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H7_reg[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[12]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [14]),
        .I4(core_digest[14]),
        .O(\H7_reg[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H7_reg[12]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [13]),
        .I3(core_digest[13]),
        .O(\H7_reg[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H7_reg[12]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [12]),
        .I3(core_digest[12]),
        .O(\H7_reg[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[16]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [19]),
        .O(\H7_reg[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[16]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [18]),
        .O(\H7_reg[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[16]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [17]),
        .O(\H7_reg[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[16]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [16]),
        .O(\H7_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[16]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [19]),
        .I3(core_digest[19]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H7_reg[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H7_reg[16]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [18]),
        .I3(core_digest[18]),
        .O(\H7_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[16]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [17]),
        .I3(core_digest[17]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H7_reg[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H7_reg[16]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [16]),
        .I3(core_digest[16]),
        .O(\H7_reg[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [23]),
        .O(\H7_reg[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[20]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [22]),
        .O(\H7_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[20]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [21]),
        .O(\H7_reg[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[20]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [20]),
        .O(\H7_reg[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[20]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [23]),
        .I4(core_digest[23]),
        .O(\H7_reg[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[20]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [22]),
        .I4(core_digest[22]),
        .O(\H7_reg[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[20]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [21]),
        .I4(core_digest[21]),
        .O(\H7_reg[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[20]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [20]),
        .I3(core_digest[20]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H7_reg[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [27]),
        .O(\H7_reg[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[24]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [26]),
        .O(\H7_reg[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[24]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [25]),
        .O(\H7_reg[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[24]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [24]),
        .O(\H7_reg[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[24]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [27]),
        .I4(core_digest[27]),
        .O(\H7_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[24]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [26]),
        .I3(core_digest[26]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H7_reg[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[24]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [25]),
        .I4(core_digest[25]),
        .O(\H7_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H7_reg[24]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [24]),
        .I3(core_digest[24]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H7_reg[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[28]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [30]),
        .O(\H7_reg[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[28]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/h_reg [29]),
        .O(\H7_reg[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[28]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\core/h_reg [28]),
        .O(\H7_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[28]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [31]),
        .I3(core_digest[31]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H7_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H7_reg[28]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [30]),
        .I3(core_digest[30]),
        .I4(mode_reg_reg_rep_n_0),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H7_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[28]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [29]),
        .I3(core_digest[29]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(mode_reg_reg_rep_n_0),
        .O(\H7_reg[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[28]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [28]),
        .I4(core_digest[28]),
        .O(\H7_reg[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[4]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [7]),
        .O(\H7_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[4]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [6]),
        .O(\H7_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[4]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [5]),
        .O(\H7_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[4]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [4]),
        .O(\H7_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[4]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [7]),
        .I3(core_digest[7]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H7_reg[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \H7_reg[4]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [6]),
        .I3(core_digest[6]),
        .O(\H7_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[4]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [5]),
        .I3(core_digest[5]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H7_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF022002200220)) 
    \H7_reg[4]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [4]),
        .I3(core_digest[4]),
        .I4(p_1_in[2]),
        .I5(\f_reg[31]_i_3_n_0 ),
        .O(\H7_reg[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[8]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [11]),
        .O(\H7_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[8]_i_3 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [10]),
        .O(\H7_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[8]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [9]),
        .O(\H7_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \H7_reg[8]_i_5 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [8]),
        .O(\H7_reg[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[8]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [11]),
        .I4(core_digest[11]),
        .O(\H7_reg[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[8]_i_7 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [10]),
        .I4(core_digest[10]),
        .O(\H7_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02200220DFDF0220)) 
    \H7_reg[8]_i_8 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\core/h_reg [9]),
        .I3(core_digest[9]),
        .I4(\f_reg[31]_i_3_n_0 ),
        .I5(p_1_in[2]),
        .O(\H7_reg[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0F2D2F0)) 
    \H7_reg[8]_i_9 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(\core/h_reg [8]),
        .I4(core_digest[8]),
        .O(\H7_reg[8]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\H7_reg_reg[0]_i_1_n_0 ,\NLW_H7_reg_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[0]_i_2_n_0 ,\H7_reg[0]_i_3_n_0 ,\H7_reg[0]_i_4_n_0 ,\H7_reg[0]_i_5_n_0 }),
        .O({\H7_reg_reg[0]_i_1_n_4 ,\H7_reg_reg[0]_i_1_n_5 ,\H7_reg_reg[0]_i_1_n_6 ,\H7_reg_reg[0]_i_1_n_7 }),
        .S({\H7_reg[0]_i_6_n_0 ,\H7_reg[0]_i_7_n_0 ,\H7_reg[0]_i_8_n_0 ,\H7_reg[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[12]_i_1 
       (.CI(\H7_reg_reg[8]_i_1_n_0 ),
        .CO({\H7_reg_reg[12]_i_1_n_0 ,\NLW_H7_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[12]_i_2_n_0 ,\H7_reg[12]_i_3_n_0 ,\H7_reg[12]_i_4_n_0 ,\H7_reg[12]_i_5_n_0 }),
        .O({\H7_reg_reg[12]_i_1_n_4 ,\H7_reg_reg[12]_i_1_n_5 ,\H7_reg_reg[12]_i_1_n_6 ,\H7_reg_reg[12]_i_1_n_7 }),
        .S({\H7_reg[12]_i_6_n_0 ,\H7_reg[12]_i_7_n_0 ,\H7_reg[12]_i_8_n_0 ,\H7_reg[12]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[16]_i_1 
       (.CI(\H7_reg_reg[12]_i_1_n_0 ),
        .CO({\H7_reg_reg[16]_i_1_n_0 ,\NLW_H7_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[16]_i_2_n_0 ,\H7_reg[16]_i_3_n_0 ,\H7_reg[16]_i_4_n_0 ,\H7_reg[16]_i_5_n_0 }),
        .O({\H7_reg_reg[16]_i_1_n_4 ,\H7_reg_reg[16]_i_1_n_5 ,\H7_reg_reg[16]_i_1_n_6 ,\H7_reg_reg[16]_i_1_n_7 }),
        .S({\H7_reg[16]_i_6_n_0 ,\H7_reg[16]_i_7_n_0 ,\H7_reg[16]_i_8_n_0 ,\H7_reg[16]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[20]_i_1 
       (.CI(\H7_reg_reg[16]_i_1_n_0 ),
        .CO({\H7_reg_reg[20]_i_1_n_0 ,\NLW_H7_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[20]_i_2_n_0 ,\H7_reg[20]_i_3_n_0 ,\H7_reg[20]_i_4_n_0 ,\H7_reg[20]_i_5_n_0 }),
        .O({\H7_reg_reg[20]_i_1_n_4 ,\H7_reg_reg[20]_i_1_n_5 ,\H7_reg_reg[20]_i_1_n_6 ,\H7_reg_reg[20]_i_1_n_7 }),
        .S({\H7_reg[20]_i_6_n_0 ,\H7_reg[20]_i_7_n_0 ,\H7_reg[20]_i_8_n_0 ,\H7_reg[20]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[24]_i_1 
       (.CI(\H7_reg_reg[20]_i_1_n_0 ),
        .CO({\H7_reg_reg[24]_i_1_n_0 ,\NLW_H7_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[24]_i_2_n_0 ,\H7_reg[24]_i_3_n_0 ,\H7_reg[24]_i_4_n_0 ,\H7_reg[24]_i_5_n_0 }),
        .O({\H7_reg_reg[24]_i_1_n_4 ,\H7_reg_reg[24]_i_1_n_5 ,\H7_reg_reg[24]_i_1_n_6 ,\H7_reg_reg[24]_i_1_n_7 }),
        .S({\H7_reg[24]_i_6_n_0 ,\H7_reg[24]_i_7_n_0 ,\H7_reg[24]_i_8_n_0 ,\H7_reg[24]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[28]_i_1 
       (.CI(\H7_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\H7_reg[28]_i_2_n_0 ,\H7_reg[28]_i_3_n_0 ,\H7_reg[28]_i_4_n_0 }),
        .O({\H7_reg_reg[28]_i_1_n_4 ,\H7_reg_reg[28]_i_1_n_5 ,\H7_reg_reg[28]_i_1_n_6 ,\H7_reg_reg[28]_i_1_n_7 }),
        .S({\H7_reg[28]_i_5_n_0 ,\H7_reg[28]_i_6_n_0 ,\H7_reg[28]_i_7_n_0 ,\H7_reg[28]_i_8_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[4]_i_1 
       (.CI(\H7_reg_reg[0]_i_1_n_0 ),
        .CO({\H7_reg_reg[4]_i_1_n_0 ,\NLW_H7_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[4]_i_2_n_0 ,\H7_reg[4]_i_3_n_0 ,\H7_reg[4]_i_4_n_0 ,\H7_reg[4]_i_5_n_0 }),
        .O({\H7_reg_reg[4]_i_1_n_4 ,\H7_reg_reg[4]_i_1_n_5 ,\H7_reg_reg[4]_i_1_n_6 ,\H7_reg_reg[4]_i_1_n_7 }),
        .S({\H7_reg[4]_i_6_n_0 ,\H7_reg[4]_i_7_n_0 ,\H7_reg[4]_i_8_n_0 ,\H7_reg[4]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \H7_reg_reg[8]_i_1 
       (.CI(\H7_reg_reg[4]_i_1_n_0 ),
        .CO({\H7_reg_reg[8]_i_1_n_0 ,\NLW_H7_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\H7_reg[8]_i_2_n_0 ,\H7_reg[8]_i_3_n_0 ,\H7_reg[8]_i_4_n_0 ,\H7_reg[8]_i_5_n_0 }),
        .O({\H7_reg_reg[8]_i_1_n_4 ,\H7_reg_reg[8]_i_1_n_5 ,\H7_reg_reg[8]_i_1_n_6 ,\H7_reg_reg[8]_i_1_n_7 }),
        .S({\H7_reg[8]_i_6_n_0 ,\H7_reg[8]_i_7_n_0 ,\H7_reg[8]_i_8_n_0 ,\H7_reg[8]_i_9_n_0 }));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[224]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[3]_i_2_n_7 ),
        .O(\core/a_new [0]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \a_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[234]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\core/w_next ),
        .I4(\a_reg_reg[11]_i_2_n_5 ),
        .O(\core/a_new [10]));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[235]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[11]_i_2_n_4 ),
        .O(\core/a_new [11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[11]_i_10 
       (.I0(\a_reg[11]_i_6_n_0 ),
        .I1(\a_reg[11]_i_13_n_0 ),
        .I2(\core/p_3_in [8]),
        .I3(\core/p_3_in [28]),
        .I4(\core/p_3_in [19]),
        .I5(\core/p_1_in [8]),
        .O(\a_reg[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[11]_i_11 
       (.I0(\core/c_reg [10]),
        .I1(\core/b_reg [10]),
        .I2(\core/p_3_in [8]),
        .O(\a_reg[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[11]_i_12 
       (.I0(\core/c_reg [9]),
        .I1(\core/b_reg [9]),
        .I2(\core/p_3_in [7]),
        .O(\a_reg[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[11]_i_13 
       (.I0(\core/c_reg [8]),
        .I1(\core/b_reg [8]),
        .I2(\core/p_3_in [6]),
        .O(\a_reg[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[11]_i_14 
       (.I0(\core/c_reg [7]),
        .I1(\core/b_reg [7]),
        .I2(\core/p_3_in [5]),
        .O(\a_reg[11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[11]_i_3 
       (.I0(\core/p_3_in [10]),
        .I1(\core/p_3_in [21]),
        .I2(\core/p_3_in [30]),
        .I3(\a_reg[11]_i_11_n_0 ),
        .I4(\core/p_1_in [10]),
        .O(\a_reg[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[11]_i_4 
       (.I0(\core/p_3_in [20]),
        .I1(\core/p_3_in [29]),
        .I2(\core/p_3_in [9]),
        .I3(\a_reg[11]_i_12_n_0 ),
        .I4(\core/p_1_in [9]),
        .O(\a_reg[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[11]_i_5 
       (.I0(\core/p_3_in [19]),
        .I1(\core/p_3_in [28]),
        .I2(\core/p_3_in [8]),
        .I3(\a_reg[11]_i_13_n_0 ),
        .I4(\core/p_1_in [8]),
        .O(\a_reg[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[11]_i_6 
       (.I0(\core/p_3_in [18]),
        .I1(\core/p_3_in [27]),
        .I2(\core/p_3_in [7]),
        .I3(\a_reg[11]_i_14_n_0 ),
        .I4(\core/p_1_in [7]),
        .O(\a_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[11]_i_7 
       (.I0(\a_reg[11]_i_3_n_0 ),
        .I1(\a_reg[15]_i_14_n_0 ),
        .I2(\core/p_3_in [31]),
        .I3(\core/p_3_in [22]),
        .I4(\core/p_3_in [11]),
        .I5(\core/p_1_in [11]),
        .O(\a_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[11]_i_8 
       (.I0(\a_reg[11]_i_4_n_0 ),
        .I1(\a_reg[11]_i_11_n_0 ),
        .I2(\core/p_3_in [30]),
        .I3(\core/p_3_in [21]),
        .I4(\core/p_3_in [10]),
        .I5(\core/p_1_in [10]),
        .O(\a_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[11]_i_9 
       (.I0(\a_reg[11]_i_5_n_0 ),
        .I1(\a_reg[11]_i_12_n_0 ),
        .I2(\core/p_3_in [9]),
        .I3(\core/p_3_in [29]),
        .I4(\core/p_3_in [20]),
        .I5(\core/p_1_in [9]),
        .O(\a_reg[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[12]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[236]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[15]_i_2_n_7 ),
        .O(\core/a_new [12]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[13]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[237]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[15]_i_2_n_6 ),
        .O(\core/a_new [13]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[238]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[15]_i_2_n_5 ),
        .O(\core/a_new [14]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \a_reg[15]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[239]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\core/w_next ),
        .I4(\a_reg_reg[15]_i_2_n_4 ),
        .O(\core/a_new [15]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[15]_i_10 
       (.I0(\a_reg[15]_i_6_n_0 ),
        .I1(\a_reg[15]_i_13_n_0 ),
        .I2(\core/p_3_in [0]),
        .I3(\core/p_3_in [23]),
        .I4(\core/p_3_in [12]),
        .I5(\core/p_1_in [12]),
        .O(\a_reg[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[15]_i_11 
       (.I0(\core/c_reg [14]),
        .I1(\core/b_reg [14]),
        .I2(\core/p_3_in [12]),
        .O(\a_reg[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[15]_i_12 
       (.I0(\core/c_reg [13]),
        .I1(\core/b_reg [13]),
        .I2(\core/p_3_in [11]),
        .O(\a_reg[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[15]_i_13 
       (.I0(\core/c_reg [12]),
        .I1(\core/b_reg [12]),
        .I2(\core/p_3_in [10]),
        .O(\a_reg[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[15]_i_14 
       (.I0(\core/c_reg [11]),
        .I1(\core/b_reg [11]),
        .I2(\core/p_3_in [9]),
        .O(\a_reg[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[15]_i_3 
       (.I0(\core/p_3_in [14]),
        .I1(\core/p_3_in [25]),
        .I2(\core/p_3_in [2]),
        .I3(\a_reg[15]_i_11_n_0 ),
        .I4(\core/p_1_in [14]),
        .O(\a_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[15]_i_4 
       (.I0(\core/p_3_in [13]),
        .I1(\core/p_3_in [24]),
        .I2(\core/p_3_in [1]),
        .I3(\a_reg[15]_i_12_n_0 ),
        .I4(\core/p_1_in [13]),
        .O(\a_reg[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[15]_i_5 
       (.I0(\core/p_3_in [12]),
        .I1(\core/p_3_in [23]),
        .I2(\core/p_3_in [0]),
        .I3(\a_reg[15]_i_13_n_0 ),
        .I4(\core/p_1_in [12]),
        .O(\a_reg[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[15]_i_6 
       (.I0(\core/p_3_in [11]),
        .I1(\core/p_3_in [22]),
        .I2(\core/p_3_in [31]),
        .I3(\a_reg[15]_i_14_n_0 ),
        .I4(\core/p_1_in [11]),
        .O(\a_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[15]_i_7 
       (.I0(\a_reg[15]_i_3_n_0 ),
        .I1(\a_reg[19]_i_14_n_0 ),
        .I2(\core/p_3_in [3]),
        .I3(\core/p_3_in [26]),
        .I4(\core/p_3_in [15]),
        .I5(\core/p_1_in [15]),
        .O(\a_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[15]_i_8 
       (.I0(\a_reg[15]_i_4_n_0 ),
        .I1(\a_reg[15]_i_11_n_0 ),
        .I2(\core/p_3_in [2]),
        .I3(\core/p_3_in [25]),
        .I4(\core/p_3_in [14]),
        .I5(\core/p_1_in [14]),
        .O(\a_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[15]_i_9 
       (.I0(\a_reg[15]_i_5_n_0 ),
        .I1(\a_reg[15]_i_12_n_0 ),
        .I2(\core/p_3_in [1]),
        .I3(\core/p_3_in [24]),
        .I4(\core/p_3_in [13]),
        .I5(\core/p_1_in [13]),
        .O(\a_reg[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \a_reg[16]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[240]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\core/w_next ),
        .I4(\a_reg_reg[19]_i_2_n_7 ),
        .O(\core/a_new [16]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[17]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[19]_i_2_n_6 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[241]),
        .O(\core/a_new [17]));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[18]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[242]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[19]_i_2_n_5 ),
        .O(\core/a_new [18]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[243]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[19]_i_2_n_4 ),
        .O(\core/a_new [19]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[19]_i_10 
       (.I0(\a_reg[19]_i_6_n_0 ),
        .I1(\a_reg[19]_i_13_n_0 ),
        .I2(\core/p_3_in [4]),
        .I3(\core/p_3_in [27]),
        .I4(\core/p_3_in [16]),
        .I5(\core/p_1_in [16]),
        .O(\a_reg[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[19]_i_11 
       (.I0(\core/c_reg [18]),
        .I1(\core/b_reg [18]),
        .I2(\core/p_3_in [16]),
        .O(\a_reg[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[19]_i_12 
       (.I0(\core/c_reg [17]),
        .I1(\core/b_reg [17]),
        .I2(\core/p_3_in [15]),
        .O(\a_reg[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[19]_i_13 
       (.I0(\core/c_reg [16]),
        .I1(\core/b_reg [16]),
        .I2(\core/p_3_in [14]),
        .O(\a_reg[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[19]_i_14 
       (.I0(\core/c_reg [15]),
        .I1(\core/b_reg [15]),
        .I2(\core/p_3_in [13]),
        .O(\a_reg[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[19]_i_3 
       (.I0(\core/p_3_in [18]),
        .I1(\core/p_3_in [29]),
        .I2(\core/p_3_in [6]),
        .I3(\a_reg[19]_i_11_n_0 ),
        .I4(\core/p_1_in [18]),
        .O(\a_reg[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[19]_i_4 
       (.I0(\core/p_3_in [17]),
        .I1(\core/p_3_in [28]),
        .I2(\core/p_3_in [5]),
        .I3(\a_reg[19]_i_12_n_0 ),
        .I4(\core/p_1_in [17]),
        .O(\a_reg[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[19]_i_5 
       (.I0(\core/p_3_in [16]),
        .I1(\core/p_3_in [27]),
        .I2(\core/p_3_in [4]),
        .I3(\a_reg[19]_i_13_n_0 ),
        .I4(\core/p_1_in [16]),
        .O(\a_reg[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[19]_i_6 
       (.I0(\core/p_3_in [15]),
        .I1(\core/p_3_in [26]),
        .I2(\core/p_3_in [3]),
        .I3(\a_reg[19]_i_14_n_0 ),
        .I4(\core/p_1_in [15]),
        .O(\a_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[19]_i_7 
       (.I0(\a_reg[19]_i_3_n_0 ),
        .I1(\a_reg[23]_i_14_n_0 ),
        .I2(\core/p_3_in [30]),
        .I3(\core/p_3_in [19]),
        .I4(\core/p_3_in [7]),
        .I5(\core/p_1_in [19]),
        .O(\a_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[19]_i_8 
       (.I0(\a_reg[19]_i_4_n_0 ),
        .I1(\a_reg[19]_i_11_n_0 ),
        .I2(\core/p_3_in [6]),
        .I3(\core/p_3_in [29]),
        .I4(\core/p_3_in [18]),
        .I5(\core/p_1_in [18]),
        .O(\a_reg[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[19]_i_9 
       (.I0(\a_reg[19]_i_5_n_0 ),
        .I1(\a_reg[19]_i_12_n_0 ),
        .I2(\core/p_3_in [5]),
        .I3(\core/p_3_in [28]),
        .I4(\core/p_3_in [17]),
        .I5(\core/p_1_in [17]),
        .O(\a_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[1]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[225]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[3]_i_2_n_6 ),
        .O(\core/a_new [1]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[20]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[23]_i_2_n_7 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[244]),
        .O(\core/a_new [20]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[21]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[23]_i_2_n_6 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[245]),
        .O(\core/a_new [21]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[22]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[23]_i_2_n_5 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[246]),
        .O(\core/a_new [22]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[23]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[23]_i_2_n_4 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[247]),
        .O(\core/a_new [23]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[23]_i_10 
       (.I0(\a_reg[23]_i_6_n_0 ),
        .I1(\a_reg[23]_i_13_n_0 ),
        .I2(\core/p_3_in [31]),
        .I3(\core/p_3_in [20]),
        .I4(\core/p_3_in [8]),
        .I5(\core/p_1_in [20]),
        .O(\a_reg[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[23]_i_11 
       (.I0(\core/c_reg [22]),
        .I1(\core/b_reg [22]),
        .I2(\core/p_3_in [20]),
        .O(\a_reg[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[23]_i_12 
       (.I0(\core/c_reg [21]),
        .I1(\core/b_reg [21]),
        .I2(\core/p_3_in [19]),
        .O(\a_reg[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[23]_i_13 
       (.I0(\core/c_reg [20]),
        .I1(\core/b_reg [20]),
        .I2(\core/p_3_in [18]),
        .O(\a_reg[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[23]_i_14 
       (.I0(\core/c_reg [19]),
        .I1(\core/b_reg [19]),
        .I2(\core/p_3_in [17]),
        .O(\a_reg[23]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[23]_i_3 
       (.I0(\core/p_3_in [10]),
        .I1(\core/p_3_in [22]),
        .I2(\core/p_3_in [1]),
        .I3(\a_reg[23]_i_11_n_0 ),
        .I4(\core/p_1_in [22]),
        .O(\a_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[23]_i_4 
       (.I0(\core/p_3_in [9]),
        .I1(\core/p_3_in [21]),
        .I2(\core/p_3_in [0]),
        .I3(\a_reg[23]_i_12_n_0 ),
        .I4(\core/p_1_in [21]),
        .O(\a_reg[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[23]_i_5 
       (.I0(\core/p_3_in [8]),
        .I1(\core/p_3_in [20]),
        .I2(\core/p_3_in [31]),
        .I3(\a_reg[23]_i_13_n_0 ),
        .I4(\core/p_1_in [20]),
        .O(\a_reg[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[23]_i_6 
       (.I0(\core/p_3_in [7]),
        .I1(\core/p_3_in [19]),
        .I2(\core/p_3_in [30]),
        .I3(\a_reg[23]_i_14_n_0 ),
        .I4(\core/p_1_in [19]),
        .O(\a_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[23]_i_7 
       (.I0(\a_reg[23]_i_3_n_0 ),
        .I1(\a_reg[27]_i_14_n_0 ),
        .I2(\core/p_3_in [2]),
        .I3(\core/p_3_in [23]),
        .I4(\core/p_3_in [11]),
        .I5(\core/p_1_in [23]),
        .O(\a_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[23]_i_8 
       (.I0(\a_reg[23]_i_4_n_0 ),
        .I1(\a_reg[23]_i_11_n_0 ),
        .I2(\core/p_3_in [1]),
        .I3(\core/p_3_in [22]),
        .I4(\core/p_3_in [10]),
        .I5(\core/p_1_in [22]),
        .O(\a_reg[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[23]_i_9 
       (.I0(\a_reg[23]_i_5_n_0 ),
        .I1(\a_reg[23]_i_12_n_0 ),
        .I2(\core/p_3_in [0]),
        .I3(\core/p_3_in [21]),
        .I4(\core/p_3_in [9]),
        .I5(\core/p_1_in [21]),
        .O(\a_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[24]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[248]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[27]_i_2_n_7 ),
        .O(\core/a_new [24]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[25]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[249]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[27]_i_2_n_6 ),
        .O(\core/a_new [25]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[26]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[27]_i_2_n_5 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[250]),
        .O(\core/a_new [26]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[27]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[251]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[27]_i_2_n_4 ),
        .O(\core/a_new [27]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[27]_i_10 
       (.I0(\a_reg[27]_i_6_n_0 ),
        .I1(\a_reg[27]_i_13_n_0 ),
        .I2(\core/p_3_in [3]),
        .I3(\core/p_3_in [24]),
        .I4(\core/p_3_in [12]),
        .I5(\core/p_1_in [24]),
        .O(\a_reg[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[27]_i_11 
       (.I0(\core/c_reg [26]),
        .I1(\core/b_reg [26]),
        .I2(\core/p_3_in [24]),
        .O(\a_reg[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[27]_i_12 
       (.I0(\core/c_reg [25]),
        .I1(\core/b_reg [25]),
        .I2(\core/p_3_in [23]),
        .O(\a_reg[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[27]_i_13 
       (.I0(\core/c_reg [24]),
        .I1(\core/b_reg [24]),
        .I2(\core/p_3_in [22]),
        .O(\a_reg[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[27]_i_14 
       (.I0(\core/c_reg [23]),
        .I1(\core/b_reg [23]),
        .I2(\core/p_3_in [21]),
        .O(\a_reg[27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[27]_i_3 
       (.I0(\core/p_3_in [14]),
        .I1(\core/p_3_in [26]),
        .I2(\core/p_3_in [5]),
        .I3(\a_reg[27]_i_11_n_0 ),
        .I4(\core/p_1_in [26]),
        .O(\a_reg[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[27]_i_4 
       (.I0(\core/p_3_in [13]),
        .I1(\core/p_3_in [25]),
        .I2(\core/p_3_in [4]),
        .I3(\a_reg[27]_i_12_n_0 ),
        .I4(\core/p_1_in [25]),
        .O(\a_reg[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[27]_i_5 
       (.I0(\core/p_3_in [12]),
        .I1(\core/p_3_in [24]),
        .I2(\core/p_3_in [3]),
        .I3(\a_reg[27]_i_13_n_0 ),
        .I4(\core/p_1_in [24]),
        .O(\a_reg[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[27]_i_6 
       (.I0(\core/p_3_in [11]),
        .I1(\core/p_3_in [23]),
        .I2(\core/p_3_in [2]),
        .I3(\a_reg[27]_i_14_n_0 ),
        .I4(\core/p_1_in [23]),
        .O(\a_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[27]_i_7 
       (.I0(\a_reg[27]_i_3_n_0 ),
        .I1(\a_reg[31]_i_13_n_0 ),
        .I2(\core/p_3_in [6]),
        .I3(\core/p_3_in [27]),
        .I4(\core/p_3_in [15]),
        .I5(\core/p_1_in [27]),
        .O(\a_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[27]_i_8 
       (.I0(\a_reg[27]_i_4_n_0 ),
        .I1(\a_reg[27]_i_11_n_0 ),
        .I2(\core/p_3_in [5]),
        .I3(\core/p_3_in [26]),
        .I4(\core/p_3_in [14]),
        .I5(\core/p_1_in [26]),
        .O(\a_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[27]_i_9 
       (.I0(\a_reg[27]_i_5_n_0 ),
        .I1(\a_reg[27]_i_12_n_0 ),
        .I2(\core/p_3_in [4]),
        .I3(\core/p_3_in [25]),
        .I4(\core/p_3_in [13]),
        .I5(\core/p_1_in [25]),
        .O(\a_reg[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[28]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[31]_i_3_n_7 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[252]),
        .O(\core/a_new [28]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[253]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[31]_i_3_n_6 ),
        .O(\core/a_new [29]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[2]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[226]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[3]_i_2_n_5 ),
        .O(\core/a_new [2]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \a_reg[30]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[254]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\core/w_next ),
        .I4(\a_reg_reg[31]_i_3_n_5 ),
        .O(\core/a_new [30]));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[31]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[255]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[31]_i_3_n_4 ),
        .O(\core/a_new [31]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[31]_i_10 
       (.I0(\a_reg[31]_i_6_n_0 ),
        .I1(\a_reg[31]_i_12_n_0 ),
        .I2(\core/p_3_in [7]),
        .I3(\core/p_3_in [28]),
        .I4(\core/p_3_in [16]),
        .I5(\core/p_1_in [28]),
        .O(\a_reg[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[31]_i_11 
       (.I0(\core/c_reg [29]),
        .I1(\core/b_reg [29]),
        .I2(\core/p_3_in [27]),
        .O(\a_reg[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[31]_i_12 
       (.I0(\core/c_reg [28]),
        .I1(\core/b_reg [28]),
        .I2(\core/p_3_in [26]),
        .O(\a_reg[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[31]_i_13 
       (.I0(\core/c_reg [27]),
        .I1(\core/b_reg [27]),
        .I2(\core/p_3_in [25]),
        .O(\a_reg[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[31]_i_14 
       (.I0(\core/p_3_in [9]),
        .I1(\core/p_3_in [18]),
        .I2(\core/p_3_in [30]),
        .I3(\a_reg[31]_i_16_n_0 ),
        .I4(\core/p_1_in [30]),
        .O(\a_reg[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \a_reg[31]_i_15 
       (.I0(\core/p_1_in [31]),
        .I1(\core/p_3_in [19]),
        .I2(\core/p_3_in [10]),
        .I3(\core/p_3_in [31]),
        .O(\a_reg[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[31]_i_16 
       (.I0(\core/c_reg [30]),
        .I1(\core/b_reg [30]),
        .I2(\core/p_3_in [28]),
        .O(\a_reg[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a_reg[31]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\core/w_next ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[31]_i_4 
       (.I0(\core/p_3_in [17]),
        .I1(\core/p_3_in [29]),
        .I2(\core/p_3_in [8]),
        .I3(\a_reg[31]_i_11_n_0 ),
        .I4(\core/p_1_in [29]),
        .O(\a_reg[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[31]_i_5 
       (.I0(\core/p_3_in [16]),
        .I1(\core/p_3_in [28]),
        .I2(\core/p_3_in [7]),
        .I3(\a_reg[31]_i_12_n_0 ),
        .I4(\core/p_1_in [28]),
        .O(\a_reg[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[31]_i_6 
       (.I0(\core/p_3_in [15]),
        .I1(\core/p_3_in [27]),
        .I2(\core/p_3_in [6]),
        .I3(\a_reg[31]_i_13_n_0 ),
        .I4(\core/p_1_in [27]),
        .O(\a_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \a_reg[31]_i_7 
       (.I0(\a_reg[31]_i_14_n_0 ),
        .I1(\a_reg[31]_i_15_n_0 ),
        .I2(\core/c_reg [31]),
        .I3(\core/b_reg [31]),
        .I4(\core/p_3_in [29]),
        .O(\a_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[31]_i_8 
       (.I0(\a_reg[31]_i_4_n_0 ),
        .I1(\a_reg[31]_i_16_n_0 ),
        .I2(\core/p_3_in [30]),
        .I3(\core/p_3_in [18]),
        .I4(\core/p_3_in [9]),
        .I5(\core/p_1_in [30]),
        .O(\a_reg[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[31]_i_9 
       (.I0(\a_reg[31]_i_5_n_0 ),
        .I1(\a_reg[31]_i_11_n_0 ),
        .I2(\core/p_3_in [8]),
        .I3(\core/p_3_in [29]),
        .I4(\core/p_3_in [17]),
        .I5(\core/p_1_in [29]),
        .O(\a_reg[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[3]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[227]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\a_reg_reg[3]_i_2_n_4 ),
        .O(\core/a_new [3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[3]_i_10 
       (.I0(\core/c_reg [2]),
        .I1(\core/b_reg [2]),
        .I2(\core/p_3_in [0]),
        .O(\a_reg[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[3]_i_11 
       (.I0(\core/c_reg [1]),
        .I1(\core/b_reg [1]),
        .I2(\core/p_3_in [31]),
        .O(\a_reg[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[3]_i_12 
       (.I0(\core/c_reg [0]),
        .I1(\core/b_reg [0]),
        .I2(\core/p_3_in [30]),
        .O(\a_reg[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[3]_i_3 
       (.I0(\core/p_3_in [13]),
        .I1(\core/p_3_in [22]),
        .I2(\core/p_3_in [2]),
        .I3(\a_reg[3]_i_10_n_0 ),
        .I4(\core/p_1_in [2]),
        .O(\a_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[3]_i_4 
       (.I0(\core/p_3_in [12]),
        .I1(\core/p_3_in [21]),
        .I2(\core/p_3_in [1]),
        .I3(\a_reg[3]_i_11_n_0 ),
        .I4(\core/p_1_in [1]),
        .O(\a_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \a_reg[3]_i_5 
       (.I0(\core/p_1_in [0]),
        .I1(\core/p_3_in [11]),
        .I2(\core/p_3_in [20]),
        .I3(\core/p_3_in [0]),
        .I4(\a_reg[3]_i_12_n_0 ),
        .O(\a_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[3]_i_6 
       (.I0(\a_reg[3]_i_3_n_0 ),
        .I1(\a_reg[7]_i_15_n_0 ),
        .I2(\core/p_3_in [3]),
        .I3(\core/p_3_in [23]),
        .I4(\core/p_3_in [14]),
        .I5(\core/p_1_in [3]),
        .O(\a_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[3]_i_7 
       (.I0(\a_reg[3]_i_4_n_0 ),
        .I1(\a_reg[3]_i_10_n_0 ),
        .I2(\core/p_3_in [2]),
        .I3(\core/p_3_in [22]),
        .I4(\core/p_3_in [13]),
        .I5(\core/p_1_in [2]),
        .O(\a_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[3]_i_8 
       (.I0(\a_reg[3]_i_5_n_0 ),
        .I1(\a_reg[3]_i_11_n_0 ),
        .I2(\core/p_3_in [1]),
        .I3(\core/p_3_in [21]),
        .I4(\core/p_3_in [12]),
        .I5(\core/p_1_in [1]),
        .O(\a_reg[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \a_reg[3]_i_9 
       (.I0(\core/p_1_in [0]),
        .I1(\core/p_3_in [11]),
        .I2(\core/p_3_in [20]),
        .I3(\core/p_3_in [0]),
        .I4(\a_reg[3]_i_12_n_0 ),
        .O(\a_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[4]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[228]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\a_reg_reg[7]_i_3_n_7 ),
        .O(\core/a_new [4]));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \a_reg[5]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[229]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\a_reg_reg[7]_i_3_n_6 ),
        .O(\core/a_new [5]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \a_reg[6]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[230]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\a_reg_reg[7]_i_3_n_5 ),
        .O(\core/a_new [6]));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \a_reg[7]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[231]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\a_reg_reg[7]_i_3_n_4 ),
        .O(\core/a_new [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[7]_i_10 
       (.I0(\a_reg[7]_i_6_n_0 ),
        .I1(\a_reg[7]_i_13_n_0 ),
        .I2(\core/p_3_in [5]),
        .I3(\core/p_3_in [25]),
        .I4(\core/p_3_in [16]),
        .I5(\core/p_1_in [5]),
        .O(\a_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[7]_i_11 
       (.I0(\a_reg[7]_i_7_n_0 ),
        .I1(\a_reg[7]_i_14_n_0 ),
        .I2(\core/p_3_in [4]),
        .I3(\core/p_3_in [24]),
        .I4(\core/p_3_in [15]),
        .I5(\core/p_1_in [4]),
        .O(\a_reg[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[7]_i_12 
       (.I0(\core/c_reg [6]),
        .I1(\core/b_reg [6]),
        .I2(\core/p_3_in [4]),
        .O(\a_reg[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[7]_i_13 
       (.I0(\core/c_reg [5]),
        .I1(\core/b_reg [5]),
        .I2(\core/p_3_in [3]),
        .O(\a_reg[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[7]_i_14 
       (.I0(\core/c_reg [4]),
        .I1(\core/b_reg [4]),
        .I2(\core/p_3_in [2]),
        .O(\a_reg[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \a_reg[7]_i_15 
       (.I0(\core/c_reg [3]),
        .I1(\core/b_reg [3]),
        .I2(\core/p_3_in [1]),
        .O(\a_reg[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a_reg[7]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\a_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[7]_i_4 
       (.I0(\core/p_3_in [17]),
        .I1(\core/p_3_in [26]),
        .I2(\core/p_3_in [6]),
        .I3(\a_reg[7]_i_12_n_0 ),
        .I4(\core/p_1_in [6]),
        .O(\a_reg[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[7]_i_5 
       (.I0(\core/p_3_in [16]),
        .I1(\core/p_3_in [25]),
        .I2(\core/p_3_in [5]),
        .I3(\a_reg[7]_i_13_n_0 ),
        .I4(\core/p_1_in [5]),
        .O(\a_reg[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[7]_i_6 
       (.I0(\core/p_3_in [15]),
        .I1(\core/p_3_in [24]),
        .I2(\core/p_3_in [4]),
        .I3(\a_reg[7]_i_14_n_0 ),
        .I4(\core/p_1_in [4]),
        .O(\a_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \a_reg[7]_i_7 
       (.I0(\core/p_3_in [14]),
        .I1(\core/p_3_in [23]),
        .I2(\core/p_3_in [3]),
        .I3(\a_reg[7]_i_15_n_0 ),
        .I4(\core/p_1_in [3]),
        .O(\a_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[7]_i_8 
       (.I0(\a_reg[7]_i_4_n_0 ),
        .I1(\a_reg[11]_i_14_n_0 ),
        .I2(\core/p_3_in [7]),
        .I3(\core/p_3_in [27]),
        .I4(\core/p_3_in [18]),
        .I5(\core/p_1_in [7]),
        .O(\a_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \a_reg[7]_i_9 
       (.I0(\a_reg[7]_i_5_n_0 ),
        .I1(\a_reg[7]_i_12_n_0 ),
        .I2(\core/p_3_in [6]),
        .I3(\core/p_3_in [26]),
        .I4(\core/p_3_in [17]),
        .I5(\core/p_1_in [6]),
        .O(\a_reg[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \a_reg[8]_i_1 
       (.I0(\core/w_next ),
        .I1(\a_reg_reg[11]_i_2_n_7 ),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[232]),
        .O(\core/a_new [8]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \a_reg[9]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[233]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\core/w_next ),
        .I4(\a_reg_reg[11]_i_2_n_6 ),
        .O(\core/a_new [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[11]_i_2 
       (.CI(\a_reg_reg[7]_i_3_n_0 ),
        .CO({\a_reg_reg[11]_i_2_n_0 ,\NLW_a_reg_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[11]_i_3_n_0 ,\a_reg[11]_i_4_n_0 ,\a_reg[11]_i_5_n_0 ,\a_reg[11]_i_6_n_0 }),
        .O({\a_reg_reg[11]_i_2_n_4 ,\a_reg_reg[11]_i_2_n_5 ,\a_reg_reg[11]_i_2_n_6 ,\a_reg_reg[11]_i_2_n_7 }),
        .S({\a_reg[11]_i_7_n_0 ,\a_reg[11]_i_8_n_0 ,\a_reg[11]_i_9_n_0 ,\a_reg[11]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[15]_i_2 
       (.CI(\a_reg_reg[11]_i_2_n_0 ),
        .CO({\a_reg_reg[15]_i_2_n_0 ,\NLW_a_reg_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[15]_i_3_n_0 ,\a_reg[15]_i_4_n_0 ,\a_reg[15]_i_5_n_0 ,\a_reg[15]_i_6_n_0 }),
        .O({\a_reg_reg[15]_i_2_n_4 ,\a_reg_reg[15]_i_2_n_5 ,\a_reg_reg[15]_i_2_n_6 ,\a_reg_reg[15]_i_2_n_7 }),
        .S({\a_reg[15]_i_7_n_0 ,\a_reg[15]_i_8_n_0 ,\a_reg[15]_i_9_n_0 ,\a_reg[15]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[19]_i_2 
       (.CI(\a_reg_reg[15]_i_2_n_0 ),
        .CO({\a_reg_reg[19]_i_2_n_0 ,\NLW_a_reg_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[19]_i_3_n_0 ,\a_reg[19]_i_4_n_0 ,\a_reg[19]_i_5_n_0 ,\a_reg[19]_i_6_n_0 }),
        .O({\a_reg_reg[19]_i_2_n_4 ,\a_reg_reg[19]_i_2_n_5 ,\a_reg_reg[19]_i_2_n_6 ,\a_reg_reg[19]_i_2_n_7 }),
        .S({\a_reg[19]_i_7_n_0 ,\a_reg[19]_i_8_n_0 ,\a_reg[19]_i_9_n_0 ,\a_reg[19]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[23]_i_2 
       (.CI(\a_reg_reg[19]_i_2_n_0 ),
        .CO({\a_reg_reg[23]_i_2_n_0 ,\NLW_a_reg_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[23]_i_3_n_0 ,\a_reg[23]_i_4_n_0 ,\a_reg[23]_i_5_n_0 ,\a_reg[23]_i_6_n_0 }),
        .O({\a_reg_reg[23]_i_2_n_4 ,\a_reg_reg[23]_i_2_n_5 ,\a_reg_reg[23]_i_2_n_6 ,\a_reg_reg[23]_i_2_n_7 }),
        .S({\a_reg[23]_i_7_n_0 ,\a_reg[23]_i_8_n_0 ,\a_reg[23]_i_9_n_0 ,\a_reg[23]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[27]_i_2 
       (.CI(\a_reg_reg[23]_i_2_n_0 ),
        .CO({\a_reg_reg[27]_i_2_n_0 ,\NLW_a_reg_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[27]_i_3_n_0 ,\a_reg[27]_i_4_n_0 ,\a_reg[27]_i_5_n_0 ,\a_reg[27]_i_6_n_0 }),
        .O({\a_reg_reg[27]_i_2_n_4 ,\a_reg_reg[27]_i_2_n_5 ,\a_reg_reg[27]_i_2_n_6 ,\a_reg_reg[27]_i_2_n_7 }),
        .S({\a_reg[27]_i_7_n_0 ,\a_reg[27]_i_8_n_0 ,\a_reg[27]_i_9_n_0 ,\a_reg[27]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[31]_i_3 
       (.CI(\a_reg_reg[27]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\a_reg[31]_i_4_n_0 ,\a_reg[31]_i_5_n_0 ,\a_reg[31]_i_6_n_0 }),
        .O({\a_reg_reg[31]_i_3_n_4 ,\a_reg_reg[31]_i_3_n_5 ,\a_reg_reg[31]_i_3_n_6 ,\a_reg_reg[31]_i_3_n_7 }),
        .S({\a_reg[31]_i_7_n_0 ,\a_reg[31]_i_8_n_0 ,\a_reg[31]_i_9_n_0 ,\a_reg[31]_i_10_n_0 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \a_reg_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\a_reg_reg[3]_i_2_n_0 ,\NLW_a_reg_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[3]_i_3_n_0 ,\a_reg[3]_i_4_n_0 ,\a_reg[3]_i_5_n_0 ,\<const0> }),
        .O({\a_reg_reg[3]_i_2_n_4 ,\a_reg_reg[3]_i_2_n_5 ,\a_reg_reg[3]_i_2_n_6 ,\a_reg_reg[3]_i_2_n_7 }),
        .S({\a_reg[3]_i_6_n_0 ,\a_reg[3]_i_7_n_0 ,\a_reg[3]_i_8_n_0 ,\a_reg[3]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \a_reg_reg[7]_i_3 
       (.CI(\a_reg_reg[3]_i_2_n_0 ),
        .CO({\a_reg_reg[7]_i_3_n_0 ,\NLW_a_reg_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\a_reg[7]_i_4_n_0 ,\a_reg[7]_i_5_n_0 ,\a_reg[7]_i_6_n_0 ,\a_reg[7]_i_7_n_0 }),
        .O({\a_reg_reg[7]_i_3_n_4 ,\a_reg_reg[7]_i_3_n_5 ,\a_reg_reg[7]_i_3_n_6 ,\a_reg_reg[7]_i_3_n_7 }),
        .S({\a_reg[7]_i_8_n_0 ,\a_reg[7]_i_9_n_0 ,\a_reg[7]_i_10_n_0 ,\a_reg[7]_i_11_n_0 }));
  IBUF \address_IBUF[0]_inst 
       (.I(address[0]),
        .O(address_IBUF[0]));
  IBUF \address_IBUF[1]_inst 
       (.I(address[1]),
        .O(address_IBUF[1]));
  IBUF \address_IBUF[2]_inst 
       (.I(address[2]),
        .O(address_IBUF[2]));
  IBUF \address_IBUF[3]_inst 
       (.I(address[3]),
        .O(address_IBUF[3]));
  IBUF \address_IBUF[4]_inst 
       (.I(address[4]),
        .O(address_IBUF[4]));
  IBUF \address_IBUF[5]_inst 
       (.I(address[5]),
        .O(address_IBUF[5]));
  IBUF \address_IBUF[6]_inst 
       (.I(address[6]),
        .O(address_IBUF[6]));
  IBUF \address_IBUF[7]_inst 
       (.I(address[7]),
        .O(address_IBUF[7]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[192]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/p_3_in [30]),
        .I4(\core/w_next ),
        .O(\b_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[202]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/p_3_in [8]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .O(\b_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[203]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/p_3_in [9]),
        .I5(\a_reg[7]_i_2_n_0 ),
        .O(\b_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[12]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[204]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [10]),
        .O(\b_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[13]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[205]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [11]),
        .O(\b_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[206]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [12]),
        .O(\b_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[15]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[207]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/p_3_in [13]),
        .O(\b_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[16]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[208]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [14]),
        .O(\b_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[17]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[209]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [15]),
        .O(\b_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[18]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[210]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/p_3_in [16]),
        .O(\b_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[211]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [17]),
        .O(\b_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[1]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[193]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/p_3_in [31]),
        .I5(\core/w_next ),
        .O(\b_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[20]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[212]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/p_3_in [18]),
        .O(\b_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[21]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[213]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/p_3_in [19]),
        .O(\b_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[22]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[214]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/p_3_in [20]),
        .O(\b_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \b_reg[23]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/p_3_in [21]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[215]),
        .O(\b_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[24]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[216]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\core/p_3_in [22]),
        .O(\b_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[25]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[217]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/p_3_in [23]),
        .O(\b_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[26]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[218]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\core/p_3_in [24]),
        .O(\b_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[27]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[219]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\core/p_3_in [25]),
        .O(\b_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[28]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[220]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/p_3_in [26]),
        .O(\b_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[221]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/p_3_in [27]),
        .O(\b_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \b_reg[2]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[194]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/p_3_in [0]),
        .I4(\core/w_next ),
        .O(\b_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \b_reg[30]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/p_3_in [28]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[222]),
        .O(\b_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[31]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[223]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\core/p_3_in [29]),
        .O(\b_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \b_reg[3]_i_1 
       (.I0(\core/p_3_in [1]),
        .I1(\core/w_next ),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[195]),
        .O(\b_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \b_reg[4]_i_1 
       (.I0(\core/p_3_in [2]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[196]),
        .O(\b_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \b_reg[5]_i_1 
       (.I0(\core/p_3_in [3]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[197]),
        .O(\b_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \b_reg[6]_i_1 
       (.I0(\core/p_3_in [4]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[198]),
        .O(\b_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[7]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[199]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/p_3_in [5]),
        .I5(\a_reg[7]_i_2_n_0 ),
        .O(\b_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \b_reg[8]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[200]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/p_3_in [6]),
        .I5(\a_reg[7]_i_2_n_0 ),
        .O(\b_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \b_reg[9]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[201]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/p_3_in [7]),
        .I5(\a_reg[7]_i_2_n_0 ),
        .O(\b_reg[9]_i_1_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "692" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[0][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[0][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \block_reg[0][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[0][31]_i_2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "758" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[10][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[10][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[10][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \block_reg[10][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[10][31]_i_2_n_0 ));
  (* \PinAttr:I4:HOLD_DETOUR  = "780" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[11][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[11][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[11][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \block_reg[11][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[11][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[12][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[12][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[12][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \block_reg[12][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[12][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[13][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[13][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[13][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \block_reg[13][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[13][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[14][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[14][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[14][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \block_reg[14][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[14][31]_i_2_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "837" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "842" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[15][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[15][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[15][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \block_reg[15][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[15][31]_i_2_n_0 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "856" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "863" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[1][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[1][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \block_reg[1][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[1][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[2][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[2][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \block_reg[2][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[2][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[3][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[3][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \block_reg[3][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[3][31]_i_2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "860" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "852" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[4][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[4][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \block_reg[4][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[4][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[5][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[5][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[5][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \block_reg[5][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[5][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[6][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[6][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[6][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \block_reg[6][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[6][31]_i_2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "841" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "827" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "840" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[7][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[7][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[7][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \block_reg[7][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[7][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[8][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[8][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \block_reg[8][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[8][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \block_reg[9][31]_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\block_reg[9][31]_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(\block_reg[9][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \block_reg[9][31]_i_2 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[2]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[5]),
        .O(\block_reg[9][31]_i_2_n_0 ));
  (* \PinAttr:D:HOLD_DETOUR  = "3170" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[480]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[490]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[491]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[492]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[493]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[494]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[495]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[496]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[497]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[498]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[499]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[481]));
  (* \PinAttr:D:HOLD_DETOUR  = "2953" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[500]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[501]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[502]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[503]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[504]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[505]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[506]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[507]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[508]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[509]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[482]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[510]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[511]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[483]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[484]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[485]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[486]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[487]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[488]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[0][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[489]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[160]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[170]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[171]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[172]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[173]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[174]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[175]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[176]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[177]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[178]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[179]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[161]));
  (* \PinAttr:D:HOLD_DETOUR  = "3088" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[180]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[181]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[182]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[183]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[184]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[185]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[186]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[187]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[188]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[189]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[162]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[190]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[191]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[163]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[164]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[165]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[166]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[167]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[168]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[10][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[10][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[169]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[128]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[138]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[139]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[140]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[141]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[142]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[143]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[144]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[145]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[146]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[147]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[129]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[148]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[149]));
  (* \PinAttr:D:HOLD_DETOUR  = "3046" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[150]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[151]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[152]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[153]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[154]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[155]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[156]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[157]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[130]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[158]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[159]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[131]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[132]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[133]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[134]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[135]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[136]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[11][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[11][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[137]));
  (* \PinAttr:D:HOLD_DETOUR  = "3185" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[96]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[106]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[107]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[108]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[109]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[110]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[111]));
  (* \PinAttr:D:HOLD_DETOUR  = "3085" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[112]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[113]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[114]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[115]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[97]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[116]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[117]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[118]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[119]));
  (* \PinAttr:D:HOLD_DETOUR  = "3020" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[120]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[121]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[122]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[123]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[124]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2297" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[125]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[98]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[126]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[127]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[99]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[100]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[101]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[102]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[103]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[104]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[12][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[12][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[105]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[64]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[74]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[75]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[76]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[77]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[78]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[79]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[80]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[81]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[82]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[83]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[65]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[84]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[85]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[86]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[87]));
  (* \PinAttr:D:HOLD_DETOUR  = "2892" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[88]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[89]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[90]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[91]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[92]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[93]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[66]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[94]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[95]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[67]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[68]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[69]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[70]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[71]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[72]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[13][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[13][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[73]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[32]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[42]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[43]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[44]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[45]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[46]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[47]));
  (* \PinAttr:D:HOLD_DETOUR  = "3066" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[48]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[49]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[50]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[51]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[33]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[52]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[53]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[54]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[55]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[56]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[57]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[58]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[59]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[60]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[61]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[34]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[62]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[63]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[35]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[36]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[37]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[38]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[39]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[40]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[14][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[14][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[41]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[0]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[10]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[11]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[12]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[13]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[14]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[15]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[16]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[17]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[18]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[19]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[1]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[20]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[21]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[22]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[23]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[24]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[25]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[26]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[27]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[28]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[29]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[2]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[30]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[31]));
  (* \PinAttr:D:HOLD_DETOUR  = "3148" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[3]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[4]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[5]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[6]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[7]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[8]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[15][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[9]));
  (* \PinAttr:D:HOLD_DETOUR  = "3194" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[448]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[458]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[459]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[460]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[461]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[462]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[463]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[464]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[465]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[466]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[467]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[449]));
  (* \PinAttr:D:HOLD_DETOUR  = "3083" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[468]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[469]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[470]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[471]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[472]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[473]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[474]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[475]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[476]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[477]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[450]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[478]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[479]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[451]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[452]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[453]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[454]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[455]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[456]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[1][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[457]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[416]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[426]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[427]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[428]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[429]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[430]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[431]));
  (* \PinAttr:D:HOLD_DETOUR  = "3083" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[432]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[433]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[434]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[435]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[417]));
  (* \PinAttr:D:HOLD_DETOUR  = "3091" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[436]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[437]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[438]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[439]));
  (* \PinAttr:D:HOLD_DETOUR  = "3068" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[440]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[441]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[442]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[443]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[444]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[445]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[418]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[446]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[447]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[419]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[420]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[421]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[422]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[423]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[424]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[2][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[425]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[384]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[394]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[395]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[396]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[397]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[398]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[399]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[400]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[401]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[402]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[403]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[385]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[404]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[405]));
  (* \PinAttr:D:HOLD_DETOUR  = "3094" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[406]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[407]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[408]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[409]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[410]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[411]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[412]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[413]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[386]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[414]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[415]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[387]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[388]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[389]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[390]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[391]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[392]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[3][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[393]));
  (* \PinAttr:D:HOLD_DETOUR  = "3023" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[352]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[362]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[363]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[364]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[365]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[366]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[367]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[368]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[369]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[370]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[371]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[353]));
  (* \PinAttr:D:HOLD_DETOUR  = "2952" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[372]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[373]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[374]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[375]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[376]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[377]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[378]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[379]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[380]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[381]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[354]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[382]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[383]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[355]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[356]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[357]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[358]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[359]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[360]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[4][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[4][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[361]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[320]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[330]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[331]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[332]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[333]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[334]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[335]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[336]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[337]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[338]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[339]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[321]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[340]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[341]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[342]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[343]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[344]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[345]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[346]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[347]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[348]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2314" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[349]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[322]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[350]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[351]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[323]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[324]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[325]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[326]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[327]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[328]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[5][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[329]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[288]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[298]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[299]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[300]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[301]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[302]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[303]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[304]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[305]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[306]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[307]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[289]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[308]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[309]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[310]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[311]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[312]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[313]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[314]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[315]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[316]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[317]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[290]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[318]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[319]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[291]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[292]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[293]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[294]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[295]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[296]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[6][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[6][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[297]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[256]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[266]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[267]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[268]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[269]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[270]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[271]));
  (* \PinAttr:D:HOLD_DETOUR  = "3063" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[272]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[273]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[274]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[275]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[257]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[276]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[277]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[278]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[279]));
  (* \PinAttr:D:HOLD_DETOUR  = "3068" *) 
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[280]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[281]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[282]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[283]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[284]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[285]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[258]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[286]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[287]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[259]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[260]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[261]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[262]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[263]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[264]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[7][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[265]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[224]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[234]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[235]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[236]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[237]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[238]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[239]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[240]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[241]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[242]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[243]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[225]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[244]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[245]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[246]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[247]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[248]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[249]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[250]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[251]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[252]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[253]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[226]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[254]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[255]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[227]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[228]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[229]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[230]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[231]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[232]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[8][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[8][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[233]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(core_block[192]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[10]),
        .Q(core_block[202]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[11]),
        .Q(core_block[203]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[12]),
        .Q(core_block[204]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[13]),
        .Q(core_block[205]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[14]),
        .Q(core_block[206]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[15]),
        .Q(core_block[207]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[16]),
        .Q(core_block[208]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[17]),
        .Q(core_block[209]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[18]),
        .Q(core_block[210]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[19]),
        .Q(core_block[211]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(core_block[193]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[20]),
        .Q(core_block[212]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[21]),
        .Q(core_block[213]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[22]),
        .Q(core_block[214]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[23]),
        .Q(core_block[215]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[24]),
        .Q(core_block[216]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[25]),
        .Q(core_block[217]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[26]),
        .Q(core_block[218]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[27]),
        .Q(core_block[219]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[28]),
        .Q(core_block[220]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[29]),
        .Q(core_block[221]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(core_block[194]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[30]),
        .Q(core_block[222]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[31]),
        .Q(core_block[223]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(core_block[195]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(core_block[196]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(core_block[197]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(core_block[198]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[7]),
        .Q(core_block[199]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[8]),
        .Q(core_block[200]));
  FDCE #(
    .INIT(1'b0)) 
    \block_reg_reg[9][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\block_reg[9][31]_i_1_n_0 ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(write_data_IBUF[9]),
        .Q(core_block[201]));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \c_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[160]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/b_reg [0]),
        .O(\c_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \c_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[170]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/b_reg [10]),
        .O(\c_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \c_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[171]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/b_reg [11]),
        .O(\c_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[12]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[172]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/b_reg [12]),
        .O(\c_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[13]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[173]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [13]),
        .O(\c_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[174]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/b_reg [14]),
        .O(\c_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[15]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[175]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/b_reg [15]),
        .O(\c_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[16]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/b_reg [16]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[176]),
        .O(\c_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[17]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[177]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [17]),
        .O(\c_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[18]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[178]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [18]),
        .O(\c_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[179]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [19]),
        .O(\c_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[1]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[161]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/b_reg [1]),
        .O(\c_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \c_reg[20]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[180]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [20]),
        .O(\c_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[21]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[181]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/b_reg [21]),
        .O(\c_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[22]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[182]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/b_reg [22]),
        .O(\c_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[23]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/b_reg [23]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[183]),
        .O(\c_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[24]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/b_reg [24]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[184]),
        .O(\c_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[25]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/b_reg [25]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[185]),
        .O(\c_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[26]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[186]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\core/b_reg [26]),
        .O(\c_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[27]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[187]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(p_1_in[2]),
        .I4(\core/w_next ),
        .I5(\core/b_reg [27]),
        .O(\c_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[28]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[188]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/b_reg [28]),
        .O(\c_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[189]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/b_reg [29]),
        .O(\c_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \c_reg[2]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[162]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/b_reg [2]),
        .O(\c_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[30]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/b_reg [30]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[190]),
        .O(\c_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[31]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/b_reg [31]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[191]),
        .O(\c_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[3]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/b_reg [3]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[163]),
        .O(\c_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[4]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[164]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/b_reg [4]),
        .O(\c_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[5]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[165]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [5]),
        .O(\c_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[6]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[166]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/b_reg [6]),
        .O(\c_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \c_reg[7]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/b_reg [7]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[167]),
        .O(\c_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \c_reg[8]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[168]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/b_reg [8]),
        .O(\c_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \c_reg[9]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[169]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/b_reg [9]),
        .O(\c_reg[9]_i_1_n_0 ));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[0]_i_1_n_0 ),
        .Q(\core/sha256_ctrl_reg [0]));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[0]_rep__0_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__0_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[0]_rep__1_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__1_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[0]_rep__2_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep__2_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[1]_i_1_n_0 ),
        .Q(\core/sha256_ctrl_reg [1]));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[1]_rep_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[1]_rep__0_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__0_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[1]_rep__1_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__1_n_0 ));
  (* FSM_ENCODED_STATES = "CTRL_ROUNDS:01,CTRL_IDLE:00,CTRL_DONE:10" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_sha256_ctrl_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\FSM_sequential_sha256_ctrl_reg[1]_rep__2_i_1_n_0 ),
        .Q(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[224]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[234]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[235]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[236]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[237]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[238]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[239]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[240]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[241]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[242]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[243]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[225]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[244]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[245]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[246]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[247]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[248]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[249]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[250]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[251]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[252]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[253]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[226]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[254]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[255]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[227]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[228]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[229]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[230]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[231]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[232]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H0_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H0_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[233]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[192]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[202]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[203]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[204]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[205]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[206]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[207]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[208]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[209]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[210]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[211]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[193]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[212]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[213]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[214]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[215]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[216]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[217]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[218]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[219]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2295" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[220]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2295" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[221]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[194]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2295" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[222]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2295" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[223]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[195]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[196]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[197]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[198]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[199]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[200]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H1_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H1_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[201]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[160]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[170]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[171]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[172]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[173]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[174]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[175]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[176]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[177]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[178]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[179]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[161]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[180]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[181]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[182]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[183]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[184]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[185]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[186]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[187]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[188]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[189]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[162]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[190]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[191]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[163]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[164]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[165]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[166]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[167]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[168]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H2_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H2_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[169]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[128]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[138]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[139]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[140]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[141]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[142]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[143]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[144]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[145]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[146]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[147]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[129]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[148]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[149]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[150]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[151]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[152]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[153]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[154]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[155]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[156]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[157]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[130]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[158]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[159]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[131]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[132]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[133]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[134]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[135]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[136]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H3_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H3_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[137]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[96]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[106]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[107]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[108]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[109]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[110]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[111]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[112]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[113]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[114]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[115]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[97]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[116]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[117]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[118]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[119]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[120]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[121]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[122]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[123]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[124]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[125]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[98]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[126]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[127]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[99]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[100]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[101]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[102]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[103]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[104]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H4_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H4_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[105]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[64]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[74]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[75]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[76]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[77]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[78]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[79]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[80]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[81]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[82]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[83]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[65]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[84]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[85]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[86]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[87]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[88]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[89]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[90]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[91]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[92]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[93]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[66]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[94]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[95]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[67]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[68]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[69]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[70]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[71]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[72]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H5_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H5_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[73]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[0]_i_2_n_7 ),
        .Q(core_digest[32]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[42]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[43]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[44]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[45]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[46]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[47]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[48]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[49]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[50]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[51]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[0]_i_2_n_6 ),
        .Q(core_digest[33]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[52]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[53]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[54]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[55]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[56]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[57]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[58]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[59]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[60]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[61]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[0]_i_2_n_5 ),
        .Q(core_digest[34]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[62]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[63]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[0]_i_2_n_4 ),
        .Q(core_digest[35]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[36]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[37]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[38]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[39]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[40]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H6_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H6_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[41]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[0]_i_1_n_7 ),
        .Q(core_digest[0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[8]_i_1_n_5 ),
        .Q(core_digest[10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[8]_i_1_n_4 ),
        .Q(core_digest[11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[12]_i_1_n_7 ),
        .Q(core_digest[12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[12]_i_1_n_6 ),
        .Q(core_digest[13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[12]_i_1_n_5 ),
        .Q(core_digest[14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[12]_i_1_n_4 ),
        .Q(core_digest[15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[16]_i_1_n_7 ),
        .Q(core_digest[16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[16]_i_1_n_6 ),
        .Q(core_digest[17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[16]_i_1_n_5 ),
        .Q(core_digest[18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[16]_i_1_n_4 ),
        .Q(core_digest[19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[0]_i_1_n_6 ),
        .Q(core_digest[1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[20]_i_1_n_7 ),
        .Q(core_digest[20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[20]_i_1_n_6 ),
        .Q(core_digest[21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[20]_i_1_n_5 ),
        .Q(core_digest[22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[20]_i_1_n_4 ),
        .Q(core_digest[23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[24]_i_1_n_7 ),
        .Q(core_digest[24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[24]_i_1_n_6 ),
        .Q(core_digest[25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[24]_i_1_n_5 ),
        .Q(core_digest[26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[24]_i_1_n_4 ),
        .Q(core_digest[27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[28]_i_1_n_7 ),
        .Q(core_digest[28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[28]_i_1_n_6 ),
        .Q(core_digest[29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[0]_i_1_n_5 ),
        .Q(core_digest[2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[28]_i_1_n_5 ),
        .Q(core_digest[30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[28]_i_1_n_4 ),
        .Q(core_digest[31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[0]_i_1_n_4 ),
        .Q(core_digest[3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[4]_i_1_n_7 ),
        .Q(core_digest[4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[4]_i_1_n_6 ),
        .Q(core_digest[5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[4]_i_1_n_5 ),
        .Q(core_digest[6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[4]_i_1_n_4 ),
        .Q(core_digest[7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[8]_i_1_n_7 ),
        .Q(core_digest[8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/H7_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/H_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\H7_reg_reg[8]_i_1_n_6 ),
        .Q(core_digest[9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [0]),
        .Q(\core/p_3_in [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [10]),
        .Q(\core/p_3_in [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [11]),
        .Q(\core/p_3_in [9]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [12]),
        .Q(\core/p_3_in [10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [13]),
        .Q(\core/p_3_in [11]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [14]),
        .Q(\core/p_3_in [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [15]),
        .Q(\core/p_3_in [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [16]),
        .Q(\core/p_3_in [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [17]),
        .Q(\core/p_3_in [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [18]),
        .Q(\core/p_3_in [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [19]),
        .Q(\core/p_3_in [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [1]),
        .Q(\core/p_3_in [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [20]),
        .Q(\core/p_3_in [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [21]),
        .Q(\core/p_3_in [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [22]),
        .Q(\core/p_3_in [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [23]),
        .Q(\core/p_3_in [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [24]),
        .Q(\core/p_3_in [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [25]),
        .Q(\core/p_3_in [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [26]),
        .Q(\core/p_3_in [24]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [27]),
        .Q(\core/p_3_in [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [28]),
        .Q(\core/p_3_in [26]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2295" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [29]),
        .Q(\core/p_3_in [27]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [2]),
        .Q(\core/p_3_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [30]),
        .Q(\core/p_3_in [28]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2295" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [31]),
        .Q(\core/p_3_in [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [3]),
        .Q(\core/p_3_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [4]),
        .Q(\core/p_3_in [2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [5]),
        .Q(\core/p_3_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [6]),
        .Q(\core/p_3_in [4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [7]),
        .Q(\core/p_3_in [5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [8]),
        .Q(\core/p_3_in [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/a_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/a_new [9]),
        .Q(\core/p_3_in [7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[0]_i_1_n_0 ),
        .Q(\core/b_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[10]_i_1_n_0 ),
        .Q(\core/b_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[11]_i_1_n_0 ),
        .Q(\core/b_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[12]_i_1_n_0 ),
        .Q(\core/b_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[13]_i_1_n_0 ),
        .Q(\core/b_reg [13]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[14]_i_1_n_0 ),
        .Q(\core/b_reg [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[15]_i_1_n_0 ),
        .Q(\core/b_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[16]_i_1_n_0 ),
        .Q(\core/b_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[17]_i_1_n_0 ),
        .Q(\core/b_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[18]_i_1_n_0 ),
        .Q(\core/b_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[19]_i_1_n_0 ),
        .Q(\core/b_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[1]_i_1_n_0 ),
        .Q(\core/b_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[20]_i_1_n_0 ),
        .Q(\core/b_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[21]_i_1_n_0 ),
        .Q(\core/b_reg [21]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[22]_i_1_n_0 ),
        .Q(\core/b_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[23]_i_1_n_0 ),
        .Q(\core/b_reg [23]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2294" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[24]_i_1_n_0 ),
        .Q(\core/b_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[25]_i_1_n_0 ),
        .Q(\core/b_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[26]_i_1_n_0 ),
        .Q(\core/b_reg [26]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2294" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[27]_i_1_n_0 ),
        .Q(\core/b_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[28]_i_1_n_0 ),
        .Q(\core/b_reg [28]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2294" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[29]_i_1_n_0 ),
        .Q(\core/b_reg [29]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[2]_i_1_n_0 ),
        .Q(\core/b_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[30]_i_1_n_0 ),
        .Q(\core/b_reg [30]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2293" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[31]_i_1_n_0 ),
        .Q(\core/b_reg [31]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[3]_i_1_n_0 ),
        .Q(\core/b_reg [3]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[4]_i_1_n_0 ),
        .Q(\core/b_reg [4]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[5]_i_1_n_0 ),
        .Q(\core/b_reg [5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[6]_i_1_n_0 ),
        .Q(\core/b_reg [6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[7]_i_1_n_0 ),
        .Q(\core/b_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[8]_i_1_n_0 ),
        .Q(\core/b_reg [8]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/b_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\b_reg[9]_i_1_n_0 ),
        .Q(\core/b_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[0]_i_1_n_0 ),
        .Q(\core/c_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[10]_i_1_n_0 ),
        .Q(\core/c_reg [10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[11]_i_1_n_0 ),
        .Q(\core/c_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[12]_i_1_n_0 ),
        .Q(\core/c_reg [12]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[13]_i_1_n_0 ),
        .Q(\core/c_reg [13]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[14]_i_1_n_0 ),
        .Q(\core/c_reg [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[15]_i_1_n_0 ),
        .Q(\core/c_reg [15]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[16]_i_1_n_0 ),
        .Q(\core/c_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[17]_i_1_n_0 ),
        .Q(\core/c_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[18]_i_1_n_0 ),
        .Q(\core/c_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[19]_i_1_n_0 ),
        .Q(\core/c_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[1]_i_1_n_0 ),
        .Q(\core/c_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[20]_i_1_n_0 ),
        .Q(\core/c_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[21]_i_1_n_0 ),
        .Q(\core/c_reg [21]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[22]_i_1_n_0 ),
        .Q(\core/c_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[23]_i_1_n_0 ),
        .Q(\core/c_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[24]_i_1_n_0 ),
        .Q(\core/c_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[25]_i_1_n_0 ),
        .Q(\core/c_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[26]_i_1_n_0 ),
        .Q(\core/c_reg [26]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2294" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[27]_i_1_n_0 ),
        .Q(\core/c_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[28]_i_1_n_0 ),
        .Q(\core/c_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[29]_i_1_n_0 ),
        .Q(\core/c_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[2]_i_1_n_0 ),
        .Q(\core/c_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[30]_i_1_n_0 ),
        .Q(\core/c_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[31]_i_1_n_0 ),
        .Q(\core/c_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[3]_i_1_n_0 ),
        .Q(\core/c_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[4]_i_1_n_0 ),
        .Q(\core/c_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[5]_i_1_n_0 ),
        .Q(\core/c_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[6]_i_1_n_0 ),
        .Q(\core/c_reg [6]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[7]_i_1_n_0 ),
        .Q(\core/c_reg [7]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[8]_i_1_n_0 ),
        .Q(\core/c_reg [8]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2301" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/c_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\c_reg[9]_i_1_n_0 ),
        .Q(\core/c_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[0]_i_1_n_0 ),
        .Q(\core/d_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[10]_i_1_n_0 ),
        .Q(\core/d_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[11]_i_1_n_0 ),
        .Q(\core/d_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[12]_i_1_n_0 ),
        .Q(\core/d_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[13]_i_1_n_0 ),
        .Q(\core/d_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[14]_i_1_n_0 ),
        .Q(\core/d_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[15]_i_1_n_0 ),
        .Q(\core/d_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[16]_i_1_n_0 ),
        .Q(\core/d_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[17]_i_1_n_0 ),
        .Q(\core/d_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[18]_i_1_n_0 ),
        .Q(\core/d_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[19]_i_1_n_0 ),
        .Q(\core/d_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[1]_i_1_n_0 ),
        .Q(\core/d_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[20]_i_1_n_0 ),
        .Q(\core/d_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[21]_i_1_n_0 ),
        .Q(\core/d_reg [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[22]_i_1_n_0 ),
        .Q(\core/d_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[23]_i_1_n_0 ),
        .Q(\core/d_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[24]_i_1_n_0 ),
        .Q(\core/d_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[25]_i_1_n_0 ),
        .Q(\core/d_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[26]_i_1_n_0 ),
        .Q(\core/d_reg [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[27]_i_1_n_0 ),
        .Q(\core/d_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[28]_i_1_n_0 ),
        .Q(\core/d_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[29]_i_1_n_0 ),
        .Q(\core/d_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[2]_i_1_n_0 ),
        .Q(\core/d_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[30]_i_1_n_0 ),
        .Q(\core/d_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[31]_i_1_n_0 ),
        .Q(\core/d_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[3]_i_1_n_0 ),
        .Q(\core/d_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[4]_i_1_n_0 ),
        .Q(\core/d_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[5]_i_1_n_0 ),
        .Q(\core/d_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[6]_i_1_n_0 ),
        .Q(\core/d_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[7]_i_1_n_0 ),
        .Q(\core/d_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[8]_i_1_n_0 ),
        .Q(\core/d_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/d_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\d_reg[9]_i_1_n_0 ),
        .Q(\core/d_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/digest_valid_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(digest_valid_reg_i_1_n_0),
        .Q(core_digest_valid));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[3]_i_1_n_7 ),
        .Q(\core/p_7_in [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[11]_i_1_n_5 ),
        .Q(\core/p_7_in [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[11]_i_1_n_4 ),
        .Q(\core/p_7_in [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[15]_i_1_n_7 ),
        .Q(\core/p_7_in [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[15]_i_1_n_6 ),
        .Q(\core/p_7_in [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[15]_i_1_n_5 ),
        .Q(\core/p_7_in [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[15]_i_1_n_4 ),
        .Q(\core/p_7_in [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[19]_i_1_n_7 ),
        .Q(\core/p_7_in [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[19]_i_1_n_6 ),
        .Q(\core/p_7_in [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[19]_i_1_n_5 ),
        .Q(\core/p_7_in [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[19]_i_1_n_4 ),
        .Q(\core/p_7_in [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[3]_i_1_n_6 ),
        .Q(\core/p_7_in [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[23]_i_1_n_7 ),
        .Q(\core/p_7_in [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[23]_i_1_n_6 ),
        .Q(\core/p_7_in [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[23]_i_1_n_5 ),
        .Q(\core/p_7_in [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[23]_i_1_n_4 ),
        .Q(\core/p_7_in [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[27]_i_1_n_7 ),
        .Q(\core/p_7_in [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[27]_i_1_n_6 ),
        .Q(\core/p_7_in [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[27]_i_1_n_5 ),
        .Q(\core/p_7_in [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[27]_i_1_n_4 ),
        .Q(\core/p_7_in [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[31]_i_2_n_7 ),
        .Q(\core/p_7_in [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[31]_i_2_n_6 ),
        .Q(\core/p_7_in [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[3]_i_1_n_5 ),
        .Q(\core/p_7_in [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[31]_i_2_n_5 ),
        .Q(\core/p_7_in [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[31]_i_2_n_4 ),
        .Q(\core/p_7_in [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[3]_i_1_n_4 ),
        .Q(\core/p_7_in [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[7]_i_1_n_7 ),
        .Q(\core/p_7_in [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[7]_i_1_n_6 ),
        .Q(\core/p_7_in [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[7]_i_1_n_5 ),
        .Q(\core/p_7_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[7]_i_1_n_4 ),
        .Q(\core/p_7_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[11]_i_1_n_7 ),
        .Q(\core/p_7_in [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/e_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\e_reg_reg[11]_i_1_n_6 ),
        .Q(\core/p_7_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[0]_i_1_n_0 ),
        .Q(\core/f_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[10]_i_1_n_0 ),
        .Q(\core/f_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[11]_i_1_n_0 ),
        .Q(\core/f_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[12]_i_1_n_0 ),
        .Q(\core/f_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[13]_i_1_n_0 ),
        .Q(\core/f_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[14]_i_1_n_0 ),
        .Q(\core/f_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[15]_i_1_n_0 ),
        .Q(\core/f_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[16]_i_1_n_0 ),
        .Q(\core/f_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[17]_i_1_n_0 ),
        .Q(\core/f_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[18]_i_1_n_0 ),
        .Q(\core/f_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[19]_i_1_n_0 ),
        .Q(\core/f_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[1]_i_1_n_0 ),
        .Q(\core/f_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[20]_i_1_n_0 ),
        .Q(\core/f_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[21]_i_1_n_0 ),
        .Q(\core/f_reg [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[22]_i_1_n_0 ),
        .Q(\core/f_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[23]_i_1_n_0 ),
        .Q(\core/f_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[24]_i_1_n_0 ),
        .Q(\core/f_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[25]_i_1_n_0 ),
        .Q(\core/f_reg [25]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[26]_i_1_n_0 ),
        .Q(\core/f_reg [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[27]_i_1_n_0 ),
        .Q(\core/f_reg [27]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[28]_i_1_n_0 ),
        .Q(\core/f_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[29]_i_1_n_0 ),
        .Q(\core/f_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[2]_i_1_n_0 ),
        .Q(\core/f_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[30]_i_1_n_0 ),
        .Q(\core/f_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[31]_i_1_n_0 ),
        .Q(\core/f_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[3]_i_1_n_0 ),
        .Q(\core/f_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[4]_i_1_n_0 ),
        .Q(\core/f_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[5]_i_1_n_0 ),
        .Q(\core/f_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[6]_i_1_n_0 ),
        .Q(\core/f_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[7]_i_1_n_0 ),
        .Q(\core/f_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[8]_i_1_n_0 ),
        .Q(\core/f_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/f_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\f_reg[9]_i_1_n_0 ),
        .Q(\core/f_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[0]_i_1_n_0 ),
        .Q(\core/g_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[10]_i_1_n_0 ),
        .Q(\core/g_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[11]_i_1_n_0 ),
        .Q(\core/g_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[12]_i_1_n_0 ),
        .Q(\core/g_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[13]_i_1_n_0 ),
        .Q(\core/g_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[14]_i_1_n_0 ),
        .Q(\core/g_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[15]_i_1_n_0 ),
        .Q(\core/g_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[16]_i_1_n_0 ),
        .Q(\core/g_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[17]_i_1_n_0 ),
        .Q(\core/g_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[18]_i_1_n_0 ),
        .Q(\core/g_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[19]_i_1_n_0 ),
        .Q(\core/g_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[1]_i_1_n_0 ),
        .Q(\core/g_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[20]_i_1_n_0 ),
        .Q(\core/g_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[21]_i_1_n_0 ),
        .Q(\core/g_reg [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[22]_i_1_n_0 ),
        .Q(\core/g_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[23]_i_1_n_0 ),
        .Q(\core/g_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[24]_i_1_n_0 ),
        .Q(\core/g_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[25]_i_1_n_0 ),
        .Q(\core/g_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[26]_i_1_n_0 ),
        .Q(\core/g_reg [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[27]_i_1_n_0 ),
        .Q(\core/g_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[28]_i_1_n_0 ),
        .Q(\core/g_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[29]_i_1_n_0 ),
        .Q(\core/g_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[2]_i_1_n_0 ),
        .Q(\core/g_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[30]_i_1_n_0 ),
        .Q(\core/g_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[31]_i_1_n_0 ),
        .Q(\core/g_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[3]_i_1_n_0 ),
        .Q(\core/g_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[4]_i_1_n_0 ),
        .Q(\core/g_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[5]_i_1_n_0 ),
        .Q(\core/g_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[6]_i_1_n_0 ),
        .Q(\core/g_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[7]_i_1_n_0 ),
        .Q(\core/g_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[8]_i_1_n_0 ),
        .Q(\core/g_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/g_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\g_reg[9]_i_1_n_0 ),
        .Q(\core/g_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[0]_i_1_n_0 ),
        .Q(\core/h_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[10]_i_1_n_0 ),
        .Q(\core/h_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[11]_i_1_n_0 ),
        .Q(\core/h_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[12]_i_1_n_0 ),
        .Q(\core/h_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[13]_i_1_n_0 ),
        .Q(\core/h_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[14]_i_1_n_0 ),
        .Q(\core/h_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[15]_i_1_n_0 ),
        .Q(\core/h_reg [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[16]_i_1_n_0 ),
        .Q(\core/h_reg [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[17]_i_1_n_0 ),
        .Q(\core/h_reg [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[18]_i_1_n_0 ),
        .Q(\core/h_reg [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[19]_i_1_n_0 ),
        .Q(\core/h_reg [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[1]_i_1_n_0 ),
        .Q(\core/h_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[20]_i_1_n_0 ),
        .Q(\core/h_reg [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[21]_i_1_n_0 ),
        .Q(\core/h_reg [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[22]_i_1_n_0 ),
        .Q(\core/h_reg [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[23]_i_1_n_0 ),
        .Q(\core/h_reg [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[24]_i_1_n_0 ),
        .Q(\core/h_reg [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[25]_i_1_n_0 ),
        .Q(\core/h_reg [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[26]_i_1_n_0 ),
        .Q(\core/h_reg [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[27]_i_1_n_0 ),
        .Q(\core/h_reg [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[28]_i_1_n_0 ),
        .Q(\core/h_reg [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[29]_i_1_n_0 ),
        .Q(\core/h_reg [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[2]_i_1_n_0 ),
        .Q(\core/h_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[30]_i_1_n_0 ),
        .Q(\core/h_reg [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[31]_i_1_n_0 ),
        .Q(\core/h_reg [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[3]_i_1_n_0 ),
        .Q(\core/h_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[4]_i_1_n_0 ),
        .Q(\core/h_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[5]_i_1_n_0 ),
        .Q(\core/h_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[6]_i_1_n_0 ),
        .Q(\core/h_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[7]_i_1_n_0 ),
        .Q(\core/h_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[8]_i_1_n_0 ),
        .Q(\core/h_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/h_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\h_reg[9]_i_1_n_0 ),
        .Q(\core/h_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/t_ctr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/t_ctr_new [0]),
        .Q(\core/t_ctr_reg_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/t_ctr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/t_ctr_new [1]),
        .Q(\core/t_ctr_reg_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/t_ctr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/t_ctr_new [2]),
        .Q(\core/t_ctr_reg_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/t_ctr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\t_ctr_reg[3]_i_1_n_0 ),
        .Q(\core/t_ctr_reg_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/t_ctr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/t_ctr_new [4]),
        .Q(\core/t_ctr_reg_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/t_ctr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/a_h_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/t_ctr_new [5]),
        .Q(\core/t_ctr_reg_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[0]_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_ctr_new [1]),
        .Q(\core/w_mem_inst/w_ctr_reg_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_ctr_new [2]),
        .Q(\core/w_mem_inst/w_ctr_reg_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_ctr_new [3]),
        .Q(\core/w_mem_inst/w_ctr_reg_reg [3]));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_ctr_new [4]),
        .Q(\core/w_mem_inst/w_ctr_reg_reg [4]));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[4]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[4]_rep_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[4]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[4]_rep__0_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[4]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[4]_rep__1_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[4]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[4]_rep__2_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_ctr_new [5]),
        .Q(\core/w_mem_inst/w_ctr_reg_reg [5]));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[5]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[5]_rep_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[5]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[5]_rep__0_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[5]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[5]_rep__1_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[5]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[5]_rep__2_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "w_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_ctr_reg_reg[5]_rep__3 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_ctr_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\w_ctr_reg[5]_rep__3_i_1_n_0 ),
        .Q(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [17]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem00_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[0] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[10][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem10_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[10] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[11][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem11_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[11] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[12][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem12_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[12] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[13][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem13_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[13] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [0]),
        .Q(\core/w_mem_inst/p_5_in [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [10]),
        .Q(\core/w_mem_inst/p_5_in [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [11]),
        .Q(\core/w_mem_inst/p_5_in [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [12]),
        .Q(\core/w_mem_inst/p_5_in [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [13]),
        .Q(\core/w_mem_inst/p_5_in [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [14]),
        .Q(\core/w_mem_inst/p_5_in [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [15]),
        .Q(\core/w_mem_inst/p_5_in [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [16]),
        .Q(\core/w_mem_inst/p_5_in [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [17]),
        .Q(\core/w_mem_inst/p_5_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [18]),
        .Q(\core/w_mem_inst/p_5_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [19]),
        .Q(\core/w_mem_inst/p_5_in [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [1]),
        .Q(\core/w_mem_inst/p_5_in [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [20]),
        .Q(\core/w_mem_inst/p_5_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [21]),
        .Q(\core/w_mem_inst/p_5_in [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [22]),
        .Q(\core/w_mem_inst/p_5_in [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [23]),
        .Q(\core/w_mem_inst/p_5_in [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [24]),
        .Q(\core/w_mem_inst/p_5_in [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [25]),
        .Q(\core/w_mem_inst/p_5_in [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [26]),
        .Q(\core/w_mem_inst/p_5_in [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [27]),
        .Q(\core/w_mem_inst/p_5_in [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [28]),
        .Q(\core/w_mem_inst/p_5_in [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [29]),
        .Q(\core/w_mem_inst/p_5_in [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [2]),
        .Q(\core/w_mem_inst/p_5_in [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [30]),
        .Q(\core/w_mem_inst/p_5_in [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [31]),
        .Q(\core/w_mem_inst/p_5_in [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [3]),
        .Q(\core/w_mem_inst/p_5_in [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [4]),
        .Q(\core/w_mem_inst/p_5_in [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [5]),
        .Q(\core/w_mem_inst/p_5_in [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [6]),
        .Q(\core/w_mem_inst/p_5_in [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [7]),
        .Q(\core/w_mem_inst/p_5_in [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [8]),
        .Q(\core/w_mem_inst/p_5_in [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[14][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem14_new [9]),
        .Q(\core/w_mem_inst/p_5_in [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem15_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[15] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [0]),
        .Q(\core/w_mem_inst/p_2_in [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [10]),
        .Q(\core/w_mem_inst/p_2_in [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [11]),
        .Q(\core/w_mem_inst/p_2_in [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [12]),
        .Q(\core/w_mem_inst/p_2_in [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [13]),
        .Q(\core/w_mem_inst/p_2_in [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [14]),
        .Q(\core/w_mem_inst/p_2_in [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [15]),
        .Q(\core/w_mem_inst/p_2_in [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [16]),
        .Q(\core/w_mem_inst/p_2_in [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [17]),
        .Q(\core/w_mem_inst/p_2_in [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [18]),
        .Q(\core/w_mem_inst/p_2_in [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [19]),
        .Q(\core/w_mem_inst/p_2_in [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [1]),
        .Q(\core/w_mem_inst/p_2_in [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [20]),
        .Q(\core/w_mem_inst/p_2_in [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [21]),
        .Q(\core/w_mem_inst/p_2_in [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [22]),
        .Q(\core/w_mem_inst/p_2_in [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [23]),
        .Q(\core/w_mem_inst/p_2_in [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [24]),
        .Q(\core/w_mem_inst/p_2_in [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [25]),
        .Q(\core/w_mem_inst/p_2_in [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [26]),
        .Q(\core/w_mem_inst/p_2_in [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [27]),
        .Q(\core/w_mem_inst/p_2_in [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [28]),
        .Q(\core/w_mem_inst/p_2_in [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [29]),
        .Q(\core/w_mem_inst/p_2_in [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [2]),
        .Q(\core/w_mem_inst/p_2_in [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [30]),
        .Q(\core/w_mem_inst/p_2_in [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [31]),
        .Q(\core/w_mem_inst/p_2_in [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [3]),
        .Q(\core/w_mem_inst/p_2_in [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [4]),
        .Q(\core/w_mem_inst/p_2_in [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [5]),
        .Q(\core/w_mem_inst/p_2_in [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [6]),
        .Q(\core/w_mem_inst/p_2_in [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [7]),
        .Q(\core/w_mem_inst/p_2_in [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [8]),
        .Q(\core/w_mem_inst/p_2_in [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem01_new [9]),
        .Q(\core/w_mem_inst/p_2_in [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem02_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[2] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem03_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[3] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[4][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem04_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[4] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem05_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[5] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[6][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem06_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[6] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem07_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[7] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [10]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[8][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem08_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[8] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [0]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [10]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [11]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [12]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [13]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [14]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [14]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2339" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [15]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [16]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [17]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [18]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [19]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [1]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [20]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [21]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [22]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [23]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [24]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [25]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [26]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [27]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [28]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [29]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [2]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [30]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [31]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [3]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [4]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [5]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [6]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [7]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [8]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core/w_mem_inst/w_mem_reg[9][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core/w_mem_inst/w_mem_we ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(\core/w_mem_inst/w_mem09_new [9]),
        .Q(\core/w_mem_inst/w_mem_reg[9] [9]));
  IBUF cs_IBUF_inst
       (.I(cs),
        .O(cs_IBUF));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \d_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[128]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/c_reg [0]),
        .O(\d_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \d_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[138]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/c_reg [10]),
        .O(\d_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \d_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[139]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/c_reg [11]),
        .O(\d_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[12]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[140]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [12]),
        .O(\d_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \d_reg[13]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[141]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/c_reg [13]),
        .O(\d_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[142]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [14]),
        .O(\d_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \d_reg[15]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[143]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/c_reg [15]),
        .O(\d_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \d_reg[16]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[144]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/c_reg [16]),
        .O(\d_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[17]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[145]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [17]),
        .O(\d_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[18]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[146]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [18]),
        .O(\d_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[147]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [19]),
        .O(\d_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \d_reg[1]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[129]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/c_reg [1]),
        .O(\d_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[20]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/c_reg [20]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[148]),
        .O(\d_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[21]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/c_reg [21]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[149]),
        .O(\d_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \d_reg[22]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[150]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/c_reg [22]),
        .O(\d_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[23]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/c_reg [23]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[151]),
        .O(\d_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[24]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[152]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/c_reg [24]),
        .O(\d_reg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \d_reg[25]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[153]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/c_reg [25]),
        .O(\d_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[26]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[154]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/c_reg [26]),
        .O(\d_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[27]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/c_reg [27]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[155]),
        .O(\d_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \d_reg[28]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[156]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/c_reg [28]),
        .O(\d_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[157]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/c_reg [29]),
        .O(\d_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[2]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/c_reg [2]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[130]),
        .O(\d_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \d_reg[30]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[158]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\core/w_next ),
        .I5(\core/c_reg [30]),
        .O(\d_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[31]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[159]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/c_reg [31]),
        .O(\d_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[3]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[131]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\core/w_next ),
        .I4(\core/c_reg [3]),
        .O(\d_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[4]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[132]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [4]),
        .O(\d_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[5]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[133]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [5]),
        .O(\d_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[6]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/c_reg [6]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[134]),
        .O(\d_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[7]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/c_reg [7]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[135]),
        .O(\d_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \d_reg[8]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[136]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\a_reg[7]_i_2_n_0 ),
        .I4(\core/c_reg [8]),
        .O(\d_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \d_reg[9]_i_1 
       (.I0(\a_reg[7]_i_2_n_0 ),
        .I1(\core/c_reg [9]),
        .I2(p_1_in[0]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(core_digest[137]),
        .O(\d_reg[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[0]),
        .Q(digest_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[100] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[100]),
        .Q(digest_reg[100]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[101] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[101]),
        .Q(digest_reg[101]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[102] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[102]),
        .Q(digest_reg[102]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[103] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[103]),
        .Q(digest_reg[103]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[104] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[104]),
        .Q(digest_reg[104]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[105] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[105]),
        .Q(digest_reg[105]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[106] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[106]),
        .Q(digest_reg[106]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[107] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[107]),
        .Q(digest_reg[107]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[108] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[108]),
        .Q(digest_reg[108]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[109] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[109]),
        .Q(digest_reg[109]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[10]),
        .Q(digest_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[110] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[110]),
        .Q(digest_reg[110]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[111] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[111]),
        .Q(digest_reg[111]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[112] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[112]),
        .Q(digest_reg[112]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[113] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[113]),
        .Q(digest_reg[113]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[114] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[114]),
        .Q(digest_reg[114]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[115] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[115]),
        .Q(digest_reg[115]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2318" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[116] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[116]),
        .Q(digest_reg[116]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[117] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[117]),
        .Q(digest_reg[117]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[118] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[118]),
        .Q(digest_reg[118]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[119] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[119]),
        .Q(digest_reg[119]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[11]),
        .Q(digest_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[120] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[120]),
        .Q(digest_reg[120]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[121] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[121]),
        .Q(digest_reg[121]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2316" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[122] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[122]),
        .Q(digest_reg[122]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[123] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[123]),
        .Q(digest_reg[123]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[124] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[124]),
        .Q(digest_reg[124]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[125] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[125]),
        .Q(digest_reg[125]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[126] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[126]),
        .Q(digest_reg[126]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[127] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[127]),
        .Q(digest_reg[127]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[128] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[128]),
        .Q(digest_reg[128]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[129] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[129]),
        .Q(digest_reg[129]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[12]),
        .Q(digest_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[130] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[130]),
        .Q(digest_reg[130]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[131] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[131]),
        .Q(digest_reg[131]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[132] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[132]),
        .Q(digest_reg[132]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[133] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[133]),
        .Q(digest_reg[133]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[134] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[134]),
        .Q(digest_reg[134]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[135] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[135]),
        .Q(digest_reg[135]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[136] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[136]),
        .Q(digest_reg[136]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[137] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[137]),
        .Q(digest_reg[137]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[138] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[138]),
        .Q(digest_reg[138]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[139] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[139]),
        .Q(digest_reg[139]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[13]),
        .Q(digest_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[140] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[140]),
        .Q(digest_reg[140]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[141] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[141]),
        .Q(digest_reg[141]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[142] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[142]),
        .Q(digest_reg[142]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[143] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[143]),
        .Q(digest_reg[143]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[144] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[144]),
        .Q(digest_reg[144]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[145] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[145]),
        .Q(digest_reg[145]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[146] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[146]),
        .Q(digest_reg[146]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[147] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[147]),
        .Q(digest_reg[147]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2318" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[148] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[148]),
        .Q(digest_reg[148]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[149] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[149]),
        .Q(digest_reg[149]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[14]),
        .Q(digest_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[150] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[150]),
        .Q(digest_reg[150]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[151] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[151]),
        .Q(digest_reg[151]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[152] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[152]),
        .Q(digest_reg[152]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[153] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[153]),
        .Q(digest_reg[153]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2316" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[154] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[154]),
        .Q(digest_reg[154]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[155] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[155]),
        .Q(digest_reg[155]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[156] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[156]),
        .Q(digest_reg[156]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[157] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[157]),
        .Q(digest_reg[157]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[158] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[158]),
        .Q(digest_reg[158]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[159] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[159]),
        .Q(digest_reg[159]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[15]),
        .Q(digest_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[160] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[160]),
        .Q(digest_reg[160]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[161] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[161]),
        .Q(digest_reg[161]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[162] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[162]),
        .Q(digest_reg[162]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[163] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[163]),
        .Q(digest_reg[163]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[164] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[164]),
        .Q(digest_reg[164]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[165] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[165]),
        .Q(digest_reg[165]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[166] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[166]),
        .Q(digest_reg[166]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[167] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[167]),
        .Q(digest_reg[167]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[168] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[168]),
        .Q(digest_reg[168]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[169] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[169]),
        .Q(digest_reg[169]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[16]),
        .Q(digest_reg[16]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[170] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[170]),
        .Q(digest_reg[170]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[171] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[171]),
        .Q(digest_reg[171]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[172] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[172]),
        .Q(digest_reg[172]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[173] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[173]),
        .Q(digest_reg[173]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[174] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[174]),
        .Q(digest_reg[174]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[175] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[175]),
        .Q(digest_reg[175]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[176] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[176]),
        .Q(digest_reg[176]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[177] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[177]),
        .Q(digest_reg[177]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[178] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[178]),
        .Q(digest_reg[178]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[179] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[179]),
        .Q(digest_reg[179]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[17]),
        .Q(digest_reg[17]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2318" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[180] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[180]),
        .Q(digest_reg[180]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[181] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[181]),
        .Q(digest_reg[181]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[182] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[182]),
        .Q(digest_reg[182]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[183] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[183]),
        .Q(digest_reg[183]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[184] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[184]),
        .Q(digest_reg[184]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[185] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[185]),
        .Q(digest_reg[185]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2316" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[186] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[186]),
        .Q(digest_reg[186]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[187] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[187]),
        .Q(digest_reg[187]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[188] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[188]),
        .Q(digest_reg[188]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[189] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[189]),
        .Q(digest_reg[189]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[18]),
        .Q(digest_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[190] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[190]),
        .Q(digest_reg[190]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[191] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[191]),
        .Q(digest_reg[191]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[192] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[192]),
        .Q(digest_reg[192]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[193] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[193]),
        .Q(digest_reg[193]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[194] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[194]),
        .Q(digest_reg[194]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[195] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[195]),
        .Q(digest_reg[195]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[196] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[196]),
        .Q(digest_reg[196]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2302" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[197] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[197]),
        .Q(digest_reg[197]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[198] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[198]),
        .Q(digest_reg[198]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[199] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[199]),
        .Q(digest_reg[199]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[19]),
        .Q(digest_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[1]),
        .Q(digest_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[200] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[200]),
        .Q(digest_reg[200]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[201] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[201]),
        .Q(digest_reg[201]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[202] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[202]),
        .Q(digest_reg[202]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[203] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[203]),
        .Q(digest_reg[203]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[204] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[204]),
        .Q(digest_reg[204]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[205] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[205]),
        .Q(digest_reg[205]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[206] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[206]),
        .Q(digest_reg[206]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[207] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[207]),
        .Q(digest_reg[207]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[208] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[208]),
        .Q(digest_reg[208]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[209] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[209]),
        .Q(digest_reg[209]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[20]),
        .Q(digest_reg[20]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[210] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[210]),
        .Q(digest_reg[210]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[211] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[211]),
        .Q(digest_reg[211]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[212] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[212]),
        .Q(digest_reg[212]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[213] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[213]),
        .Q(digest_reg[213]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[214] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[214]),
        .Q(digest_reg[214]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[215] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[215]),
        .Q(digest_reg[215]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[216] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[216]),
        .Q(digest_reg[216]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[217] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[217]),
        .Q(digest_reg[217]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[218] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[218]),
        .Q(digest_reg[218]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[219] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[219]),
        .Q(digest_reg[219]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[21]),
        .Q(digest_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[220] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[220]),
        .Q(digest_reg[220]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[221] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[221]),
        .Q(digest_reg[221]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[222] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[222]),
        .Q(digest_reg[222]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[223] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[223]),
        .Q(digest_reg[223]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[224] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[224]),
        .Q(digest_reg[224]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[225] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[225]),
        .Q(digest_reg[225]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[226] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[226]),
        .Q(digest_reg[226]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[227] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[227]),
        .Q(digest_reg[227]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[228] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[228]),
        .Q(digest_reg[228]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[229] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[229]),
        .Q(digest_reg[229]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[22]),
        .Q(digest_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[230] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[230]),
        .Q(digest_reg[230]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[231] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[231]),
        .Q(digest_reg[231]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[232] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[232]),
        .Q(digest_reg[232]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[233] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[233]),
        .Q(digest_reg[233]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[234] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[234]),
        .Q(digest_reg[234]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[235] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[235]),
        .Q(digest_reg[235]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[236] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[236]),
        .Q(digest_reg[236]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[237] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[237]),
        .Q(digest_reg[237]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[238] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[238]),
        .Q(digest_reg[238]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[239] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[239]),
        .Q(digest_reg[239]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[23]),
        .Q(digest_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[240] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[240]),
        .Q(digest_reg[240]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[241] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[241]),
        .Q(digest_reg[241]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[242] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[242]),
        .Q(digest_reg[242]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[243] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[243]),
        .Q(digest_reg[243]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[244] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[244]),
        .Q(digest_reg[244]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[245] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[245]),
        .Q(digest_reg[245]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[246] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[246]),
        .Q(digest_reg[246]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[247] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[247]),
        .Q(digest_reg[247]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[248] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[248]),
        .Q(digest_reg[248]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[249] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[249]),
        .Q(digest_reg[249]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[24]),
        .Q(digest_reg[24]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[250] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[250]),
        .Q(digest_reg[250]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2296" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[251] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[251]),
        .Q(digest_reg[251]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[252] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[252]),
        .Q(digest_reg[252]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[253] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[253]),
        .Q(digest_reg[253]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[254] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[254]),
        .Q(digest_reg[254]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[255] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[255]),
        .Q(digest_reg[255]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[25]),
        .Q(digest_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[26]),
        .Q(digest_reg[26]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[27]),
        .Q(digest_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[28]),
        .Q(digest_reg[28]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[29]),
        .Q(digest_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[2]),
        .Q(digest_reg[2]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[30]),
        .Q(digest_reg[30]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[31]),
        .Q(digest_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[32]),
        .Q(digest_reg[32]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[33]),
        .Q(digest_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[34]),
        .Q(digest_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[35]),
        .Q(digest_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[36]),
        .Q(digest_reg[36]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[37]),
        .Q(digest_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[38]),
        .Q(digest_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[39]),
        .Q(digest_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[3]),
        .Q(digest_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[40]),
        .Q(digest_reg[40]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[41]),
        .Q(digest_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[42]),
        .Q(digest_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[43]),
        .Q(digest_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[44]),
        .Q(digest_reg[44]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[45]),
        .Q(digest_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[46]),
        .Q(digest_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[47]),
        .Q(digest_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[48]),
        .Q(digest_reg[48]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[49]),
        .Q(digest_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[4]),
        .Q(digest_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[50]),
        .Q(digest_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[51]),
        .Q(digest_reg[51]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2318" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[52]),
        .Q(digest_reg[52]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[53]),
        .Q(digest_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[54]),
        .Q(digest_reg[54]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[55]),
        .Q(digest_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[56]),
        .Q(digest_reg[56]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[57]),
        .Q(digest_reg[57]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2316" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[58]),
        .Q(digest_reg[58]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[59]),
        .Q(digest_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[5]),
        .Q(digest_reg[5]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[60]),
        .Q(digest_reg[60]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[61]),
        .Q(digest_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[62]),
        .Q(digest_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[63]),
        .Q(digest_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[64] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[64]),
        .Q(digest_reg[64]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[65] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[65]),
        .Q(digest_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[66] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[66]),
        .Q(digest_reg[66]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[67] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[67]),
        .Q(digest_reg[67]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[68] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[68]),
        .Q(digest_reg[68]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[69] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[69]),
        .Q(digest_reg[69]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[6]),
        .Q(digest_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[70] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[70]),
        .Q(digest_reg[70]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[71] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[71]),
        .Q(digest_reg[71]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[72] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[72]),
        .Q(digest_reg[72]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[73] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[73]),
        .Q(digest_reg[73]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[74] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[74]),
        .Q(digest_reg[74]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[75] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[75]),
        .Q(digest_reg[75]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[76] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[76]),
        .Q(digest_reg[76]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[77] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[77]),
        .Q(digest_reg[77]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[78] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[78]),
        .Q(digest_reg[78]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[79] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[79]),
        .Q(digest_reg[79]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[7]),
        .Q(digest_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[80] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[80]),
        .Q(digest_reg[80]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[81] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[81]),
        .Q(digest_reg[81]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[82] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[82]),
        .Q(digest_reg[82]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[83] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[83]),
        .Q(digest_reg[83]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2318" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[84] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[84]),
        .Q(digest_reg[84]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[85] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[85]),
        .Q(digest_reg[85]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[86] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[86]),
        .Q(digest_reg[86]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2317" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[87] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[87]),
        .Q(digest_reg[87]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[88] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[88]),
        .Q(digest_reg[88]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[89] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[89]),
        .Q(digest_reg[89]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[8]),
        .Q(digest_reg[8]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2316" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[90] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[90]),
        .Q(digest_reg[90]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2315" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[91] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[91]),
        .Q(digest_reg[91]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2298" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[92] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[92]),
        .Q(digest_reg[92]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[93] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[93]),
        .Q(digest_reg[93]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[94] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[94]),
        .Q(digest_reg[94]));
  (* \PinAttr:CLR:HOLD_DETOUR  = "2299" *) 
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[95] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[95]),
        .Q(digest_reg[95]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[96] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[96]),
        .Q(digest_reg[96]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[97] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[97]),
        .Q(digest_reg[97]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[98] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[98]),
        .Q(digest_reg[98]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[99] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[99]),
        .Q(digest_reg[99]));
  FDCE #(
    .INIT(1'b0)) 
    \digest_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(core_digest_valid),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest[9]),
        .Q(digest_reg[9]));
  LUT5 #(
    .INIT(32'hEEEF2222)) 
    digest_valid_reg_i_1
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I2(p_1_in[0]),
        .I3(p_1_in[1]),
        .I4(core_digest_valid),
        .O(digest_valid_reg_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    digest_valid_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_digest_valid),
        .Q(data1[1]));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[11]_i_11 
       (.I0(\core/f_reg [10]),
        .I1(\core/p_7_in [4]),
        .I2(\core/g_reg [10]),
        .I3(\e_reg_reg[15]_i_22_n_5 ),
        .I4(\e_reg[11]_i_19_n_0 ),
        .O(\e_reg[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[11]_i_12 
       (.I0(\core/f_reg [9]),
        .I1(\core/p_7_in [3]),
        .I2(\core/g_reg [9]),
        .I3(\e_reg_reg[15]_i_22_n_6 ),
        .I4(\e_reg[11]_i_20_n_0 ),
        .O(\e_reg[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[11]_i_13 
       (.I0(\core/f_reg [8]),
        .I1(\core/p_7_in [2]),
        .I2(\core/g_reg [8]),
        .I3(\e_reg_reg[15]_i_22_n_7 ),
        .I4(\e_reg[11]_i_21_n_0 ),
        .O(\e_reg[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[11]_i_14 
       (.I0(\core/f_reg [7]),
        .I1(\core/p_7_in [1]),
        .I2(\core/g_reg [7]),
        .I3(\e_reg_reg[11]_i_22_n_4 ),
        .I4(\e_reg[11]_i_23_n_0 ),
        .O(\e_reg[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[11]_i_15 
       (.I0(\e_reg[11]_i_11_n_0 ),
        .I1(\core/f_reg [11]),
        .I2(\core/p_7_in [5]),
        .I3(\core/g_reg [11]),
        .I4(\e_reg_reg[15]_i_22_n_4 ),
        .I5(\e_reg[15]_i_23_n_0 ),
        .O(\e_reg[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[11]_i_16 
       (.I0(\e_reg[11]_i_12_n_0 ),
        .I1(\core/f_reg [10]),
        .I2(\core/p_7_in [4]),
        .I3(\core/g_reg [10]),
        .I4(\e_reg_reg[15]_i_22_n_5 ),
        .I5(\e_reg[11]_i_19_n_0 ),
        .O(\e_reg[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[11]_i_17 
       (.I0(\e_reg[11]_i_13_n_0 ),
        .I1(\core/f_reg [9]),
        .I2(\core/p_7_in [3]),
        .I3(\core/g_reg [9]),
        .I4(\e_reg_reg[15]_i_22_n_6 ),
        .I5(\e_reg[11]_i_20_n_0 ),
        .O(\e_reg[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[11]_i_18 
       (.I0(\e_reg[11]_i_14_n_0 ),
        .I1(\core/f_reg [8]),
        .I2(\core/p_7_in [2]),
        .I3(\core/g_reg [8]),
        .I4(\e_reg_reg[15]_i_22_n_7 ),
        .I5(\e_reg[11]_i_21_n_0 ),
        .O(\e_reg[11]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[11]_i_19 
       (.I0(\core/p_7_in [29]),
        .I1(\core/p_7_in [15]),
        .I2(\core/p_7_in [10]),
        .O(\e_reg[11]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[11]_i_2 
       (.I0(\core/p_1_in [11]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[11]_i_20 
       (.I0(\core/p_7_in [28]),
        .I1(\core/p_7_in [14]),
        .I2(\core/p_7_in [9]),
        .O(\e_reg[11]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[11]_i_21 
       (.I0(\core/p_7_in [27]),
        .I1(\core/p_7_in [13]),
        .I2(\core/p_7_in [8]),
        .O(\e_reg[11]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[11]_i_23 
       (.I0(\core/p_7_in [26]),
        .I1(\core/p_7_in [12]),
        .I2(\core/p_7_in [7]),
        .O(\e_reg[11]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[11]_i_24 
       (.I0(\core/w_data [6]),
        .I1(\core/h_reg [6]),
        .I2(g0_b6_n_0),
        .O(\e_reg[11]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[11]_i_25 
       (.I0(\core/w_data [5]),
        .I1(\core/h_reg [5]),
        .I2(g0_b5_n_0),
        .O(\e_reg[11]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[11]_i_26 
       (.I0(\core/w_data [4]),
        .I1(\core/h_reg [4]),
        .I2(g0_b4_n_0),
        .O(\e_reg[11]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[11]_i_27 
       (.I0(\core/w_data [3]),
        .I1(\core/h_reg [3]),
        .I2(g0_b3_n_0),
        .O(\e_reg[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[11]_i_28 
       (.I0(\core/w_data [7]),
        .I1(\core/h_reg [7]),
        .I2(g0_b7_n_0),
        .I3(\e_reg[11]_i_24_n_0 ),
        .O(\e_reg[11]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[11]_i_29 
       (.I0(\core/w_data [6]),
        .I1(\core/h_reg [6]),
        .I2(g0_b6_n_0),
        .I3(\e_reg[11]_i_25_n_0 ),
        .O(\e_reg[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[11]_i_3 
       (.I0(\core/p_1_in [10]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[11]_i_30 
       (.I0(\core/w_data [5]),
        .I1(\core/h_reg [5]),
        .I2(g0_b5_n_0),
        .I3(\e_reg[11]_i_26_n_0 ),
        .O(\e_reg[11]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[11]_i_31 
       (.I0(\core/w_data [4]),
        .I1(\core/h_reg [4]),
        .I2(g0_b4_n_0),
        .I3(\e_reg[11]_i_27_n_0 ),
        .O(\e_reg[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[11]_i_32 
       (.I0(\e_reg_reg[11]_i_36_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[11]_i_37_n_0 ),
        .I3(\core/w_mem_inst/w_new [6]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [6]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[11]_i_33 
       (.I0(\e_reg_reg[11]_i_38_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[11]_i_39_n_0 ),
        .I3(\core/w_mem_inst/w_new [5]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [5]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[11]_i_34 
       (.I0(\e_reg_reg[11]_i_40_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[11]_i_41_n_0 ),
        .I3(\core/w_mem_inst/w_new [4]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [4]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[11]_i_35 
       (.I0(\e_reg_reg[11]_i_42_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[11]_i_43_n_0 ),
        .I3(\core/w_mem_inst/w_new [3]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[11]_i_4 
       (.I0(\core/p_1_in [9]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_44 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [6]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [6]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [6]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [6]),
        .O(\e_reg[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_45 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [6]),
        .I1(\core/w_mem_inst/p_5_in [21]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [6]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [6]),
        .O(\e_reg[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_46 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [6]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [6]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [31]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [6]),
        .O(\e_reg[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_47 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [6]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [6]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [6]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [6]),
        .O(\e_reg[11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_48 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [5]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [5]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [5]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [5]),
        .O(\e_reg[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_49 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [5]),
        .I1(\core/w_mem_inst/p_5_in [20]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [5]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [5]),
        .O(\e_reg[11]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[11]_i_5 
       (.I0(\core/p_1_in [8]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_50 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [5]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [5]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [30]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [5]),
        .O(\e_reg[11]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_51 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [5]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [5]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [5]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [5]),
        .O(\e_reg[11]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_52 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [4]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [4]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [4]),
        .O(\e_reg[11]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_53 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [4]),
        .I1(\core/w_mem_inst/p_5_in [19]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [4]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [4]),
        .O(\e_reg[11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_54 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [4]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [29]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [4]),
        .O(\e_reg[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_55 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [4]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [4]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [4]),
        .O(\e_reg[11]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_56 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [3]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [3]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [3]),
        .O(\e_reg[11]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_57 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [3]),
        .I1(\core/w_mem_inst/p_5_in [18]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [3]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [3]),
        .O(\e_reg[11]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_58 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [3]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [28]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [3]),
        .O(\e_reg[11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[11]_i_59 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [3]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [3]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [3]),
        .O(\e_reg[11]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[11]_i_6 
       (.I0(\core/p_1_in [11]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[107]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [11]),
        .O(\e_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[11]_i_7 
       (.I0(\core/p_1_in [10]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[106]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [10]),
        .O(\e_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[11]_i_8 
       (.I0(\core/p_1_in [9]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[105]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [9]),
        .O(\e_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[11]_i_9 
       (.I0(\core/p_1_in [8]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[104]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [8]),
        .O(\e_reg[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[15]_i_11 
       (.I0(\core/f_reg [14]),
        .I1(\core/p_7_in [8]),
        .I2(\core/g_reg [14]),
        .I3(\e_reg_reg[19]_i_23_n_5 ),
        .I4(\e_reg[15]_i_19_n_0 ),
        .O(\e_reg[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[15]_i_12 
       (.I0(\core/f_reg [13]),
        .I1(\core/p_7_in [7]),
        .I2(\core/g_reg [13]),
        .I3(\e_reg_reg[19]_i_23_n_6 ),
        .I4(\e_reg[15]_i_20_n_0 ),
        .O(\e_reg[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[15]_i_13 
       (.I0(\core/f_reg [12]),
        .I1(\core/p_7_in [6]),
        .I2(\core/g_reg [12]),
        .I3(\e_reg_reg[19]_i_23_n_7 ),
        .I4(\e_reg[15]_i_21_n_0 ),
        .O(\e_reg[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \e_reg[15]_i_14 
       (.I0(\e_reg_reg[15]_i_22_n_4 ),
        .I1(\e_reg[15]_i_23_n_0 ),
        .I2(\core/f_reg [11]),
        .I3(\core/p_7_in [5]),
        .I4(\core/g_reg [11]),
        .O(\e_reg[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[15]_i_15 
       (.I0(\e_reg[15]_i_11_n_0 ),
        .I1(\core/f_reg [15]),
        .I2(\core/p_7_in [9]),
        .I3(\core/g_reg [15]),
        .I4(\e_reg_reg[19]_i_23_n_4 ),
        .I5(\e_reg[19]_i_24_n_0 ),
        .O(\e_reg[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[15]_i_16 
       (.I0(\e_reg[15]_i_12_n_0 ),
        .I1(\core/f_reg [14]),
        .I2(\core/p_7_in [8]),
        .I3(\core/g_reg [14]),
        .I4(\e_reg_reg[19]_i_23_n_5 ),
        .I5(\e_reg[15]_i_19_n_0 ),
        .O(\e_reg[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[15]_i_17 
       (.I0(\e_reg[15]_i_13_n_0 ),
        .I1(\core/f_reg [13]),
        .I2(\core/p_7_in [7]),
        .I3(\core/g_reg [13]),
        .I4(\e_reg_reg[19]_i_23_n_6 ),
        .I5(\e_reg[15]_i_20_n_0 ),
        .O(\e_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[15]_i_18 
       (.I0(\e_reg[15]_i_14_n_0 ),
        .I1(\core/f_reg [12]),
        .I2(\core/p_7_in [6]),
        .I3(\core/g_reg [12]),
        .I4(\e_reg_reg[19]_i_23_n_7 ),
        .I5(\e_reg[15]_i_21_n_0 ),
        .O(\e_reg[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[15]_i_19 
       (.I0(\core/p_7_in [1]),
        .I1(\core/p_7_in [19]),
        .I2(\core/p_7_in [14]),
        .O(\e_reg[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[15]_i_2 
       (.I0(\core/p_1_in [15]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[15]_i_20 
       (.I0(\core/p_7_in [0]),
        .I1(\core/p_7_in [18]),
        .I2(\core/p_7_in [13]),
        .O(\e_reg[15]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[15]_i_21 
       (.I0(\core/p_7_in [31]),
        .I1(\core/p_7_in [17]),
        .I2(\core/p_7_in [12]),
        .O(\e_reg[15]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[15]_i_23 
       (.I0(\core/p_7_in [30]),
        .I1(\core/p_7_in [16]),
        .I2(\core/p_7_in [11]),
        .O(\e_reg[15]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[15]_i_24 
       (.I0(\core/w_data [10]),
        .I1(\core/h_reg [10]),
        .I2(g0_b10_n_0),
        .O(\e_reg[15]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[15]_i_25 
       (.I0(\core/w_data [9]),
        .I1(\core/h_reg [9]),
        .I2(g0_b9_n_0),
        .O(\e_reg[15]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[15]_i_26 
       (.I0(\core/w_data [8]),
        .I1(\core/h_reg [8]),
        .I2(g0_b8_n_0),
        .O(\e_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[15]_i_27 
       (.I0(\core/w_data [7]),
        .I1(\core/h_reg [7]),
        .I2(g0_b7_n_0),
        .O(\e_reg[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[15]_i_28 
       (.I0(\core/w_data [11]),
        .I1(\core/h_reg [11]),
        .I2(g0_b11_n_0),
        .I3(\e_reg[15]_i_24_n_0 ),
        .O(\e_reg[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[15]_i_29 
       (.I0(\core/w_data [10]),
        .I1(\core/h_reg [10]),
        .I2(g0_b10_n_0),
        .I3(\e_reg[15]_i_25_n_0 ),
        .O(\e_reg[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[15]_i_3 
       (.I0(\core/p_1_in [14]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[15]_i_30 
       (.I0(\core/w_data [9]),
        .I1(\core/h_reg [9]),
        .I2(g0_b9_n_0),
        .I3(\e_reg[15]_i_26_n_0 ),
        .O(\e_reg[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[15]_i_31 
       (.I0(\core/w_data [8]),
        .I1(\core/h_reg [8]),
        .I2(g0_b8_n_0),
        .I3(\e_reg[15]_i_27_n_0 ),
        .O(\e_reg[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[15]_i_32 
       (.I0(\e_reg_reg[15]_i_36_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[15]_i_37_n_0 ),
        .I3(\core/w_mem_inst/w_new [10]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [10]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[15]_i_33 
       (.I0(\e_reg_reg[15]_i_38_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[15]_i_39_n_0 ),
        .I3(\core/w_mem_inst/w_new [9]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [9]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[15]_i_34 
       (.I0(\e_reg_reg[15]_i_40_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[15]_i_41_n_0 ),
        .I3(\core/w_mem_inst/w_new [8]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [8]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[15]_i_35 
       (.I0(\e_reg_reg[15]_i_42_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[15]_i_43_n_0 ),
        .I3(\core/w_mem_inst/w_new [7]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[15]_i_4 
       (.I0(\core/p_1_in [13]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_44 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [10]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [10]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [10]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [10]),
        .O(\e_reg[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_45 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [10]),
        .I1(\core/w_mem_inst/p_5_in [25]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [10]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [10]),
        .O(\e_reg[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_46 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [10]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [10]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [3]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [10]),
        .O(\e_reg[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_47 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [10]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [10]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [10]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [10]),
        .O(\e_reg[15]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_48 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [9]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [9]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [9]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [9]),
        .O(\e_reg[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_49 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [9]),
        .I1(\core/w_mem_inst/p_5_in [24]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [9]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [9]),
        .O(\e_reg[15]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[15]_i_5 
       (.I0(\core/p_1_in [12]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_50 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [9]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [9]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [2]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [9]),
        .O(\e_reg[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_51 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [9]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [9]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [9]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [9]),
        .O(\e_reg[15]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_52 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [8]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [8]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [8]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [8]),
        .O(\e_reg[15]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_53 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [8]),
        .I1(\core/w_mem_inst/p_5_in [23]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [8]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [8]),
        .O(\e_reg[15]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_54 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [8]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [8]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [1]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [8]),
        .O(\e_reg[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_55 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [8]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [8]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [8]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [8]),
        .O(\e_reg[15]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_56 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [7]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [7]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [7]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [7]),
        .O(\e_reg[15]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_57 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [7]),
        .I1(\core/w_mem_inst/p_5_in [22]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [7]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [7]),
        .O(\e_reg[15]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_58 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [7]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [7]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [7]),
        .O(\e_reg[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[15]_i_59 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [7]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [7]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [7]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [7]),
        .O(\e_reg[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[15]_i_6 
       (.I0(\core/p_1_in [15]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[111]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [15]),
        .O(\e_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[15]_i_7 
       (.I0(\core/p_1_in [14]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[110]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [14]),
        .O(\e_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[15]_i_8 
       (.I0(\core/p_1_in [13]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[109]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [13]),
        .O(\e_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[15]_i_9 
       (.I0(\core/p_1_in [12]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[108]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [12]),
        .O(\e_reg[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \e_reg[19]_i_11 
       (.I0(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I1(mode_reg_reg_rep_n_0),
        .I2(\f_reg[31]_i_3_n_0 ),
        .O(\e_reg[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[19]_i_12 
       (.I0(\core/f_reg [18]),
        .I1(\core/p_7_in [12]),
        .I2(\core/g_reg [18]),
        .I3(\e_reg_reg[23]_i_22_n_5 ),
        .I4(\e_reg[19]_i_20_n_0 ),
        .O(\e_reg[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[19]_i_13 
       (.I0(\core/f_reg [17]),
        .I1(\core/p_7_in [11]),
        .I2(\core/g_reg [17]),
        .I3(\e_reg_reg[23]_i_22_n_6 ),
        .I4(\e_reg[19]_i_21_n_0 ),
        .O(\e_reg[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[19]_i_14 
       (.I0(\core/f_reg [16]),
        .I1(\core/p_7_in [10]),
        .I2(\core/g_reg [16]),
        .I3(\e_reg_reg[23]_i_22_n_7 ),
        .I4(\e_reg[19]_i_22_n_0 ),
        .O(\e_reg[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[19]_i_15 
       (.I0(\core/f_reg [15]),
        .I1(\core/p_7_in [9]),
        .I2(\core/g_reg [15]),
        .I3(\e_reg_reg[19]_i_23_n_4 ),
        .I4(\e_reg[19]_i_24_n_0 ),
        .O(\e_reg[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[19]_i_16 
       (.I0(\e_reg[19]_i_12_n_0 ),
        .I1(\core/f_reg [19]),
        .I2(\core/p_7_in [13]),
        .I3(\core/g_reg [19]),
        .I4(\e_reg_reg[23]_i_22_n_4 ),
        .I5(\e_reg[23]_i_23_n_0 ),
        .O(\e_reg[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[19]_i_17 
       (.I0(\e_reg[19]_i_13_n_0 ),
        .I1(\core/f_reg [18]),
        .I2(\core/p_7_in [12]),
        .I3(\core/g_reg [18]),
        .I4(\e_reg_reg[23]_i_22_n_5 ),
        .I5(\e_reg[19]_i_20_n_0 ),
        .O(\e_reg[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[19]_i_18 
       (.I0(\e_reg[19]_i_14_n_0 ),
        .I1(\core/f_reg [17]),
        .I2(\core/p_7_in [11]),
        .I3(\core/g_reg [17]),
        .I4(\e_reg_reg[23]_i_22_n_6 ),
        .I5(\e_reg[19]_i_21_n_0 ),
        .O(\e_reg[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[19]_i_19 
       (.I0(\e_reg[19]_i_15_n_0 ),
        .I1(\core/f_reg [16]),
        .I2(\core/p_7_in [10]),
        .I3(\core/g_reg [16]),
        .I4(\e_reg_reg[23]_i_22_n_7 ),
        .I5(\e_reg[19]_i_22_n_0 ),
        .O(\e_reg[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[19]_i_2 
       (.I0(\core/p_1_in [19]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[19]_i_20 
       (.I0(\core/p_7_in [5]),
        .I1(\core/p_7_in [23]),
        .I2(\core/p_7_in [18]),
        .O(\e_reg[19]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[19]_i_21 
       (.I0(\core/p_7_in [4]),
        .I1(\core/p_7_in [22]),
        .I2(\core/p_7_in [17]),
        .O(\e_reg[19]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[19]_i_22 
       (.I0(\core/p_7_in [3]),
        .I1(\core/p_7_in [21]),
        .I2(\core/p_7_in [16]),
        .O(\e_reg[19]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[19]_i_24 
       (.I0(\core/p_7_in [2]),
        .I1(\core/p_7_in [20]),
        .I2(\core/p_7_in [15]),
        .O(\e_reg[19]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[19]_i_25 
       (.I0(\core/w_data [14]),
        .I1(\core/h_reg [14]),
        .I2(g0_b14_n_0),
        .O(\e_reg[19]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[19]_i_26 
       (.I0(\core/w_data [13]),
        .I1(\core/h_reg [13]),
        .I2(g0_b13_n_0),
        .O(\e_reg[19]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[19]_i_27 
       (.I0(\core/w_data [12]),
        .I1(\core/h_reg [12]),
        .I2(g0_b12_n_0),
        .O(\e_reg[19]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[19]_i_28 
       (.I0(\core/w_data [11]),
        .I1(\core/h_reg [11]),
        .I2(g0_b11_n_0),
        .O(\e_reg[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[19]_i_29 
       (.I0(\core/w_data [15]),
        .I1(\core/h_reg [15]),
        .I2(g0_b15_n_0),
        .I3(\e_reg[19]_i_25_n_0 ),
        .O(\e_reg[19]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[19]_i_3 
       (.I0(\core/p_1_in [18]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[19]_i_30 
       (.I0(\core/w_data [14]),
        .I1(\core/h_reg [14]),
        .I2(g0_b14_n_0),
        .I3(\e_reg[19]_i_26_n_0 ),
        .O(\e_reg[19]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[19]_i_31 
       (.I0(\core/w_data [13]),
        .I1(\core/h_reg [13]),
        .I2(g0_b13_n_0),
        .I3(\e_reg[19]_i_27_n_0 ),
        .O(\e_reg[19]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[19]_i_32 
       (.I0(\core/w_data [12]),
        .I1(\core/h_reg [12]),
        .I2(g0_b12_n_0),
        .I3(\e_reg[19]_i_28_n_0 ),
        .O(\e_reg[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[19]_i_33 
       (.I0(\e_reg_reg[19]_i_37_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[19]_i_38_n_0 ),
        .I3(\core/w_mem_inst/w_new [14]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [14]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[19]_i_34 
       (.I0(\e_reg_reg[19]_i_39_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[19]_i_40_n_0 ),
        .I3(\core/w_mem_inst/w_new [13]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [13]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[19]_i_35 
       (.I0(\e_reg_reg[19]_i_41_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[19]_i_42_n_0 ),
        .I3(\core/w_mem_inst/w_new [12]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [12]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[19]_i_36 
       (.I0(\e_reg_reg[19]_i_43_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[19]_i_44_n_0 ),
        .I3(\core/w_mem_inst/w_new [11]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[19]_i_4 
       (.I0(\core/p_1_in [17]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_45 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [14]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [14]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [14]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [14]),
        .O(\e_reg[19]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_46 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [14]),
        .I1(\core/w_mem_inst/p_5_in [29]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [14]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [14]),
        .O(\e_reg[19]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_47 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [14]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [14]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [7]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [14]),
        .O(\e_reg[19]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_48 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [14]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [14]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [14]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [14]),
        .O(\e_reg[19]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_49 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [13]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [13]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [13]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [13]),
        .O(\e_reg[19]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[19]_i_5 
       (.I0(\core/p_1_in [16]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_50 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [13]),
        .I1(\core/w_mem_inst/p_5_in [28]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [13]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [13]),
        .O(\e_reg[19]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_51 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [13]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [13]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [6]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [13]),
        .O(\e_reg[19]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_52 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [13]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [13]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [13]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [13]),
        .O(\e_reg[19]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_53 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [12]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [12]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [12]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [12]),
        .O(\e_reg[19]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_54 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [12]),
        .I1(\core/w_mem_inst/p_5_in [27]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [12]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [12]),
        .O(\e_reg[19]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_55 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [12]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [12]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [5]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [12]),
        .O(\e_reg[19]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_56 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [12]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [12]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [12]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [12]),
        .O(\e_reg[19]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_57 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [11]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [11]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [11]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [11]),
        .O(\e_reg[19]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_58 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [11]),
        .I1(\core/w_mem_inst/p_5_in [26]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [11]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [11]),
        .O(\e_reg[19]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_59 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [11]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [11]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [4]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [11]),
        .O(\e_reg[19]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[19]_i_6 
       (.I0(\core/p_1_in [19]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[115]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [19]),
        .O(\e_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[19]_i_60 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [11]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [11]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [11]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [11]),
        .O(\e_reg[19]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[19]_i_7 
       (.I0(\core/p_1_in [18]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[114]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [18]),
        .O(\e_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[19]_i_8 
       (.I0(\core/p_1_in [17]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[113]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [17]),
        .O(\e_reg[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[19]_i_9 
       (.I0(\core/p_1_in [16]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[112]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [16]),
        .O(\e_reg[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[23]_i_11 
       (.I0(\core/f_reg [22]),
        .I1(\core/p_7_in [16]),
        .I2(\core/g_reg [22]),
        .I3(\e_reg_reg[27]_i_22_n_5 ),
        .I4(\e_reg[23]_i_19_n_0 ),
        .O(\e_reg[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[23]_i_12 
       (.I0(\core/f_reg [21]),
        .I1(\core/p_7_in [15]),
        .I2(\core/g_reg [21]),
        .I3(\e_reg_reg[27]_i_22_n_6 ),
        .I4(\e_reg[23]_i_20_n_0 ),
        .O(\e_reg[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[23]_i_13 
       (.I0(\core/f_reg [20]),
        .I1(\core/p_7_in [14]),
        .I2(\core/g_reg [20]),
        .I3(\e_reg_reg[27]_i_22_n_7 ),
        .I4(\e_reg[23]_i_21_n_0 ),
        .O(\e_reg[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[23]_i_14 
       (.I0(\core/f_reg [19]),
        .I1(\core/p_7_in [13]),
        .I2(\core/g_reg [19]),
        .I3(\e_reg_reg[23]_i_22_n_4 ),
        .I4(\e_reg[23]_i_23_n_0 ),
        .O(\e_reg[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[23]_i_15 
       (.I0(\e_reg[23]_i_11_n_0 ),
        .I1(\core/f_reg [23]),
        .I2(\core/p_7_in [17]),
        .I3(\core/g_reg [23]),
        .I4(\e_reg_reg[27]_i_22_n_4 ),
        .I5(\e_reg[27]_i_23_n_0 ),
        .O(\e_reg[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[23]_i_16 
       (.I0(\e_reg[23]_i_12_n_0 ),
        .I1(\core/f_reg [22]),
        .I2(\core/p_7_in [16]),
        .I3(\core/g_reg [22]),
        .I4(\e_reg_reg[27]_i_22_n_5 ),
        .I5(\e_reg[23]_i_19_n_0 ),
        .O(\e_reg[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[23]_i_17 
       (.I0(\e_reg[23]_i_13_n_0 ),
        .I1(\core/f_reg [21]),
        .I2(\core/p_7_in [15]),
        .I3(\core/g_reg [21]),
        .I4(\e_reg_reg[27]_i_22_n_6 ),
        .I5(\e_reg[23]_i_20_n_0 ),
        .O(\e_reg[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[23]_i_18 
       (.I0(\e_reg[23]_i_14_n_0 ),
        .I1(\core/f_reg [20]),
        .I2(\core/p_7_in [14]),
        .I3(\core/g_reg [20]),
        .I4(\e_reg_reg[27]_i_22_n_7 ),
        .I5(\e_reg[23]_i_21_n_0 ),
        .O(\e_reg[23]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[23]_i_19 
       (.I0(\core/p_7_in [27]),
        .I1(\core/p_7_in [22]),
        .I2(\core/p_7_in [9]),
        .O(\e_reg[23]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[23]_i_2 
       (.I0(\core/p_1_in [23]),
        .I1(\f_reg[31]_i_2_n_0 ),
        .O(\e_reg[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[23]_i_20 
       (.I0(\core/p_7_in [26]),
        .I1(\core/p_7_in [21]),
        .I2(\core/p_7_in [8]),
        .O(\e_reg[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[23]_i_21 
       (.I0(\core/p_7_in [7]),
        .I1(\core/p_7_in [25]),
        .I2(\core/p_7_in [20]),
        .O(\e_reg[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[23]_i_23 
       (.I0(\core/p_7_in [6]),
        .I1(\core/p_7_in [24]),
        .I2(\core/p_7_in [19]),
        .O(\e_reg[23]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[23]_i_24 
       (.I0(\core/w_data [18]),
        .I1(\core/h_reg [18]),
        .I2(g0_b18_n_0),
        .O(\e_reg[23]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[23]_i_25 
       (.I0(\core/w_data [17]),
        .I1(\core/h_reg [17]),
        .I2(g0_b17_n_0),
        .O(\e_reg[23]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[23]_i_26 
       (.I0(\core/w_data [16]),
        .I1(\core/h_reg [16]),
        .I2(g0_b16_n_0),
        .O(\e_reg[23]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[23]_i_27 
       (.I0(\core/w_data [15]),
        .I1(\core/h_reg [15]),
        .I2(g0_b15_n_0),
        .O(\e_reg[23]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[23]_i_28 
       (.I0(\core/w_data [19]),
        .I1(\core/h_reg [19]),
        .I2(g0_b19_n_0),
        .I3(\e_reg[23]_i_24_n_0 ),
        .O(\e_reg[23]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[23]_i_29 
       (.I0(\core/w_data [18]),
        .I1(\core/h_reg [18]),
        .I2(g0_b18_n_0),
        .I3(\e_reg[23]_i_25_n_0 ),
        .O(\e_reg[23]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[23]_i_3 
       (.I0(\core/p_1_in [22]),
        .I1(\f_reg[31]_i_2_n_0 ),
        .O(\e_reg[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[23]_i_30 
       (.I0(\core/w_data [17]),
        .I1(\core/h_reg [17]),
        .I2(g0_b17_n_0),
        .I3(\e_reg[23]_i_26_n_0 ),
        .O(\e_reg[23]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[23]_i_31 
       (.I0(\core/w_data [16]),
        .I1(\core/h_reg [16]),
        .I2(g0_b16_n_0),
        .I3(\e_reg[23]_i_27_n_0 ),
        .O(\e_reg[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[23]_i_32 
       (.I0(\e_reg_reg[23]_i_36_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[23]_i_37_n_0 ),
        .I3(\core/w_mem_inst/w_new [18]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [18]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[23]_i_33 
       (.I0(\e_reg_reg[23]_i_38_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[23]_i_39_n_0 ),
        .I3(\core/w_mem_inst/w_new [17]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [17]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[23]_i_34 
       (.I0(\e_reg_reg[23]_i_40_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[23]_i_41_n_0 ),
        .I3(\core/w_mem_inst/w_new [16]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [16]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[23]_i_35 
       (.I0(\e_reg_reg[23]_i_42_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[23]_i_43_n_0 ),
        .I3(\core/w_mem_inst/w_new [15]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[23]_i_4 
       (.I0(\core/p_1_in [21]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_44 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [18]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [18]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [18]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [18]),
        .O(\e_reg[23]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_45 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [18]),
        .I1(\core/w_mem_inst/p_5_in [1]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [18]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [18]),
        .O(\e_reg[23]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_46 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [18]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [18]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [11]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [18]),
        .O(\e_reg[23]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_47 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [18]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [18]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [18]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [18]),
        .O(\e_reg[23]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_48 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [17]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [17]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [17]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [17]),
        .O(\e_reg[23]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_49 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [17]),
        .I1(\core/w_mem_inst/p_5_in [0]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [17]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [17]),
        .O(\e_reg[23]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[23]_i_5 
       (.I0(\core/p_1_in [20]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_50 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [17]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [17]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [10]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [17]),
        .O(\e_reg[23]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_51 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [17]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [17]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [17]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [17]),
        .O(\e_reg[23]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_52 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [16]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [16]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [16]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [16]),
        .O(\e_reg[23]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_53 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [16]),
        .I1(\core/w_mem_inst/p_5_in [31]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [16]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [16]),
        .O(\e_reg[23]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_54 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [16]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [16]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [9]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [16]),
        .O(\e_reg[23]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_55 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [16]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [16]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [16]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [16]),
        .O(\e_reg[23]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_56 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [15]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [15]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [15]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [15]),
        .O(\e_reg[23]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_57 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [15]),
        .I1(\core/w_mem_inst/p_5_in [30]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [15]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [15]),
        .O(\e_reg[23]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_58 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [15]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [15]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [8]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [15]),
        .O(\e_reg[23]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[23]_i_59 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [15]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [15]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [15]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [15]),
        .O(\e_reg[23]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[23]_i_6 
       (.I0(\core/p_1_in [23]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[119]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [23]),
        .O(\e_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[23]_i_7 
       (.I0(\core/p_1_in [22]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[118]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [22]),
        .O(\e_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[23]_i_8 
       (.I0(\core/p_1_in [21]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[117]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [21]),
        .O(\e_reg[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[23]_i_9 
       (.I0(\core/p_1_in [20]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[116]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [20]),
        .O(\e_reg[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[27]_i_11 
       (.I0(\core/f_reg [26]),
        .I1(\core/p_7_in [20]),
        .I2(\core/g_reg [26]),
        .I3(\e_reg_reg[31]_i_22_n_5 ),
        .I4(\e_reg[27]_i_19_n_0 ),
        .O(\e_reg[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[27]_i_12 
       (.I0(\core/f_reg [25]),
        .I1(\core/p_7_in [19]),
        .I2(\core/g_reg [25]),
        .I3(\e_reg_reg[31]_i_22_n_6 ),
        .I4(\e_reg[27]_i_20_n_0 ),
        .O(\e_reg[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[27]_i_13 
       (.I0(\core/f_reg [24]),
        .I1(\core/p_7_in [18]),
        .I2(\core/g_reg [24]),
        .I3(\e_reg_reg[31]_i_22_n_7 ),
        .I4(\e_reg[27]_i_21_n_0 ),
        .O(\e_reg[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \e_reg[27]_i_14 
       (.I0(\e_reg_reg[27]_i_22_n_4 ),
        .I1(\e_reg[27]_i_23_n_0 ),
        .I2(\core/f_reg [23]),
        .I3(\core/p_7_in [17]),
        .I4(\core/g_reg [23]),
        .O(\e_reg[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[27]_i_15 
       (.I0(\e_reg[27]_i_11_n_0 ),
        .I1(\core/f_reg [27]),
        .I2(\core/p_7_in [21]),
        .I3(\core/g_reg [27]),
        .I4(\e_reg_reg[31]_i_22_n_4 ),
        .I5(\e_reg[31]_i_23_n_0 ),
        .O(\e_reg[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[27]_i_16 
       (.I0(\e_reg[27]_i_12_n_0 ),
        .I1(\core/f_reg [26]),
        .I2(\core/p_7_in [20]),
        .I3(\core/g_reg [26]),
        .I4(\e_reg_reg[31]_i_22_n_5 ),
        .I5(\e_reg[27]_i_19_n_0 ),
        .O(\e_reg[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[27]_i_17 
       (.I0(\e_reg[27]_i_13_n_0 ),
        .I1(\core/f_reg [25]),
        .I2(\core/p_7_in [19]),
        .I3(\core/g_reg [25]),
        .I4(\e_reg_reg[31]_i_22_n_6 ),
        .I5(\e_reg[27]_i_20_n_0 ),
        .O(\e_reg[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[27]_i_18 
       (.I0(\e_reg[27]_i_14_n_0 ),
        .I1(\core/f_reg [24]),
        .I2(\core/p_7_in [18]),
        .I3(\core/g_reg [24]),
        .I4(\e_reg_reg[31]_i_22_n_7 ),
        .I5(\e_reg[27]_i_21_n_0 ),
        .O(\e_reg[27]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[27]_i_19 
       (.I0(\core/p_7_in [26]),
        .I1(\core/p_7_in [13]),
        .I2(\core/p_7_in [31]),
        .O(\e_reg[27]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[27]_i_2 
       (.I0(\core/p_1_in [27]),
        .I1(\core/w_next ),
        .O(\e_reg[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[27]_i_20 
       (.I0(\core/p_7_in [30]),
        .I1(\core/p_7_in [25]),
        .I2(\core/p_7_in [12]),
        .O(\e_reg[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[27]_i_21 
       (.I0(\core/p_7_in [29]),
        .I1(\core/p_7_in [24]),
        .I2(\core/p_7_in [11]),
        .O(\e_reg[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[27]_i_23 
       (.I0(\core/p_7_in [28]),
        .I1(\core/p_7_in [23]),
        .I2(\core/p_7_in [10]),
        .O(\e_reg[27]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[27]_i_24 
       (.I0(\core/w_data [22]),
        .I1(\core/h_reg [22]),
        .I2(g0_b22_n_0),
        .O(\e_reg[27]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[27]_i_25 
       (.I0(\core/w_data [21]),
        .I1(\core/h_reg [21]),
        .I2(g0_b21_n_0),
        .O(\e_reg[27]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[27]_i_26 
       (.I0(\core/w_data [20]),
        .I1(\core/h_reg [20]),
        .I2(g0_b20_n_0),
        .O(\e_reg[27]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[27]_i_27 
       (.I0(\core/w_data [19]),
        .I1(\core/h_reg [19]),
        .I2(g0_b19_n_0),
        .O(\e_reg[27]_i_27_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[27]_i_28 
       (.I0(\core/w_data [23]),
        .I1(\core/h_reg [23]),
        .I2(g0_b23_n_0),
        .I3(\e_reg[27]_i_24_n_0 ),
        .O(\e_reg[27]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[27]_i_29 
       (.I0(\core/w_data [22]),
        .I1(\core/h_reg [22]),
        .I2(g0_b22_n_0),
        .I3(\e_reg[27]_i_25_n_0 ),
        .O(\e_reg[27]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[27]_i_3 
       (.I0(\core/p_1_in [26]),
        .I1(\core/w_next ),
        .O(\e_reg[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[27]_i_30 
       (.I0(\core/w_data [21]),
        .I1(\core/h_reg [21]),
        .I2(g0_b21_n_0),
        .I3(\e_reg[27]_i_26_n_0 ),
        .O(\e_reg[27]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[27]_i_31 
       (.I0(\core/w_data [20]),
        .I1(\core/h_reg [20]),
        .I2(g0_b20_n_0),
        .I3(\e_reg[27]_i_27_n_0 ),
        .O(\e_reg[27]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[27]_i_32 
       (.I0(\e_reg_reg[27]_i_36_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[27]_i_37_n_0 ),
        .I3(\core/w_mem_inst/w_new [22]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [22]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[27]_i_33 
       (.I0(\e_reg_reg[27]_i_38_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[27]_i_39_n_0 ),
        .I3(\core/w_mem_inst/w_new [21]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [21]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[27]_i_34 
       (.I0(\e_reg_reg[27]_i_40_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[27]_i_41_n_0 ),
        .I3(\core/w_mem_inst/w_new [20]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [20]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[27]_i_35 
       (.I0(\e_reg_reg[27]_i_42_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[27]_i_43_n_0 ),
        .I3(\core/w_mem_inst/w_new [19]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[27]_i_4 
       (.I0(\core/p_1_in [25]),
        .I1(\core/w_next ),
        .O(\e_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_44 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [22]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [22]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [22]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [22]),
        .O(\e_reg[27]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_45 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [22]),
        .I1(\core/w_mem_inst/p_5_in [5]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [22]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [22]),
        .O(\e_reg[27]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_46 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [22]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [22]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [15]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [22]),
        .O(\e_reg[27]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_47 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [22]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [22]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [22]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [22]),
        .O(\e_reg[27]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_48 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [21]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [21]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [21]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [21]),
        .O(\e_reg[27]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_49 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [21]),
        .I1(\core/w_mem_inst/p_5_in [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [21]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [21]),
        .O(\e_reg[27]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[27]_i_5 
       (.I0(\core/p_1_in [24]),
        .I1(\core/w_next ),
        .O(\e_reg[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_50 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [21]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [21]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [14]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [21]),
        .O(\e_reg[27]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_51 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [21]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [21]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [21]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [21]),
        .O(\e_reg[27]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_52 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [20]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [20]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [20]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [20]),
        .O(\e_reg[27]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_53 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [20]),
        .I1(\core/w_mem_inst/p_5_in [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [20]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [20]),
        .O(\e_reg[27]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_54 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [20]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [20]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [13]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [20]),
        .O(\e_reg[27]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_55 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [20]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [20]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [20]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [20]),
        .O(\e_reg[27]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_56 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [19]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [19]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [19]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [19]),
        .O(\e_reg[27]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_57 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [19]),
        .I1(\core/w_mem_inst/p_5_in [2]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [19]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [19]),
        .O(\e_reg[27]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_58 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [19]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [19]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [12]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [19]),
        .O(\e_reg[27]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[27]_i_59 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [19]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [19]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [19]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [19]),
        .O(\e_reg[27]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[27]_i_6 
       (.I0(\core/p_1_in [27]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[123]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [27]),
        .O(\e_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[27]_i_7 
       (.I0(\core/p_1_in [26]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[122]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [26]),
        .O(\e_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[27]_i_8 
       (.I0(\core/p_1_in [25]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[121]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [25]),
        .O(\e_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[27]_i_9 
       (.I0(\core/p_1_in [24]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[120]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [24]),
        .O(\e_reg[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \e_reg[31]_i_1 
       (.I0(\w_mem[13][31]_i_5_n_0 ),
        .I1(\w_mem[13][31]_i_4_n_0 ),
        .O(\core/a_h_we ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_100 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [24]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [24]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [24]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [24]),
        .O(\e_reg[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_101 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [23]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [23]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [23]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [23]),
        .O(\e_reg[31]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_102 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [23]),
        .I1(\core/w_mem_inst/p_5_in [6]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [23]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [23]),
        .O(\e_reg[31]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_103 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [23]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [23]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [16]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [23]),
        .O(\e_reg[31]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_104 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [23]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [23]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [23]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [23]),
        .O(\e_reg[31]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \e_reg[31]_i_11 
       (.I0(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(mode_reg_reg_rep_n_0),
        .O(\e_reg[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[31]_i_12 
       (.I0(\core/f_reg [29]),
        .I1(\core/p_7_in [23]),
        .I2(\core/g_reg [29]),
        .I3(\e_reg_reg[31]_i_19_n_6 ),
        .I4(\e_reg[31]_i_20_n_0 ),
        .O(\e_reg[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[31]_i_13 
       (.I0(\core/f_reg [28]),
        .I1(\core/p_7_in [22]),
        .I2(\core/g_reg [28]),
        .I3(\e_reg_reg[31]_i_19_n_7 ),
        .I4(\e_reg[31]_i_21_n_0 ),
        .O(\e_reg[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \e_reg[31]_i_14 
       (.I0(\e_reg_reg[31]_i_22_n_4 ),
        .I1(\e_reg[31]_i_23_n_0 ),
        .I2(\core/f_reg [27]),
        .I3(\core/p_7_in [21]),
        .I4(\core/g_reg [27]),
        .O(\e_reg[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \e_reg[31]_i_15 
       (.I0(\e_reg[31]_i_24_n_0 ),
        .I1(\e_reg[31]_i_25_n_0 ),
        .I2(\core/f_reg [31]),
        .I3(\core/p_7_in [25]),
        .I4(\core/g_reg [31]),
        .O(\e_reg[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[31]_i_16 
       (.I0(\e_reg[31]_i_12_n_0 ),
        .I1(\core/f_reg [30]),
        .I2(\core/p_7_in [24]),
        .I3(\core/g_reg [30]),
        .I4(\e_reg_reg[31]_i_19_n_5 ),
        .I5(\e_reg[31]_i_26_n_0 ),
        .O(\e_reg[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[31]_i_17 
       (.I0(\e_reg[31]_i_13_n_0 ),
        .I1(\core/f_reg [29]),
        .I2(\core/p_7_in [23]),
        .I3(\core/g_reg [29]),
        .I4(\e_reg_reg[31]_i_19_n_6 ),
        .I5(\e_reg[31]_i_20_n_0 ),
        .O(\e_reg[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[31]_i_18 
       (.I0(\e_reg[31]_i_14_n_0 ),
        .I1(\core/f_reg [28]),
        .I2(\core/p_7_in [22]),
        .I3(\core/g_reg [28]),
        .I4(\e_reg_reg[31]_i_19_n_7 ),
        .I5(\e_reg[31]_i_21_n_0 ),
        .O(\e_reg[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[31]_i_20 
       (.I0(\core/p_7_in [29]),
        .I1(\core/p_7_in [16]),
        .I2(\core/p_7_in [2]),
        .O(\e_reg[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[31]_i_21 
       (.I0(\core/p_7_in [28]),
        .I1(\core/p_7_in [15]),
        .I2(\core/p_7_in [1]),
        .O(\e_reg[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[31]_i_23 
       (.I0(\core/p_7_in [27]),
        .I1(\core/p_7_in [14]),
        .I2(\core/p_7_in [0]),
        .O(\e_reg[31]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[31]_i_24 
       (.I0(\core/f_reg [30]),
        .I1(\core/p_7_in [24]),
        .I2(\core/g_reg [30]),
        .I3(\e_reg_reg[31]_i_19_n_5 ),
        .I4(\e_reg[31]_i_26_n_0 ),
        .O(\e_reg[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_25 
       (.I0(\e_reg_reg[31]_i_19_n_4 ),
        .I1(\core/p_7_in [18]),
        .I2(\core/p_7_in [4]),
        .I3(\core/p_7_in [31]),
        .O(\e_reg[31]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[31]_i_26 
       (.I0(\core/p_7_in [30]),
        .I1(\core/p_7_in [17]),
        .I2(\core/p_7_in [3]),
        .O(\e_reg[31]_i_26_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_27 
       (.I0(\core/w_data [29]),
        .I1(\core/h_reg [29]),
        .I2(g0_b29_n_0),
        .O(\e_reg[31]_i_27_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_28 
       (.I0(\core/w_data [28]),
        .I1(\core/h_reg [28]),
        .I2(g0_b28_n_0),
        .O(\e_reg[31]_i_28_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_29 
       (.I0(\core/w_data [27]),
        .I1(\core/h_reg [27]),
        .I2(g0_b27_n_0),
        .O(\e_reg[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[31]_i_3 
       (.I0(\core/p_1_in [30]),
        .I1(\core/w_next ),
        .O(\e_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \e_reg[31]_i_30 
       (.I0(g0_b30_n_0),
        .I1(\core/h_reg [30]),
        .I2(\core/w_data [30]),
        .I3(\core/w_data [31]),
        .I4(g0_b31_n_0),
        .I5(\core/h_reg [31]),
        .O(\e_reg[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_31 
       (.I0(\e_reg[31]_i_27_n_0 ),
        .I1(\core/w_data [30]),
        .I2(g0_b30_n_0),
        .I3(\core/h_reg [30]),
        .O(\e_reg[31]_i_31_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_32 
       (.I0(\core/w_data [29]),
        .I1(\core/h_reg [29]),
        .I2(g0_b29_n_0),
        .I3(\e_reg[31]_i_28_n_0 ),
        .O(\e_reg[31]_i_32_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_33 
       (.I0(\core/w_data [28]),
        .I1(\core/h_reg [28]),
        .I2(g0_b28_n_0),
        .I3(\e_reg[31]_i_29_n_0 ),
        .O(\e_reg[31]_i_33_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_34 
       (.I0(\core/w_data [26]),
        .I1(\core/h_reg [26]),
        .I2(g0_b26_n_0),
        .O(\e_reg[31]_i_34_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_35 
       (.I0(\core/w_data [25]),
        .I1(\core/h_reg [25]),
        .I2(g0_b25_n_0),
        .O(\e_reg[31]_i_35_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_36 
       (.I0(\core/w_data [24]),
        .I1(\core/h_reg [24]),
        .I2(g0_b24_n_0),
        .O(\e_reg[31]_i_36_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[31]_i_37 
       (.I0(\core/w_data [23]),
        .I1(\core/h_reg [23]),
        .I2(g0_b23_n_0),
        .O(\e_reg[31]_i_37_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_38 
       (.I0(\core/w_data [27]),
        .I1(\core/h_reg [27]),
        .I2(g0_b27_n_0),
        .I3(\e_reg[31]_i_34_n_0 ),
        .O(\e_reg[31]_i_38_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_39 
       (.I0(\core/w_data [26]),
        .I1(\core/h_reg [26]),
        .I2(g0_b26_n_0),
        .I3(\e_reg[31]_i_35_n_0 ),
        .O(\e_reg[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[31]_i_4 
       (.I0(\core/p_1_in [29]),
        .I1(\core/w_next ),
        .O(\e_reg[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_40 
       (.I0(\core/w_data [25]),
        .I1(\core/h_reg [25]),
        .I2(g0_b25_n_0),
        .I3(\e_reg[31]_i_36_n_0 ),
        .O(\e_reg[31]_i_40_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[31]_i_41 
       (.I0(\core/w_data [24]),
        .I1(\core/h_reg [24]),
        .I2(g0_b24_n_0),
        .I3(\e_reg[31]_i_37_n_0 ),
        .O(\e_reg[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_42 
       (.I0(\e_reg_reg[31]_i_51_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_52_n_0 ),
        .I3(\core/w_mem_inst/w_new [29]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [29]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_43 
       (.I0(\e_reg_reg[31]_i_53_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_54_n_0 ),
        .I3(\core/w_mem_inst/w_new [28]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [28]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_44 
       (.I0(\e_reg_reg[31]_i_55_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_56_n_0 ),
        .I3(\core/w_mem_inst/w_new [27]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [27]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_45 
       (.I0(\e_reg_reg[31]_i_57_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_58_n_0 ),
        .I3(\core/w_mem_inst/w_new [30]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [30]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_46 
       (.I0(\e_reg_reg[31]_i_59_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_60_n_0 ),
        .I3(\core/w_mem_inst/w_new [31]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .O(\core/w_data [31]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_47 
       (.I0(\e_reg_reg[31]_i_61_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_62_n_0 ),
        .I3(\core/w_mem_inst/w_new [26]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [26]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_48 
       (.I0(\e_reg_reg[31]_i_63_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_64_n_0 ),
        .I3(\core/w_mem_inst/w_new [25]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [25]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_49 
       (.I0(\e_reg_reg[31]_i_65_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_66_n_0 ),
        .I3(\core/w_mem_inst/w_new [24]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [24]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[31]_i_5 
       (.I0(\core/p_1_in [28]),
        .I1(\core/w_next ),
        .O(\e_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[31]_i_50 
       (.I0(\e_reg_reg[31]_i_67_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[31]_i_68_n_0 ),
        .I3(\core/w_mem_inst/w_new [23]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [23]));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[31]_i_6 
       (.I0(\core/p_1_in [31]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[127]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [31]),
        .O(\e_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_69 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [29]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [29]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [29]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [29]),
        .O(\e_reg[31]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[31]_i_7 
       (.I0(\core/p_1_in [30]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[126]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [30]),
        .O(\e_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_70 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [29]),
        .I1(\core/w_mem_inst/p_5_in [12]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [29]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [29]),
        .O(\e_reg[31]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_71 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [29]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [29]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [22]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [29]),
        .O(\e_reg[31]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_72 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [29]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [29]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [29]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [29]),
        .O(\e_reg[31]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_73 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [28]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [28]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [28]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [28]),
        .O(\e_reg[31]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_74 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [28]),
        .I1(\core/w_mem_inst/p_5_in [11]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [28]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [28]),
        .O(\e_reg[31]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_75 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [28]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [28]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [21]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [28]),
        .O(\e_reg[31]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_76 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [28]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [28]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [28]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [28]),
        .O(\e_reg[31]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_77 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [27]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [27]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [27]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [27]),
        .O(\e_reg[31]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_78 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [27]),
        .I1(\core/w_mem_inst/p_5_in [10]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [27]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [27]),
        .O(\e_reg[31]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_79 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [27]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [27]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [20]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [27]),
        .O(\e_reg[31]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[31]_i_8 
       (.I0(\core/p_1_in [29]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[125]),
        .I3(\e_reg[31]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [29]),
        .O(\e_reg[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_80 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [27]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [27]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [27]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [27]),
        .O(\e_reg[31]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_81 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [30]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [30]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [30]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [30]),
        .O(\e_reg[31]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_82 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [30]),
        .I1(\core/w_mem_inst/p_5_in [13]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [30]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [30]),
        .O(\e_reg[31]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_83 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [30]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [30]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [23]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [30]),
        .O(\e_reg[31]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_84 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [30]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [30]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [30]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [30]),
        .O(\e_reg[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_85 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [31]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [31]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [31]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [31]),
        .O(\e_reg[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_86 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [31]),
        .I1(\core/w_mem_inst/p_5_in [14]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [31]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [31]),
        .O(\e_reg[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_87 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [31]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [31]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [24]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [31]),
        .O(\e_reg[31]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_88 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [31]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [31]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [31]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [31]),
        .O(\e_reg[31]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_89 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [26]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [26]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [26]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [26]),
        .O(\e_reg[31]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[31]_i_9 
       (.I0(\core/p_1_in [28]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[124]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [28]),
        .O(\e_reg[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_90 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [26]),
        .I1(\core/w_mem_inst/p_5_in [9]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [26]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [26]),
        .O(\e_reg[31]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_91 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [26]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [26]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [19]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [26]),
        .O(\e_reg[31]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_92 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [26]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [26]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [26]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [26]),
        .O(\e_reg[31]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_93 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [25]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [25]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [25]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [25]),
        .O(\e_reg[31]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_94 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [25]),
        .I1(\core/w_mem_inst/p_5_in [8]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [25]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [25]),
        .O(\e_reg[31]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_95 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [25]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [25]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [18]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [25]),
        .O(\e_reg[31]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_96 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [25]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [25]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [25]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [25]),
        .O(\e_reg[31]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_97 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [24]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [24]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [24]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [24]),
        .O(\e_reg[31]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_98 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [24]),
        .I1(\core/w_mem_inst/p_5_in [7]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [24]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [24]),
        .O(\e_reg[31]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[31]_i_99 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [24]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [24]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [17]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [24]),
        .O(\e_reg[31]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[3]_i_11 
       (.I0(\core/f_reg [2]),
        .I1(\core/p_7_in [28]),
        .I2(\core/g_reg [2]),
        .I3(\e_reg_reg[7]_i_22_n_5 ),
        .I4(\e_reg[3]_i_18_n_0 ),
        .O(\e_reg[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[3]_i_12 
       (.I0(\core/f_reg [1]),
        .I1(\core/p_7_in [27]),
        .I2(\core/g_reg [1]),
        .I3(\e_reg_reg[7]_i_22_n_6 ),
        .I4(\e_reg[3]_i_19_n_0 ),
        .O(\e_reg[3]_i_12_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[3]_i_13 
       (.I0(\core/f_reg [0]),
        .I1(\core/p_7_in [26]),
        .I2(\core/g_reg [0]),
        .I3(\e_reg_reg[7]_i_22_n_7 ),
        .I4(\e_reg[3]_i_20_n_0 ),
        .O(\e_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[3]_i_14 
       (.I0(\e_reg[3]_i_11_n_0 ),
        .I1(\core/f_reg [3]),
        .I2(\core/p_7_in [29]),
        .I3(\core/g_reg [3]),
        .I4(\e_reg_reg[7]_i_22_n_4 ),
        .I5(\e_reg[7]_i_23_n_0 ),
        .O(\e_reg[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[3]_i_15 
       (.I0(\e_reg[3]_i_12_n_0 ),
        .I1(\core/f_reg [2]),
        .I2(\core/p_7_in [28]),
        .I3(\core/g_reg [2]),
        .I4(\e_reg_reg[7]_i_22_n_5 ),
        .I5(\e_reg[3]_i_18_n_0 ),
        .O(\e_reg[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[3]_i_16 
       (.I0(\e_reg[3]_i_13_n_0 ),
        .I1(\core/f_reg [1]),
        .I2(\core/p_7_in [27]),
        .I3(\core/g_reg [1]),
        .I4(\e_reg_reg[7]_i_22_n_6 ),
        .I5(\e_reg[3]_i_19_n_0 ),
        .O(\e_reg[3]_i_16_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'hB84747B8)) 
    \e_reg[3]_i_17 
       (.I0(\core/f_reg [0]),
        .I1(\core/p_7_in [26]),
        .I2(\core/g_reg [0]),
        .I3(\e_reg_reg[7]_i_22_n_7 ),
        .I4(\e_reg[3]_i_20_n_0 ),
        .O(\e_reg[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[3]_i_18 
       (.I0(\core/p_7_in [2]),
        .I1(\core/p_7_in [21]),
        .I2(\core/p_7_in [7]),
        .O(\e_reg[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[3]_i_19 
       (.I0(\core/p_7_in [1]),
        .I1(\core/p_7_in [20]),
        .I2(\core/p_7_in [6]),
        .O(\e_reg[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[3]_i_2 
       (.I0(\core/p_1_in [3]),
        .I1(\core/w_next ),
        .O(\e_reg[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[3]_i_20 
       (.I0(\core/p_7_in [0]),
        .I1(\core/p_7_in [19]),
        .I2(\core/p_7_in [5]),
        .O(\e_reg[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[3]_i_3 
       (.I0(\core/p_1_in [2]),
        .I1(\core/w_next ),
        .O(\e_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[3]_i_4 
       (.I0(\core/p_1_in [1]),
        .I1(\core/w_next ),
        .O(\e_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[3]_i_5 
       (.I0(\core/p_1_in [0]),
        .I1(\core/w_next ),
        .O(\e_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[3]_i_6 
       (.I0(\core/p_1_in [3]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[99]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [3]),
        .O(\e_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[3]_i_7 
       (.I0(\core/p_1_in [2]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[98]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [2]),
        .O(\e_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[3]_i_8 
       (.I0(\core/p_1_in [1]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[97]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [1]),
        .O(\e_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[3]_i_9 
       (.I0(\core/p_1_in [0]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[96]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\core/w_next ),
        .I5(\core/d_reg [0]),
        .O(\e_reg[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[7]_i_11 
       (.I0(\core/f_reg [6]),
        .I1(\core/p_7_in [0]),
        .I2(\core/g_reg [6]),
        .I3(\e_reg_reg[11]_i_22_n_5 ),
        .I4(\e_reg[7]_i_19_n_0 ),
        .O(\e_reg[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[7]_i_12 
       (.I0(\core/f_reg [5]),
        .I1(\core/p_7_in [31]),
        .I2(\core/g_reg [5]),
        .I3(\e_reg_reg[11]_i_22_n_6 ),
        .I4(\e_reg[7]_i_20_n_0 ),
        .O(\e_reg[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[7]_i_13 
       (.I0(\core/f_reg [4]),
        .I1(\core/p_7_in [30]),
        .I2(\core/g_reg [4]),
        .I3(\e_reg_reg[11]_i_22_n_7 ),
        .I4(\e_reg[7]_i_21_n_0 ),
        .O(\e_reg[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFB8B800)) 
    \e_reg[7]_i_14 
       (.I0(\core/f_reg [3]),
        .I1(\core/p_7_in [29]),
        .I2(\core/g_reg [3]),
        .I3(\e_reg_reg[7]_i_22_n_4 ),
        .I4(\e_reg[7]_i_23_n_0 ),
        .O(\e_reg[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[7]_i_15 
       (.I0(\e_reg[7]_i_11_n_0 ),
        .I1(\core/f_reg [7]),
        .I2(\core/p_7_in [1]),
        .I3(\core/g_reg [7]),
        .I4(\e_reg_reg[11]_i_22_n_4 ),
        .I5(\e_reg[11]_i_23_n_0 ),
        .O(\e_reg[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[7]_i_16 
       (.I0(\e_reg[7]_i_12_n_0 ),
        .I1(\core/f_reg [6]),
        .I2(\core/p_7_in [0]),
        .I3(\core/g_reg [6]),
        .I4(\e_reg_reg[11]_i_22_n_5 ),
        .I5(\e_reg[7]_i_19_n_0 ),
        .O(\e_reg[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[7]_i_17 
       (.I0(\e_reg[7]_i_13_n_0 ),
        .I1(\core/f_reg [5]),
        .I2(\core/p_7_in [31]),
        .I3(\core/g_reg [5]),
        .I4(\e_reg_reg[11]_i_22_n_6 ),
        .I5(\e_reg[7]_i_20_n_0 ),
        .O(\e_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \e_reg[7]_i_18 
       (.I0(\e_reg[7]_i_14_n_0 ),
        .I1(\core/f_reg [4]),
        .I2(\core/p_7_in [30]),
        .I3(\core/g_reg [4]),
        .I4(\e_reg_reg[11]_i_22_n_7 ),
        .I5(\e_reg[7]_i_21_n_0 ),
        .O(\e_reg[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[7]_i_19 
       (.I0(\core/p_7_in [6]),
        .I1(\core/p_7_in [25]),
        .I2(\core/p_7_in [11]),
        .O(\e_reg[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[7]_i_2 
       (.I0(\core/p_1_in [7]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[7]_i_20 
       (.I0(\core/p_7_in [5]),
        .I1(\core/p_7_in [24]),
        .I2(\core/p_7_in [10]),
        .O(\e_reg[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[7]_i_21 
       (.I0(\core/p_7_in [4]),
        .I1(\core/p_7_in [23]),
        .I2(\core/p_7_in [9]),
        .O(\e_reg[7]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[7]_i_23 
       (.I0(\core/p_7_in [3]),
        .I1(\core/p_7_in [22]),
        .I2(\core/p_7_in [8]),
        .O(\e_reg[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[7]_i_24 
       (.I0(\core/w_data [2]),
        .I1(\core/h_reg [2]),
        .I2(g0_b2_n_0),
        .O(\e_reg[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[7]_i_25 
       (.I0(\core/w_data [1]),
        .I1(\core/h_reg [1]),
        .I2(g0_b1_n_0),
        .O(\e_reg[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \e_reg[7]_i_26 
       (.I0(\core/h_reg [0]),
        .I1(\core/w_data [0]),
        .I2(g0_b0_n_0),
        .O(\e_reg[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[7]_i_27 
       (.I0(\core/w_data [3]),
        .I1(\core/h_reg [3]),
        .I2(g0_b3_n_0),
        .I3(\e_reg[7]_i_24_n_0 ),
        .O(\e_reg[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[7]_i_28 
       (.I0(\core/w_data [2]),
        .I1(\core/h_reg [2]),
        .I2(g0_b2_n_0),
        .I3(\e_reg[7]_i_25_n_0 ),
        .O(\e_reg[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \e_reg[7]_i_29 
       (.I0(\core/w_data [1]),
        .I1(\core/h_reg [1]),
        .I2(g0_b1_n_0),
        .I3(\e_reg[7]_i_26_n_0 ),
        .O(\e_reg[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[7]_i_3 
       (.I0(\core/p_1_in [6]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \e_reg[7]_i_30 
       (.I0(\core/h_reg [0]),
        .I1(\core/w_data [0]),
        .I2(g0_b0_n_0),
        .O(\e_reg[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[7]_i_31 
       (.I0(\e_reg_reg[7]_i_34_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[7]_i_35_n_0 ),
        .I3(\core/w_mem_inst/w_new [2]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [2]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[7]_i_32 
       (.I0(\e_reg_reg[7]_i_36_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[7]_i_37_n_0 ),
        .I3(\core/w_mem_inst/w_new [1]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [1]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \e_reg[7]_i_33 
       (.I0(\e_reg_reg[7]_i_38_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\e_reg_reg[7]_i_39_n_0 ),
        .I3(\core/w_mem_inst/w_new [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I5(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .O(\core/w_data [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[7]_i_4 
       (.I0(\core/p_1_in [5]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_40 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [2]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [2]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [2]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [2]),
        .O(\e_reg[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_41 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [2]),
        .I1(\core/w_mem_inst/p_5_in [17]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [2]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [2]),
        .O(\e_reg[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_42 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [2]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [2]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [27]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [2]),
        .O(\e_reg[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_43 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [2]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [2]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [2]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [2]),
        .O(\e_reg[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_44 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [1]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [1]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [1]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [1]),
        .O(\e_reg[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_45 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [1]),
        .I1(\core/w_mem_inst/p_5_in [16]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [1]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [1]),
        .O(\e_reg[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_46 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [1]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [1]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [26]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [1]),
        .O(\e_reg[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_47 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [1]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [1]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [1]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [1]),
        .O(\e_reg[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_48 
       (.I0(\core/w_mem_inst/w_mem_reg[11] [0]),
        .I1(\core/w_mem_inst/w_mem_reg[10] [0]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[9] [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[8] [0]),
        .O(\e_reg[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_49 
       (.I0(\core/w_mem_inst/w_mem_reg[15] [0]),
        .I1(\core/w_mem_inst/p_5_in [15]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[13] [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[12] [0]),
        .O(\e_reg[7]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \e_reg[7]_i_5 
       (.I0(\core/p_1_in [4]),
        .I1(\a_reg[7]_i_2_n_0 ),
        .O(\e_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_50 
       (.I0(\core/w_mem_inst/w_mem_reg[3] [0]),
        .I1(\core/w_mem_inst/w_mem_reg[2] [0]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/p_2_in [25]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [0]),
        .O(\e_reg[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \e_reg[7]_i_51 
       (.I0(\core/w_mem_inst/w_mem_reg[7] [0]),
        .I1(\core/w_mem_inst/w_mem_reg[6] [0]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_mem_reg[5] [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I5(\core/w_mem_inst/w_mem_reg[4] [0]),
        .O(\e_reg[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h55553000AAAA3000)) 
    \e_reg[7]_i_6 
       (.I0(\core/p_1_in [7]),
        .I1(p_1_in[0]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(core_digest[103]),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [7]),
        .O(\e_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[7]_i_7 
       (.I0(\core/p_1_in [6]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[102]),
        .I3(\e_reg[19]_i_11_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [6]),
        .O(\e_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[7]_i_8 
       (.I0(\core/p_1_in [5]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[101]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [5]),
        .O(\e_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC00AAAAFC00)) 
    \e_reg[7]_i_9 
       (.I0(\core/p_1_in [4]),
        .I1(\f_reg[31]_i_3_n_0 ),
        .I2(core_digest[100]),
        .I3(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I4(\a_reg[7]_i_2_n_0 ),
        .I5(\core/d_reg [4]),
        .O(\e_reg[7]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[11]_i_1 
       (.CI(\e_reg_reg[7]_i_1_n_0 ),
        .CO({\e_reg_reg[11]_i_1_n_0 ,\NLW_e_reg_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[11]_i_2_n_0 ,\e_reg[11]_i_3_n_0 ,\e_reg[11]_i_4_n_0 ,\e_reg[11]_i_5_n_0 }),
        .O({\e_reg_reg[11]_i_1_n_4 ,\e_reg_reg[11]_i_1_n_5 ,\e_reg_reg[11]_i_1_n_6 ,\e_reg_reg[11]_i_1_n_7 }),
        .S({\e_reg[11]_i_6_n_0 ,\e_reg[11]_i_7_n_0 ,\e_reg[11]_i_8_n_0 ,\e_reg[11]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[11]_i_10 
       (.CI(\e_reg_reg[7]_i_10_n_0 ),
        .CO({\e_reg_reg[11]_i_10_n_0 ,\NLW_e_reg_reg[11]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[11]_i_11_n_0 ,\e_reg[11]_i_12_n_0 ,\e_reg[11]_i_13_n_0 ,\e_reg[11]_i_14_n_0 }),
        .O(\core/p_1_in [11:8]),
        .S({\e_reg[11]_i_15_n_0 ,\e_reg[11]_i_16_n_0 ,\e_reg[11]_i_17_n_0 ,\e_reg[11]_i_18_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[11]_i_22 
       (.CI(\e_reg_reg[7]_i_22_n_0 ),
        .CO({\e_reg_reg[11]_i_22_n_0 ,\NLW_e_reg_reg[11]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[11]_i_24_n_0 ,\e_reg[11]_i_25_n_0 ,\e_reg[11]_i_26_n_0 ,\e_reg[11]_i_27_n_0 }),
        .O({\e_reg_reg[11]_i_22_n_4 ,\e_reg_reg[11]_i_22_n_5 ,\e_reg_reg[11]_i_22_n_6 ,\e_reg_reg[11]_i_22_n_7 }),
        .S({\e_reg[11]_i_28_n_0 ,\e_reg[11]_i_29_n_0 ,\e_reg[11]_i_30_n_0 ,\e_reg[11]_i_31_n_0 }));
  MUXF7 \e_reg_reg[11]_i_36 
       (.I0(\e_reg[11]_i_44_n_0 ),
        .I1(\e_reg[11]_i_45_n_0 ),
        .O(\e_reg_reg[11]_i_36_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_37 
       (.I0(\e_reg[11]_i_46_n_0 ),
        .I1(\e_reg[11]_i_47_n_0 ),
        .O(\e_reg_reg[11]_i_37_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_38 
       (.I0(\e_reg[11]_i_48_n_0 ),
        .I1(\e_reg[11]_i_49_n_0 ),
        .O(\e_reg_reg[11]_i_38_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_39 
       (.I0(\e_reg[11]_i_50_n_0 ),
        .I1(\e_reg[11]_i_51_n_0 ),
        .O(\e_reg_reg[11]_i_39_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_40 
       (.I0(\e_reg[11]_i_52_n_0 ),
        .I1(\e_reg[11]_i_53_n_0 ),
        .O(\e_reg_reg[11]_i_40_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_41 
       (.I0(\e_reg[11]_i_54_n_0 ),
        .I1(\e_reg[11]_i_55_n_0 ),
        .O(\e_reg_reg[11]_i_41_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_42 
       (.I0(\e_reg[11]_i_56_n_0 ),
        .I1(\e_reg[11]_i_57_n_0 ),
        .O(\e_reg_reg[11]_i_42_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[11]_i_43 
       (.I0(\e_reg[11]_i_58_n_0 ),
        .I1(\e_reg[11]_i_59_n_0 ),
        .O(\e_reg_reg[11]_i_43_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[15]_i_1 
       (.CI(\e_reg_reg[11]_i_1_n_0 ),
        .CO({\e_reg_reg[15]_i_1_n_0 ,\NLW_e_reg_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[15]_i_2_n_0 ,\e_reg[15]_i_3_n_0 ,\e_reg[15]_i_4_n_0 ,\e_reg[15]_i_5_n_0 }),
        .O({\e_reg_reg[15]_i_1_n_4 ,\e_reg_reg[15]_i_1_n_5 ,\e_reg_reg[15]_i_1_n_6 ,\e_reg_reg[15]_i_1_n_7 }),
        .S({\e_reg[15]_i_6_n_0 ,\e_reg[15]_i_7_n_0 ,\e_reg[15]_i_8_n_0 ,\e_reg[15]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[15]_i_10 
       (.CI(\e_reg_reg[11]_i_10_n_0 ),
        .CO({\e_reg_reg[15]_i_10_n_0 ,\NLW_e_reg_reg[15]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[15]_i_11_n_0 ,\e_reg[15]_i_12_n_0 ,\e_reg[15]_i_13_n_0 ,\e_reg[15]_i_14_n_0 }),
        .O(\core/p_1_in [15:12]),
        .S({\e_reg[15]_i_15_n_0 ,\e_reg[15]_i_16_n_0 ,\e_reg[15]_i_17_n_0 ,\e_reg[15]_i_18_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[15]_i_22 
       (.CI(\e_reg_reg[11]_i_22_n_0 ),
        .CO({\e_reg_reg[15]_i_22_n_0 ,\NLW_e_reg_reg[15]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[15]_i_24_n_0 ,\e_reg[15]_i_25_n_0 ,\e_reg[15]_i_26_n_0 ,\e_reg[15]_i_27_n_0 }),
        .O({\e_reg_reg[15]_i_22_n_4 ,\e_reg_reg[15]_i_22_n_5 ,\e_reg_reg[15]_i_22_n_6 ,\e_reg_reg[15]_i_22_n_7 }),
        .S({\e_reg[15]_i_28_n_0 ,\e_reg[15]_i_29_n_0 ,\e_reg[15]_i_30_n_0 ,\e_reg[15]_i_31_n_0 }));
  MUXF7 \e_reg_reg[15]_i_36 
       (.I0(\e_reg[15]_i_44_n_0 ),
        .I1(\e_reg[15]_i_45_n_0 ),
        .O(\e_reg_reg[15]_i_36_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_37 
       (.I0(\e_reg[15]_i_46_n_0 ),
        .I1(\e_reg[15]_i_47_n_0 ),
        .O(\e_reg_reg[15]_i_37_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_38 
       (.I0(\e_reg[15]_i_48_n_0 ),
        .I1(\e_reg[15]_i_49_n_0 ),
        .O(\e_reg_reg[15]_i_38_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_39 
       (.I0(\e_reg[15]_i_50_n_0 ),
        .I1(\e_reg[15]_i_51_n_0 ),
        .O(\e_reg_reg[15]_i_39_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_40 
       (.I0(\e_reg[15]_i_52_n_0 ),
        .I1(\e_reg[15]_i_53_n_0 ),
        .O(\e_reg_reg[15]_i_40_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_41 
       (.I0(\e_reg[15]_i_54_n_0 ),
        .I1(\e_reg[15]_i_55_n_0 ),
        .O(\e_reg_reg[15]_i_41_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_42 
       (.I0(\e_reg[15]_i_56_n_0 ),
        .I1(\e_reg[15]_i_57_n_0 ),
        .O(\e_reg_reg[15]_i_42_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[15]_i_43 
       (.I0(\e_reg[15]_i_58_n_0 ),
        .I1(\e_reg[15]_i_59_n_0 ),
        .O(\e_reg_reg[15]_i_43_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[19]_i_1 
       (.CI(\e_reg_reg[15]_i_1_n_0 ),
        .CO({\e_reg_reg[19]_i_1_n_0 ,\NLW_e_reg_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[19]_i_2_n_0 ,\e_reg[19]_i_3_n_0 ,\e_reg[19]_i_4_n_0 ,\e_reg[19]_i_5_n_0 }),
        .O({\e_reg_reg[19]_i_1_n_4 ,\e_reg_reg[19]_i_1_n_5 ,\e_reg_reg[19]_i_1_n_6 ,\e_reg_reg[19]_i_1_n_7 }),
        .S({\e_reg[19]_i_6_n_0 ,\e_reg[19]_i_7_n_0 ,\e_reg[19]_i_8_n_0 ,\e_reg[19]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[19]_i_10 
       (.CI(\e_reg_reg[15]_i_10_n_0 ),
        .CO({\e_reg_reg[19]_i_10_n_0 ,\NLW_e_reg_reg[19]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[19]_i_12_n_0 ,\e_reg[19]_i_13_n_0 ,\e_reg[19]_i_14_n_0 ,\e_reg[19]_i_15_n_0 }),
        .O(\core/p_1_in [19:16]),
        .S({\e_reg[19]_i_16_n_0 ,\e_reg[19]_i_17_n_0 ,\e_reg[19]_i_18_n_0 ,\e_reg[19]_i_19_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[19]_i_23 
       (.CI(\e_reg_reg[15]_i_22_n_0 ),
        .CO({\e_reg_reg[19]_i_23_n_0 ,\NLW_e_reg_reg[19]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[19]_i_25_n_0 ,\e_reg[19]_i_26_n_0 ,\e_reg[19]_i_27_n_0 ,\e_reg[19]_i_28_n_0 }),
        .O({\e_reg_reg[19]_i_23_n_4 ,\e_reg_reg[19]_i_23_n_5 ,\e_reg_reg[19]_i_23_n_6 ,\e_reg_reg[19]_i_23_n_7 }),
        .S({\e_reg[19]_i_29_n_0 ,\e_reg[19]_i_30_n_0 ,\e_reg[19]_i_31_n_0 ,\e_reg[19]_i_32_n_0 }));
  MUXF7 \e_reg_reg[19]_i_37 
       (.I0(\e_reg[19]_i_45_n_0 ),
        .I1(\e_reg[19]_i_46_n_0 ),
        .O(\e_reg_reg[19]_i_37_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_38 
       (.I0(\e_reg[19]_i_47_n_0 ),
        .I1(\e_reg[19]_i_48_n_0 ),
        .O(\e_reg_reg[19]_i_38_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_39 
       (.I0(\e_reg[19]_i_49_n_0 ),
        .I1(\e_reg[19]_i_50_n_0 ),
        .O(\e_reg_reg[19]_i_39_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_40 
       (.I0(\e_reg[19]_i_51_n_0 ),
        .I1(\e_reg[19]_i_52_n_0 ),
        .O(\e_reg_reg[19]_i_40_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_41 
       (.I0(\e_reg[19]_i_53_n_0 ),
        .I1(\e_reg[19]_i_54_n_0 ),
        .O(\e_reg_reg[19]_i_41_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_42 
       (.I0(\e_reg[19]_i_55_n_0 ),
        .I1(\e_reg[19]_i_56_n_0 ),
        .O(\e_reg_reg[19]_i_42_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_43 
       (.I0(\e_reg[19]_i_57_n_0 ),
        .I1(\e_reg[19]_i_58_n_0 ),
        .O(\e_reg_reg[19]_i_43_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[19]_i_44 
       (.I0(\e_reg[19]_i_59_n_0 ),
        .I1(\e_reg[19]_i_60_n_0 ),
        .O(\e_reg_reg[19]_i_44_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[23]_i_1 
       (.CI(\e_reg_reg[19]_i_1_n_0 ),
        .CO({\e_reg_reg[23]_i_1_n_0 ,\NLW_e_reg_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[23]_i_2_n_0 ,\e_reg[23]_i_3_n_0 ,\e_reg[23]_i_4_n_0 ,\e_reg[23]_i_5_n_0 }),
        .O({\e_reg_reg[23]_i_1_n_4 ,\e_reg_reg[23]_i_1_n_5 ,\e_reg_reg[23]_i_1_n_6 ,\e_reg_reg[23]_i_1_n_7 }),
        .S({\e_reg[23]_i_6_n_0 ,\e_reg[23]_i_7_n_0 ,\e_reg[23]_i_8_n_0 ,\e_reg[23]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[23]_i_10 
       (.CI(\e_reg_reg[19]_i_10_n_0 ),
        .CO({\e_reg_reg[23]_i_10_n_0 ,\NLW_e_reg_reg[23]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[23]_i_11_n_0 ,\e_reg[23]_i_12_n_0 ,\e_reg[23]_i_13_n_0 ,\e_reg[23]_i_14_n_0 }),
        .O(\core/p_1_in [23:20]),
        .S({\e_reg[23]_i_15_n_0 ,\e_reg[23]_i_16_n_0 ,\e_reg[23]_i_17_n_0 ,\e_reg[23]_i_18_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[23]_i_22 
       (.CI(\e_reg_reg[19]_i_23_n_0 ),
        .CO({\e_reg_reg[23]_i_22_n_0 ,\NLW_e_reg_reg[23]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[23]_i_24_n_0 ,\e_reg[23]_i_25_n_0 ,\e_reg[23]_i_26_n_0 ,\e_reg[23]_i_27_n_0 }),
        .O({\e_reg_reg[23]_i_22_n_4 ,\e_reg_reg[23]_i_22_n_5 ,\e_reg_reg[23]_i_22_n_6 ,\e_reg_reg[23]_i_22_n_7 }),
        .S({\e_reg[23]_i_28_n_0 ,\e_reg[23]_i_29_n_0 ,\e_reg[23]_i_30_n_0 ,\e_reg[23]_i_31_n_0 }));
  MUXF7 \e_reg_reg[23]_i_36 
       (.I0(\e_reg[23]_i_44_n_0 ),
        .I1(\e_reg[23]_i_45_n_0 ),
        .O(\e_reg_reg[23]_i_36_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_37 
       (.I0(\e_reg[23]_i_46_n_0 ),
        .I1(\e_reg[23]_i_47_n_0 ),
        .O(\e_reg_reg[23]_i_37_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_38 
       (.I0(\e_reg[23]_i_48_n_0 ),
        .I1(\e_reg[23]_i_49_n_0 ),
        .O(\e_reg_reg[23]_i_38_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_39 
       (.I0(\e_reg[23]_i_50_n_0 ),
        .I1(\e_reg[23]_i_51_n_0 ),
        .O(\e_reg_reg[23]_i_39_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_40 
       (.I0(\e_reg[23]_i_52_n_0 ),
        .I1(\e_reg[23]_i_53_n_0 ),
        .O(\e_reg_reg[23]_i_40_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_41 
       (.I0(\e_reg[23]_i_54_n_0 ),
        .I1(\e_reg[23]_i_55_n_0 ),
        .O(\e_reg_reg[23]_i_41_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_42 
       (.I0(\e_reg[23]_i_56_n_0 ),
        .I1(\e_reg[23]_i_57_n_0 ),
        .O(\e_reg_reg[23]_i_42_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[23]_i_43 
       (.I0(\e_reg[23]_i_58_n_0 ),
        .I1(\e_reg[23]_i_59_n_0 ),
        .O(\e_reg_reg[23]_i_43_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[27]_i_1 
       (.CI(\e_reg_reg[23]_i_1_n_0 ),
        .CO({\e_reg_reg[27]_i_1_n_0 ,\NLW_e_reg_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[27]_i_2_n_0 ,\e_reg[27]_i_3_n_0 ,\e_reg[27]_i_4_n_0 ,\e_reg[27]_i_5_n_0 }),
        .O({\e_reg_reg[27]_i_1_n_4 ,\e_reg_reg[27]_i_1_n_5 ,\e_reg_reg[27]_i_1_n_6 ,\e_reg_reg[27]_i_1_n_7 }),
        .S({\e_reg[27]_i_6_n_0 ,\e_reg[27]_i_7_n_0 ,\e_reg[27]_i_8_n_0 ,\e_reg[27]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[27]_i_10 
       (.CI(\e_reg_reg[23]_i_10_n_0 ),
        .CO({\e_reg_reg[27]_i_10_n_0 ,\NLW_e_reg_reg[27]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[27]_i_11_n_0 ,\e_reg[27]_i_12_n_0 ,\e_reg[27]_i_13_n_0 ,\e_reg[27]_i_14_n_0 }),
        .O(\core/p_1_in [27:24]),
        .S({\e_reg[27]_i_15_n_0 ,\e_reg[27]_i_16_n_0 ,\e_reg[27]_i_17_n_0 ,\e_reg[27]_i_18_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[27]_i_22 
       (.CI(\e_reg_reg[23]_i_22_n_0 ),
        .CO({\e_reg_reg[27]_i_22_n_0 ,\NLW_e_reg_reg[27]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[27]_i_24_n_0 ,\e_reg[27]_i_25_n_0 ,\e_reg[27]_i_26_n_0 ,\e_reg[27]_i_27_n_0 }),
        .O({\e_reg_reg[27]_i_22_n_4 ,\e_reg_reg[27]_i_22_n_5 ,\e_reg_reg[27]_i_22_n_6 ,\e_reg_reg[27]_i_22_n_7 }),
        .S({\e_reg[27]_i_28_n_0 ,\e_reg[27]_i_29_n_0 ,\e_reg[27]_i_30_n_0 ,\e_reg[27]_i_31_n_0 }));
  MUXF7 \e_reg_reg[27]_i_36 
       (.I0(\e_reg[27]_i_44_n_0 ),
        .I1(\e_reg[27]_i_45_n_0 ),
        .O(\e_reg_reg[27]_i_36_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_37 
       (.I0(\e_reg[27]_i_46_n_0 ),
        .I1(\e_reg[27]_i_47_n_0 ),
        .O(\e_reg_reg[27]_i_37_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_38 
       (.I0(\e_reg[27]_i_48_n_0 ),
        .I1(\e_reg[27]_i_49_n_0 ),
        .O(\e_reg_reg[27]_i_38_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_39 
       (.I0(\e_reg[27]_i_50_n_0 ),
        .I1(\e_reg[27]_i_51_n_0 ),
        .O(\e_reg_reg[27]_i_39_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_40 
       (.I0(\e_reg[27]_i_52_n_0 ),
        .I1(\e_reg[27]_i_53_n_0 ),
        .O(\e_reg_reg[27]_i_40_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_41 
       (.I0(\e_reg[27]_i_54_n_0 ),
        .I1(\e_reg[27]_i_55_n_0 ),
        .O(\e_reg_reg[27]_i_41_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_42 
       (.I0(\e_reg[27]_i_56_n_0 ),
        .I1(\e_reg[27]_i_57_n_0 ),
        .O(\e_reg_reg[27]_i_42_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[27]_i_43 
       (.I0(\e_reg[27]_i_58_n_0 ),
        .I1(\e_reg[27]_i_59_n_0 ),
        .O(\e_reg_reg[27]_i_43_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[31]_i_10 
       (.CI(\e_reg_reg[27]_i_10_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\e_reg[31]_i_12_n_0 ,\e_reg[31]_i_13_n_0 ,\e_reg[31]_i_14_n_0 }),
        .O(\core/p_1_in [31:28]),
        .S({\e_reg[31]_i_15_n_0 ,\e_reg[31]_i_16_n_0 ,\e_reg[31]_i_17_n_0 ,\e_reg[31]_i_18_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[31]_i_19 
       (.CI(\e_reg_reg[31]_i_22_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\e_reg[31]_i_27_n_0 ,\e_reg[31]_i_28_n_0 ,\e_reg[31]_i_29_n_0 }),
        .O({\e_reg_reg[31]_i_19_n_4 ,\e_reg_reg[31]_i_19_n_5 ,\e_reg_reg[31]_i_19_n_6 ,\e_reg_reg[31]_i_19_n_7 }),
        .S({\e_reg[31]_i_30_n_0 ,\e_reg[31]_i_31_n_0 ,\e_reg[31]_i_32_n_0 ,\e_reg[31]_i_33_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[31]_i_2 
       (.CI(\e_reg_reg[27]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\e_reg[31]_i_3_n_0 ,\e_reg[31]_i_4_n_0 ,\e_reg[31]_i_5_n_0 }),
        .O({\e_reg_reg[31]_i_2_n_4 ,\e_reg_reg[31]_i_2_n_5 ,\e_reg_reg[31]_i_2_n_6 ,\e_reg_reg[31]_i_2_n_7 }),
        .S({\e_reg[31]_i_6_n_0 ,\e_reg[31]_i_7_n_0 ,\e_reg[31]_i_8_n_0 ,\e_reg[31]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[31]_i_22 
       (.CI(\e_reg_reg[27]_i_22_n_0 ),
        .CO({\e_reg_reg[31]_i_22_n_0 ,\NLW_e_reg_reg[31]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[31]_i_34_n_0 ,\e_reg[31]_i_35_n_0 ,\e_reg[31]_i_36_n_0 ,\e_reg[31]_i_37_n_0 }),
        .O({\e_reg_reg[31]_i_22_n_4 ,\e_reg_reg[31]_i_22_n_5 ,\e_reg_reg[31]_i_22_n_6 ,\e_reg_reg[31]_i_22_n_7 }),
        .S({\e_reg[31]_i_38_n_0 ,\e_reg[31]_i_39_n_0 ,\e_reg[31]_i_40_n_0 ,\e_reg[31]_i_41_n_0 }));
  MUXF7 \e_reg_reg[31]_i_51 
       (.I0(\e_reg[31]_i_69_n_0 ),
        .I1(\e_reg[31]_i_70_n_0 ),
        .O(\e_reg_reg[31]_i_51_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_52 
       (.I0(\e_reg[31]_i_71_n_0 ),
        .I1(\e_reg[31]_i_72_n_0 ),
        .O(\e_reg_reg[31]_i_52_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_53 
       (.I0(\e_reg[31]_i_73_n_0 ),
        .I1(\e_reg[31]_i_74_n_0 ),
        .O(\e_reg_reg[31]_i_53_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_54 
       (.I0(\e_reg[31]_i_75_n_0 ),
        .I1(\e_reg[31]_i_76_n_0 ),
        .O(\e_reg_reg[31]_i_54_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_55 
       (.I0(\e_reg[31]_i_77_n_0 ),
        .I1(\e_reg[31]_i_78_n_0 ),
        .O(\e_reg_reg[31]_i_55_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_56 
       (.I0(\e_reg[31]_i_79_n_0 ),
        .I1(\e_reg[31]_i_80_n_0 ),
        .O(\e_reg_reg[31]_i_56_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_57 
       (.I0(\e_reg[31]_i_81_n_0 ),
        .I1(\e_reg[31]_i_82_n_0 ),
        .O(\e_reg_reg[31]_i_57_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_58 
       (.I0(\e_reg[31]_i_83_n_0 ),
        .I1(\e_reg[31]_i_84_n_0 ),
        .O(\e_reg_reg[31]_i_58_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_59 
       (.I0(\e_reg[31]_i_85_n_0 ),
        .I1(\e_reg[31]_i_86_n_0 ),
        .O(\e_reg_reg[31]_i_59_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_60 
       (.I0(\e_reg[31]_i_87_n_0 ),
        .I1(\e_reg[31]_i_88_n_0 ),
        .O(\e_reg_reg[31]_i_60_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_61 
       (.I0(\e_reg[31]_i_89_n_0 ),
        .I1(\e_reg[31]_i_90_n_0 ),
        .O(\e_reg_reg[31]_i_61_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_62 
       (.I0(\e_reg[31]_i_91_n_0 ),
        .I1(\e_reg[31]_i_92_n_0 ),
        .O(\e_reg_reg[31]_i_62_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_63 
       (.I0(\e_reg[31]_i_93_n_0 ),
        .I1(\e_reg[31]_i_94_n_0 ),
        .O(\e_reg_reg[31]_i_63_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_64 
       (.I0(\e_reg[31]_i_95_n_0 ),
        .I1(\e_reg[31]_i_96_n_0 ),
        .O(\e_reg_reg[31]_i_64_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_65 
       (.I0(\e_reg[31]_i_97_n_0 ),
        .I1(\e_reg[31]_i_98_n_0 ),
        .O(\e_reg_reg[31]_i_65_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_66 
       (.I0(\e_reg[31]_i_99_n_0 ),
        .I1(\e_reg[31]_i_100_n_0 ),
        .O(\e_reg_reg[31]_i_66_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_67 
       (.I0(\e_reg[31]_i_101_n_0 ),
        .I1(\e_reg[31]_i_102_n_0 ),
        .O(\e_reg_reg[31]_i_67_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[31]_i_68 
       (.I0(\e_reg[31]_i_103_n_0 ),
        .I1(\e_reg[31]_i_104_n_0 ),
        .O(\e_reg_reg[31]_i_68_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\e_reg_reg[3]_i_1_n_0 ,\NLW_e_reg_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[3]_i_2_n_0 ,\e_reg[3]_i_3_n_0 ,\e_reg[3]_i_4_n_0 ,\e_reg[3]_i_5_n_0 }),
        .O({\e_reg_reg[3]_i_1_n_4 ,\e_reg_reg[3]_i_1_n_5 ,\e_reg_reg[3]_i_1_n_6 ,\e_reg_reg[3]_i_1_n_7 }),
        .S({\e_reg[3]_i_6_n_0 ,\e_reg[3]_i_7_n_0 ,\e_reg[3]_i_8_n_0 ,\e_reg[3]_i_9_n_0 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \e_reg_reg[3]_i_10 
       (.CI(\<const0> ),
        .CO({\e_reg_reg[3]_i_10_n_0 ,\NLW_e_reg_reg[3]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[3]_i_11_n_0 ,\e_reg[3]_i_12_n_0 ,\e_reg[3]_i_13_n_0 ,\<const0> }),
        .O(\core/p_1_in [3:0]),
        .S({\e_reg[3]_i_14_n_0 ,\e_reg[3]_i_15_n_0 ,\e_reg[3]_i_16_n_0 ,\e_reg[3]_i_17_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[7]_i_1 
       (.CI(\e_reg_reg[3]_i_1_n_0 ),
        .CO({\e_reg_reg[7]_i_1_n_0 ,\NLW_e_reg_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[7]_i_2_n_0 ,\e_reg[7]_i_3_n_0 ,\e_reg[7]_i_4_n_0 ,\e_reg[7]_i_5_n_0 }),
        .O({\e_reg_reg[7]_i_1_n_4 ,\e_reg_reg[7]_i_1_n_5 ,\e_reg_reg[7]_i_1_n_6 ,\e_reg_reg[7]_i_1_n_7 }),
        .S({\e_reg[7]_i_6_n_0 ,\e_reg[7]_i_7_n_0 ,\e_reg[7]_i_8_n_0 ,\e_reg[7]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \e_reg_reg[7]_i_10 
       (.CI(\e_reg_reg[3]_i_10_n_0 ),
        .CO({\e_reg_reg[7]_i_10_n_0 ,\NLW_e_reg_reg[7]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[7]_i_11_n_0 ,\e_reg[7]_i_12_n_0 ,\e_reg[7]_i_13_n_0 ,\e_reg[7]_i_14_n_0 }),
        .O(\core/p_1_in [7:4]),
        .S({\e_reg[7]_i_15_n_0 ,\e_reg[7]_i_16_n_0 ,\e_reg[7]_i_17_n_0 ,\e_reg[7]_i_18_n_0 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \e_reg_reg[7]_i_22 
       (.CI(\<const0> ),
        .CO({\e_reg_reg[7]_i_22_n_0 ,\NLW_e_reg_reg[7]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\e_reg[7]_i_24_n_0 ,\e_reg[7]_i_25_n_0 ,\e_reg[7]_i_26_n_0 ,\<const0> }),
        .O({\e_reg_reg[7]_i_22_n_4 ,\e_reg_reg[7]_i_22_n_5 ,\e_reg_reg[7]_i_22_n_6 ,\e_reg_reg[7]_i_22_n_7 }),
        .S({\e_reg[7]_i_27_n_0 ,\e_reg[7]_i_28_n_0 ,\e_reg[7]_i_29_n_0 ,\e_reg[7]_i_30_n_0 }));
  MUXF7 \e_reg_reg[7]_i_34 
       (.I0(\e_reg[7]_i_40_n_0 ),
        .I1(\e_reg[7]_i_41_n_0 ),
        .O(\e_reg_reg[7]_i_34_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[7]_i_35 
       (.I0(\e_reg[7]_i_42_n_0 ),
        .I1(\e_reg[7]_i_43_n_0 ),
        .O(\e_reg_reg[7]_i_35_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[7]_i_36 
       (.I0(\e_reg[7]_i_44_n_0 ),
        .I1(\e_reg[7]_i_45_n_0 ),
        .O(\e_reg_reg[7]_i_36_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[7]_i_37 
       (.I0(\e_reg[7]_i_46_n_0 ),
        .I1(\e_reg[7]_i_47_n_0 ),
        .O(\e_reg_reg[7]_i_37_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[7]_i_38 
       (.I0(\e_reg[7]_i_48_n_0 ),
        .I1(\e_reg[7]_i_49_n_0 ),
        .O(\e_reg_reg[7]_i_38_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  MUXF7 \e_reg_reg[7]_i_39 
       (.I0(\e_reg[7]_i_50_n_0 ),
        .I1(\e_reg[7]_i_51_n_0 ),
        .O(\e_reg_reg[7]_i_39_n_0 ),
        .S(\core/w_mem_inst/w_ctr_reg_reg [2]));
  OBUF error_OBUF_inst
       (.I(\<const0> ),
        .O(error));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[64]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [26]),
        .O(\f_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[74]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [4]),
        .O(\f_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[75]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [5]),
        .O(\f_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[12]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[76]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [6]),
        .O(\f_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[13]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[77]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [7]),
        .O(\f_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[78]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [8]),
        .O(\f_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[15]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [9]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[79]),
        .O(\f_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[16]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[80]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [10]),
        .O(\f_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[17]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [11]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[81]),
        .O(\f_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[18]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[82]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [12]),
        .O(\f_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[83]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [13]),
        .O(\f_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[1]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [27]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[65]),
        .O(\f_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[20]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[84]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [14]),
        .O(\f_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[21]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [15]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[85]),
        .O(\f_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[22]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[86]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [16]),
        .O(\f_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[23]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [17]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[87]),
        .O(\f_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[24]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[88]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [18]),
        .O(\f_reg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[25]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[89]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [19]),
        .O(\f_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[26]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [20]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[90]),
        .O(\f_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \f_reg[27]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[91]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/p_7_in [21]),
        .O(\f_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[28]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[92]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [22]),
        .O(\f_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[93]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [23]),
        .O(\f_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[2]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[66]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [28]),
        .O(\f_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888888FFF88888)) 
    \f_reg[30]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [24]),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(core_digest[94]),
        .I4(\core/sha256_ctrl_new [0]),
        .I5(mode_reg_reg_rep_n_0),
        .O(\f_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF888888F888888)) 
    \f_reg[31]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [25]),
        .I2(\f_reg[31]_i_3_n_0 ),
        .I3(core_digest[95]),
        .I4(\core/sha256_ctrl_new [0]),
        .I5(mode_reg_reg_rep_n_0),
        .O(\f_reg[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \f_reg[31]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\f_reg[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \f_reg[31]_i_3 
       (.I0(p_1_in[0]),
        .I1(\core/sha256_ctrl_reg [0]),
        .I2(\core/sha256_ctrl_reg [1]),
        .O(\f_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[3]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[67]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [29]),
        .O(\f_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[4]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[68]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [30]),
        .O(\f_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[5]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [31]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[69]),
        .O(\f_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[6]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [0]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[70]),
        .O(\f_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \f_reg[7]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[71]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [1]),
        .O(\f_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \f_reg[8]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[72]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/p_7_in [2]),
        .O(\f_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \f_reg[9]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/p_7_in [3]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[73]),
        .O(\f_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h62D85BA9FA114ABE)) 
    g0_b0
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'hF3F10A68B9B66C14)) 
    g0_b1
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'h309E628C0E365C83)) 
    g0_b10
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b10_n_0));
  LUT6 #(
    .INIT(64'hB4FA15ED98D51B8D)) 
    g0_b11
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b11_n_0));
  LUT6 #(
    .INIT(64'h940C48102904BAAC)) 
    g0_b12
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b12_n_0));
  LUT6 #(
    .INIT(64'hF6AED396CC59A905)) 
    g0_b13
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b13_n_0));
  LUT6 #(
    .INIT(64'hB6C71B544B039A9E)) 
    g0_b14
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b14_n_0));
  LUT6 #(
    .INIT(64'h5169954022ECA55C)) 
    g0_b15
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b15_n_0));
  LUT6 #(
    .INIT(64'hCB022503AE95876A)) 
    g0_b16
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b16_n_0));
  LUT6 #(
    .INIT(64'h1982D7F36503B353)) 
    g0_b17
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b17_n_0));
  LUT6 #(
    .INIT(64'h1BD34905212A79DA)) 
    g0_b18
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b18_n_0));
  LUT6 #(
    .INIT(64'h55F4EF3EC99BF8C1)) 
    g0_b19
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b19_n_0));
  LUT6 #(
    .INIT(64'h474D60D5AA5EF4CC)) 
    g0_b2
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'hF07A338B0BE3F4FA)) 
    g0_b20
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b20_n_0));
  LUT6 #(
    .INIT(64'hD28B89ADB3F2146A)) 
    g0_b21
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b21_n_0));
  LUT6 #(
    .INIT(64'hEC248CE058B46034)) 
    g0_b22
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b22_n_0));
  LUT6 #(
    .INIT(64'h5F69314170D7F22D)) 
    g0_b23
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b23_n_0));
  LUT6 #(
    .INIT(64'h0055185D2816C8BE)) 
    g0_b24
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b24_n_0));
  LUT6 #(
    .INIT(64'hC0662DAB58A652C1)) 
    g0_b25
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b25_n_0));
  LUT6 #(
    .INIT(64'hED2E6837F8DF0C04)) 
    g0_b26
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b26_n_0));
  LUT6 #(
    .INIT(64'h4AF302060B7641B8)) 
    g0_b27
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b27_n_0));
  LUT6 #(
    .INIT(64'h535BF0A8ADC05B76)) 
    g0_b28
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b28_n_0));
  LUT6 #(
    .INIT(64'h639C43330E9B149E)) 
    g0_b29
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b29_n_0));
  LUT6 #(
    .INIT(64'h3B66126606F82515)) 
    g0_b3
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'h83E07C3C30E3992B)) 
    g0_b30
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b30_n_0));
  LUT6 #(
    .INIT(64'hFC007FC03F03E1CC)) 
    g0_b31
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b31_n_0));
  LUT6 #(
    .INIT(64'hD499943E51C0B5B3)) 
    g0_b4
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'hF398AD669230F468)) 
    g0_b5
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'hF3E48614FFDDB8B4)) 
    g0_b6
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b6_n_0));
  LUT6 #(
    .INIT(64'hF19849A51CEF6DEF)) 
    g0_b7
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b7_n_0));
  LUT6 #(
    .INIT(64'h52854C5EFD4FBE2D)) 
    g0_b8
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b8_n_0));
  LUT6 #(
    .INIT(64'h5BE426315E0243DD)) 
    g0_b9
       (.I0(\core/t_ctr_reg_reg [0]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [2]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/t_ctr_reg_reg [4]),
        .I5(\core/t_ctr_reg_reg [5]),
        .O(g0_b9_n_0));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[32]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [0]),
        .O(\g_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[42]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [10]),
        .O(\g_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[43]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [11]),
        .O(\g_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[12]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[44]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [12]),
        .O(\g_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \g_reg[13]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/f_reg [13]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[45]),
        .O(\g_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[46]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [14]),
        .O(\g_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[15]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[47]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [15]),
        .O(\g_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[16]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[48]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [16]),
        .O(\g_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[17]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[49]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [17]),
        .O(\g_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \g_reg[18]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/f_reg [18]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[50]),
        .O(\g_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[51]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [19]),
        .O(\g_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[1]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[33]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [1]),
        .O(\g_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[20]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[52]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [20]),
        .O(\g_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[21]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[53]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [21]),
        .O(\g_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[22]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[54]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [22]),
        .O(\g_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[23]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[55]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [23]),
        .O(\g_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[24]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[56]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [24]),
        .O(\g_reg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[25]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[57]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [25]),
        .O(\g_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[26]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[58]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [26]),
        .O(\g_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[27]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[59]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [27]),
        .O(\g_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[28]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[60]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [28]),
        .O(\g_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[61]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [29]),
        .O(\g_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[2]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[34]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [2]),
        .O(\g_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[30]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[62]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [30]),
        .O(\g_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \g_reg[31]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/f_reg [31]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[63]),
        .O(\g_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \g_reg[3]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[35]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [3]),
        .O(\g_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \g_reg[4]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/f_reg [4]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[36]),
        .O(\g_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[5]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[37]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [5]),
        .O(\g_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \g_reg[6]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/f_reg [6]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[38]),
        .O(\g_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[7]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[39]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [7]),
        .O(\g_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \g_reg[8]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[40]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/f_reg [8]),
        .O(\g_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \g_reg[9]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[41]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/f_reg [9]),
        .O(\g_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \h_reg[0]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[0]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [0]),
        .O(\h_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[10]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[10]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [10]),
        .O(\h_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[11]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[11]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [11]),
        .O(\h_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \h_reg[12]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/g_reg [12]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[12]),
        .O(\h_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \h_reg[13]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/g_reg [13]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[13]),
        .O(\h_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[14]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[14]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [14]),
        .O(\h_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \h_reg[15]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[15]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [15]),
        .O(\h_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \h_reg[16]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/g_reg [16]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[16]),
        .O(\h_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[17]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[17]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [17]),
        .O(\h_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \h_reg[18]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/g_reg [18]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[18]),
        .O(\h_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[19]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[19]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [19]),
        .O(\h_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \h_reg[1]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/g_reg [1]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[1]),
        .O(\h_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[20]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[20]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [20]),
        .O(\h_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[21]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[21]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [21]),
        .O(\h_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[22]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[22]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [22]),
        .O(\h_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[23]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[23]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [23]),
        .O(\h_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \h_reg[24]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[24]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [24]),
        .O(\h_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[25]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[25]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [25]),
        .O(\h_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[26]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[26]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [26]),
        .O(\h_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[27]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[27]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [27]),
        .O(\h_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[28]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[28]),
        .I2(\FSM_sequential_sha256_ctrl_reg[0]_rep_i_2_n_0 ),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [28]),
        .O(\h_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[29]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[29]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [29]),
        .O(\h_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[2]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[2]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [2]),
        .O(\h_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \h_reg[30]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[30]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [30]),
        .O(\h_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[31]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[31]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(mode_reg_reg_rep_n_0),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [31]),
        .O(\h_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \h_reg[3]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[3]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [3]),
        .O(\h_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE040E040E040)) 
    \h_reg[4]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[4]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [4]),
        .O(\h_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[5]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[5]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [5]),
        .O(\h_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \h_reg[6]_i_1 
       (.I0(\f_reg[31]_i_2_n_0 ),
        .I1(\core/g_reg [6]),
        .I2(p_1_in[0]),
        .I3(\core/sha256_ctrl_new [0]),
        .I4(core_digest[6]),
        .O(\h_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[7]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[7]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [7]),
        .O(\h_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \h_reg[8]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[8]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(\f_reg[31]_i_2_n_0 ),
        .I4(\core/g_reg [8]),
        .O(\h_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF40E040E040E0)) 
    \h_reg[9]_i_1 
       (.I0(\f_reg[31]_i_3_n_0 ),
        .I1(core_digest[9]),
        .I2(\core/sha256_ctrl_new [0]),
        .I3(p_1_in[2]),
        .I4(\f_reg[31]_i_2_n_0 ),
        .I5(\core/g_reg [9]),
        .O(\h_reg[9]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "3368" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "3157" *) 
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    init_reg_i_1
       (.I0(we_IBUF),
        .I1(init_reg_i_2_n_0),
        .I2(write_data_IBUF[0]),
        .I3(cs_IBUF),
        .O(init_new0_out));
  (* \PinAttr:I4:HOLD_DETOUR  = "1776" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1679" *) 
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    init_reg_i_2
       (.I0(address_IBUF[6]),
        .I1(address_IBUF[4]),
        .I2(init_reg_i_3_n_0),
        .I3(address_IBUF[3]),
        .I4(address_IBUF[5]),
        .I5(address_IBUF[7]),
        .O(init_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    init_reg_i_3
       (.I0(address_IBUF[1]),
        .I1(address_IBUF[0]),
        .I2(address_IBUF[2]),
        .O(init_reg_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(init_new0_out),
        .Q(p_1_in[0]));
  (* \PinAttr:I1:HOLD_DETOUR  = "3367" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    mode_reg_i_1
       (.I0(write_data_IBUF[2]),
        .I1(we_IBUF),
        .I2(init_reg_i_2_n_0),
        .I3(cs_IBUF),
        .I4(p_1_in[2]),
        .O(mode_reg_i_1_n_0));
  (* ORIG_CELL_NAME = "mode_reg_reg" *) 
  FDPE #(
    .INIT(1'b1)) 
    mode_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mode_reg_i_1_n_0),
        .PRE(\w_mem[13][31]_i_3_n_0 ),
        .Q(p_1_in[2]));
  (* ORIG_CELL_NAME = "mode_reg_reg" *) 
  FDPE #(
    .INIT(1'b1)) 
    mode_reg_reg_rep
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mode_reg_rep_i_1_n_0),
        .PRE(\w_mem[13][31]_i_3_n_0 ),
        .Q(mode_reg_reg_rep_n_0));
  (* \PinAttr:I1:HOLD_DETOUR  = "3367" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    mode_reg_rep_i_1
       (.I0(write_data_IBUF[2]),
        .I1(we_IBUF),
        .I2(init_reg_i_2_n_0),
        .I3(cs_IBUF),
        .I4(p_1_in[2]),
        .O(mode_reg_rep_i_1_n_0));
  (* \PinAttr:I0:HOLD_DETOUR  = "3368" *) 
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    next_reg_i_1
       (.I0(we_IBUF),
        .I1(init_reg_i_2_n_0),
        .I2(write_data_IBUF[1]),
        .I3(cs_IBUF),
        .O(next_new1_out));
  FDCE #(
    .INIT(1'b0)) 
    next_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(next_new1_out),
        .Q(p_1_in[1]));
  OBUF \read_data_OBUF[0]_inst 
       (.I(read_data_OBUF[0]),
        .O(read_data[0]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[0]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[0]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_10 
       (.I0(core_block[384]),
        .I1(core_block[416]),
        .I2(address_IBUF[1]),
        .I3(core_block[448]),
        .I4(address_IBUF[0]),
        .I5(core_block[480]),
        .O(\read_data_OBUF[0]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_11 
       (.I0(core_block[256]),
        .I1(core_block[288]),
        .I2(address_IBUF[1]),
        .I3(core_block[320]),
        .I4(address_IBUF[0]),
        .I5(core_block[352]),
        .O(\read_data_OBUF[0]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_12 
       (.I0(core_block[128]),
        .I1(core_block[160]),
        .I2(address_IBUF[1]),
        .I3(core_block[192]),
        .I4(address_IBUF[0]),
        .I5(core_block[224]),
        .O(\read_data_OBUF[0]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_13 
       (.I0(core_block[0]),
        .I1(core_block[32]),
        .I2(address_IBUF[1]),
        .I3(core_block[64]),
        .I4(address_IBUF[0]),
        .I5(core_block[96]),
        .O(\read_data_OBUF[0]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[0]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[0]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[0]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[0]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[0]_inst_i_3 
       (.I0(\read_data_OBUF[0]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[0]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[0]_inst_i_4 
       (.I0(\read_data_OBUF[0]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[0]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \read_data_OBUF[0]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(p_1_in[0]),
        .I2(address_IBUF[0]),
        .I3(data1[0]),
        .I4(address_IBUF[1]),
        .I5(address_IBUF[3]),
        .O(\read_data_OBUF[0]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_6 
       (.I0(digest_reg[128]),
        .I1(digest_reg[160]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[192]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[224]),
        .O(\read_data_OBUF[0]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_7 
       (.I0(digest_reg[0]),
        .I1(digest_reg[32]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[64]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[96]),
        .O(\read_data_OBUF[0]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[0]_inst_i_8 
       (.I0(\read_data_OBUF[0]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[0]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[0]_inst_i_9 
       (.I0(\read_data_OBUF[0]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[0]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[10]_inst 
       (.I(read_data_OBUF[10]),
        .O(read_data[10]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[10]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[10]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[10]_inst_i_10 
       (.I0(core_block[266]),
        .I1(core_block[298]),
        .I2(address_IBUF[1]),
        .I3(core_block[330]),
        .I4(address_IBUF[0]),
        .I5(core_block[362]),
        .O(\read_data_OBUF[10]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[10]_inst_i_11 
       (.I0(core_block[138]),
        .I1(core_block[170]),
        .I2(address_IBUF[1]),
        .I3(core_block[202]),
        .I4(address_IBUF[0]),
        .I5(core_block[234]),
        .O(\read_data_OBUF[10]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[10]_inst_i_12 
       (.I0(core_block[10]),
        .I1(core_block[42]),
        .I2(address_IBUF[1]),
        .I3(core_block[74]),
        .I4(address_IBUF[0]),
        .I5(core_block[106]),
        .O(\read_data_OBUF[10]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[10]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[10]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[10]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[27]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[10]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[10]_inst_i_3 
       (.I0(\read_data_OBUF[10]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[10]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[10]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[10]_inst_i_4 
       (.I0(\read_data_OBUF[10]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[10]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[10]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[10]_inst_i_5 
       (.I0(digest_reg[138]),
        .I1(digest_reg[170]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[202]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[234]),
        .O(\read_data_OBUF[10]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[10]_inst_i_6 
       (.I0(digest_reg[10]),
        .I1(digest_reg[42]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[74]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[106]),
        .O(\read_data_OBUF[10]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[10]_inst_i_7 
       (.I0(\read_data_OBUF[10]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[10]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[10]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[10]_inst_i_8 
       (.I0(\read_data_OBUF[10]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[10]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[10]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[10]_inst_i_9 
       (.I0(core_block[394]),
        .I1(core_block[426]),
        .I2(address_IBUF[1]),
        .I3(core_block[458]),
        .I4(address_IBUF[0]),
        .I5(core_block[490]),
        .O(\read_data_OBUF[10]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[11]_inst 
       (.I(read_data_OBUF[11]),
        .O(read_data[11]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[11]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[11]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[11]_inst_i_10 
       (.I0(core_block[267]),
        .I1(core_block[299]),
        .I2(address_IBUF[1]),
        .I3(core_block[331]),
        .I4(address_IBUF[0]),
        .I5(core_block[363]),
        .O(\read_data_OBUF[11]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[11]_inst_i_11 
       (.I0(core_block[139]),
        .I1(core_block[171]),
        .I2(address_IBUF[1]),
        .I3(core_block[203]),
        .I4(address_IBUF[0]),
        .I5(core_block[235]),
        .O(\read_data_OBUF[11]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[11]_inst_i_12 
       (.I0(core_block[11]),
        .I1(core_block[43]),
        .I2(address_IBUF[1]),
        .I3(core_block[75]),
        .I4(address_IBUF[0]),
        .I5(core_block[107]),
        .O(\read_data_OBUF[11]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[11]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[11]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[11]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[18]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[11]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[11]_inst_i_3 
       (.I0(\read_data_OBUF[11]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[11]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[11]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[11]_inst_i_4 
       (.I0(\read_data_OBUF[11]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[11]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[11]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[11]_inst_i_5 
       (.I0(digest_reg[139]),
        .I1(digest_reg[171]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[203]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[235]),
        .O(\read_data_OBUF[11]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[11]_inst_i_6 
       (.I0(digest_reg[11]),
        .I1(digest_reg[43]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[75]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[107]),
        .O(\read_data_OBUF[11]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[11]_inst_i_7 
       (.I0(\read_data_OBUF[11]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[11]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[11]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[11]_inst_i_8 
       (.I0(\read_data_OBUF[11]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[11]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[11]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[11]_inst_i_9 
       (.I0(core_block[395]),
        .I1(core_block[427]),
        .I2(address_IBUF[1]),
        .I3(core_block[459]),
        .I4(address_IBUF[0]),
        .I5(core_block[491]),
        .O(\read_data_OBUF[11]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[12]_inst 
       (.I(read_data_OBUF[12]),
        .O(read_data[12]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[12]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[12]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[12]_inst_i_10 
       (.I0(core_block[268]),
        .I1(core_block[300]),
        .I2(address_IBUF[1]),
        .I3(core_block[332]),
        .I4(address_IBUF[0]),
        .I5(core_block[364]),
        .O(\read_data_OBUF[12]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[12]_inst_i_11 
       (.I0(core_block[140]),
        .I1(core_block[172]),
        .I2(address_IBUF[1]),
        .I3(core_block[204]),
        .I4(address_IBUF[0]),
        .I5(core_block[236]),
        .O(\read_data_OBUF[12]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[12]_inst_i_12 
       (.I0(core_block[12]),
        .I1(core_block[44]),
        .I2(address_IBUF[1]),
        .I3(core_block[76]),
        .I4(address_IBUF[0]),
        .I5(core_block[108]),
        .O(\read_data_OBUF[12]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[12]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[12]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[12]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[17]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[12]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[12]_inst_i_3 
       (.I0(\read_data_OBUF[12]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[12]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[12]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[12]_inst_i_4 
       (.I0(\read_data_OBUF[12]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[12]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[12]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[12]_inst_i_5 
       (.I0(digest_reg[140]),
        .I1(digest_reg[172]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[204]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[236]),
        .O(\read_data_OBUF[12]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[12]_inst_i_6 
       (.I0(digest_reg[12]),
        .I1(digest_reg[44]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[76]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[108]),
        .O(\read_data_OBUF[12]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[12]_inst_i_7 
       (.I0(\read_data_OBUF[12]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[12]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[12]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[12]_inst_i_8 
       (.I0(\read_data_OBUF[12]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[12]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[12]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[12]_inst_i_9 
       (.I0(core_block[396]),
        .I1(core_block[428]),
        .I2(address_IBUF[1]),
        .I3(core_block[460]),
        .I4(address_IBUF[0]),
        .I5(core_block[492]),
        .O(\read_data_OBUF[12]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[13]_inst 
       (.I(read_data_OBUF[13]),
        .O(read_data[13]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[13]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[13]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[13]_inst_i_10 
       (.I0(core_block[269]),
        .I1(core_block[301]),
        .I2(address_IBUF[1]),
        .I3(core_block[333]),
        .I4(address_IBUF[0]),
        .I5(core_block[365]),
        .O(\read_data_OBUF[13]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[13]_inst_i_11 
       (.I0(core_block[141]),
        .I1(core_block[173]),
        .I2(address_IBUF[1]),
        .I3(core_block[205]),
        .I4(address_IBUF[0]),
        .I5(core_block[237]),
        .O(\read_data_OBUF[13]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[13]_inst_i_12 
       (.I0(core_block[13]),
        .I1(core_block[45]),
        .I2(address_IBUF[1]),
        .I3(core_block[77]),
        .I4(address_IBUF[0]),
        .I5(core_block[109]),
        .O(\read_data_OBUF[13]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[13]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[13]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[13]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[29]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[13]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[13]_inst_i_3 
       (.I0(\read_data_OBUF[13]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[13]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[13]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[13]_inst_i_4 
       (.I0(\read_data_OBUF[13]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[13]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[13]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[13]_inst_i_5 
       (.I0(digest_reg[141]),
        .I1(digest_reg[173]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[205]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[237]),
        .O(\read_data_OBUF[13]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[13]_inst_i_6 
       (.I0(digest_reg[13]),
        .I1(digest_reg[45]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[77]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[109]),
        .O(\read_data_OBUF[13]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[13]_inst_i_7 
       (.I0(\read_data_OBUF[13]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[13]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[13]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[13]_inst_i_8 
       (.I0(\read_data_OBUF[13]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[13]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[13]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[13]_inst_i_9 
       (.I0(core_block[397]),
        .I1(core_block[429]),
        .I2(address_IBUF[1]),
        .I3(core_block[461]),
        .I4(address_IBUF[0]),
        .I5(core_block[493]),
        .O(\read_data_OBUF[13]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[14]_inst 
       (.I(read_data_OBUF[14]),
        .O(read_data[14]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[14]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[14]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[14]_inst_i_10 
       (.I0(core_block[270]),
        .I1(core_block[302]),
        .I2(address_IBUF[1]),
        .I3(core_block[334]),
        .I4(address_IBUF[0]),
        .I5(core_block[366]),
        .O(\read_data_OBUF[14]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[14]_inst_i_11 
       (.I0(core_block[142]),
        .I1(core_block[174]),
        .I2(address_IBUF[1]),
        .I3(core_block[206]),
        .I4(address_IBUF[0]),
        .I5(core_block[238]),
        .O(\read_data_OBUF[14]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[14]_inst_i_12 
       (.I0(core_block[14]),
        .I1(core_block[46]),
        .I2(address_IBUF[1]),
        .I3(core_block[78]),
        .I4(address_IBUF[0]),
        .I5(core_block[110]),
        .O(\read_data_OBUF[14]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[14]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[14]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[14]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[30]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[14]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[14]_inst_i_3 
       (.I0(\read_data_OBUF[14]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[14]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[14]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[14]_inst_i_4 
       (.I0(\read_data_OBUF[14]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[14]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[14]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[14]_inst_i_5 
       (.I0(digest_reg[142]),
        .I1(digest_reg[174]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[206]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[238]),
        .O(\read_data_OBUF[14]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[14]_inst_i_6 
       (.I0(digest_reg[14]),
        .I1(digest_reg[46]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[78]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[110]),
        .O(\read_data_OBUF[14]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[14]_inst_i_7 
       (.I0(\read_data_OBUF[14]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[14]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[14]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[14]_inst_i_8 
       (.I0(\read_data_OBUF[14]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[14]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[14]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[14]_inst_i_9 
       (.I0(core_block[398]),
        .I1(core_block[430]),
        .I2(address_IBUF[1]),
        .I3(core_block[462]),
        .I4(address_IBUF[0]),
        .I5(core_block[494]),
        .O(\read_data_OBUF[14]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[15]_inst 
       (.I(read_data_OBUF[15]),
        .O(read_data[15]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[15]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[15]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[15]_inst_i_10 
       (.I0(core_block[143]),
        .I1(core_block[175]),
        .I2(address_IBUF[1]),
        .I3(core_block[207]),
        .I4(address_IBUF[0]),
        .I5(core_block[239]),
        .O(\read_data_OBUF[15]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[15]_inst_i_11 
       (.I0(core_block[15]),
        .I1(core_block[47]),
        .I2(address_IBUF[1]),
        .I3(core_block[79]),
        .I4(address_IBUF[0]),
        .I5(core_block[111]),
        .O(\read_data_OBUF[15]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[15]_inst_i_2 
       (.I0(\read_data_OBUF[15]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[15]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[15]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[15]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[15]_inst_i_3 
       (.I0(\read_data_OBUF[15]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[15]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[15]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[15]_inst_i_4 
       (.I0(\read_data_OBUF[15]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[15]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[15]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[15]_inst_i_5 
       (.I0(\read_data_OBUF[15]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[15]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[15]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[15]_inst_i_6 
       (.I0(digest_reg[143]),
        .I1(digest_reg[175]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[207]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[239]),
        .O(\read_data_OBUF[15]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[15]_inst_i_7 
       (.I0(digest_reg[15]),
        .I1(digest_reg[47]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[79]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[111]),
        .O(\read_data_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[15]_inst_i_8 
       (.I0(core_block[399]),
        .I1(core_block[431]),
        .I2(address_IBUF[1]),
        .I3(core_block[463]),
        .I4(address_IBUF[0]),
        .I5(core_block[495]),
        .O(\read_data_OBUF[15]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[15]_inst_i_9 
       (.I0(core_block[271]),
        .I1(core_block[303]),
        .I2(address_IBUF[1]),
        .I3(core_block[335]),
        .I4(address_IBUF[0]),
        .I5(core_block[367]),
        .O(\read_data_OBUF[15]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[16]_inst 
       (.I(read_data_OBUF[16]),
        .O(read_data[16]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[16]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[16]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[16]_inst_i_10 
       (.I0(core_block[144]),
        .I1(core_block[176]),
        .I2(address_IBUF[1]),
        .I3(core_block[208]),
        .I4(address_IBUF[0]),
        .I5(core_block[240]),
        .O(\read_data_OBUF[16]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[16]_inst_i_11 
       (.I0(core_block[16]),
        .I1(core_block[48]),
        .I2(address_IBUF[1]),
        .I3(core_block[80]),
        .I4(address_IBUF[0]),
        .I5(core_block[112]),
        .O(\read_data_OBUF[16]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[16]_inst_i_2 
       (.I0(\read_data_OBUF[16]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[16]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[16]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[16]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[16]_inst_i_3 
       (.I0(\read_data_OBUF[16]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[16]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[16]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[16]_inst_i_4 
       (.I0(\read_data_OBUF[16]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[16]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[16]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[16]_inst_i_5 
       (.I0(\read_data_OBUF[16]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[16]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[16]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[16]_inst_i_6 
       (.I0(digest_reg[144]),
        .I1(digest_reg[176]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[208]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[240]),
        .O(\read_data_OBUF[16]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[16]_inst_i_7 
       (.I0(digest_reg[16]),
        .I1(digest_reg[48]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[80]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[112]),
        .O(\read_data_OBUF[16]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[16]_inst_i_8 
       (.I0(core_block[400]),
        .I1(core_block[432]),
        .I2(address_IBUF[1]),
        .I3(core_block[464]),
        .I4(address_IBUF[0]),
        .I5(core_block[496]),
        .O(\read_data_OBUF[16]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[16]_inst_i_9 
       (.I0(core_block[272]),
        .I1(core_block[304]),
        .I2(address_IBUF[1]),
        .I3(core_block[336]),
        .I4(address_IBUF[0]),
        .I5(core_block[368]),
        .O(\read_data_OBUF[16]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[17]_inst 
       (.I(read_data_OBUF[17]),
        .O(read_data[17]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[17]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[17]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[17]_inst_i_10 
       (.I0(core_block[401]),
        .I1(core_block[433]),
        .I2(address_IBUF[1]),
        .I3(core_block[465]),
        .I4(address_IBUF[0]),
        .I5(core_block[497]),
        .O(\read_data_OBUF[17]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[17]_inst_i_11 
       (.I0(core_block[273]),
        .I1(core_block[305]),
        .I2(address_IBUF[1]),
        .I3(core_block[337]),
        .I4(address_IBUF[0]),
        .I5(core_block[369]),
        .O(\read_data_OBUF[17]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[17]_inst_i_12 
       (.I0(core_block[145]),
        .I1(core_block[177]),
        .I2(address_IBUF[1]),
        .I3(core_block[209]),
        .I4(address_IBUF[0]),
        .I5(core_block[241]),
        .O(\read_data_OBUF[17]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[17]_inst_i_13 
       (.I0(core_block[17]),
        .I1(core_block[49]),
        .I2(address_IBUF[1]),
        .I3(core_block[81]),
        .I4(address_IBUF[0]),
        .I5(core_block[113]),
        .O(\read_data_OBUF[17]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[17]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[17]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[17]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[17]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[17]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[17]_inst_i_3 
       (.I0(\read_data_OBUF[17]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[17]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[17]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[17]_inst_i_4 
       (.I0(\read_data_OBUF[17]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[17]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[17]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT4 #(
    .INIT(16'h0014)) 
    \read_data_OBUF[17]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[1]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[3]),
        .O(\read_data_OBUF[17]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[17]_inst_i_6 
       (.I0(digest_reg[145]),
        .I1(digest_reg[177]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[209]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[241]),
        .O(\read_data_OBUF[17]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[17]_inst_i_7 
       (.I0(digest_reg[17]),
        .I1(digest_reg[49]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[81]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[113]),
        .O(\read_data_OBUF[17]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[17]_inst_i_8 
       (.I0(\read_data_OBUF[17]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[17]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[17]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[17]_inst_i_9 
       (.I0(\read_data_OBUF[17]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[17]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[17]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[18]_inst 
       (.I(read_data_OBUF[18]),
        .O(read_data[18]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[18]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[18]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[18]_inst_i_10 
       (.I0(core_block[402]),
        .I1(core_block[434]),
        .I2(address_IBUF[1]),
        .I3(core_block[466]),
        .I4(address_IBUF[0]),
        .I5(core_block[498]),
        .O(\read_data_OBUF[18]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[18]_inst_i_11 
       (.I0(core_block[274]),
        .I1(core_block[306]),
        .I2(address_IBUF[1]),
        .I3(core_block[338]),
        .I4(address_IBUF[0]),
        .I5(core_block[370]),
        .O(\read_data_OBUF[18]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[18]_inst_i_12 
       (.I0(core_block[146]),
        .I1(core_block[178]),
        .I2(address_IBUF[1]),
        .I3(core_block[210]),
        .I4(address_IBUF[0]),
        .I5(core_block[242]),
        .O(\read_data_OBUF[18]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[18]_inst_i_13 
       (.I0(core_block[18]),
        .I1(core_block[50]),
        .I2(address_IBUF[1]),
        .I3(core_block[82]),
        .I4(address_IBUF[0]),
        .I5(core_block[114]),
        .O(\read_data_OBUF[18]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[18]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[18]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[18]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[18]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[18]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[18]_inst_i_3 
       (.I0(\read_data_OBUF[18]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[18]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[18]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[18]_inst_i_4 
       (.I0(\read_data_OBUF[18]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[18]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[18]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[18]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[1]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[3]),
        .O(\read_data_OBUF[18]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[18]_inst_i_6 
       (.I0(digest_reg[146]),
        .I1(digest_reg[178]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[210]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[242]),
        .O(\read_data_OBUF[18]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[18]_inst_i_7 
       (.I0(digest_reg[18]),
        .I1(digest_reg[50]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[82]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[114]),
        .O(\read_data_OBUF[18]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[18]_inst_i_8 
       (.I0(\read_data_OBUF[18]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[18]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[18]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[18]_inst_i_9 
       (.I0(\read_data_OBUF[18]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[18]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[18]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[19]_inst 
       (.I(read_data_OBUF[19]),
        .O(read_data[19]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[19]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[19]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[19]_inst_i_10 
       (.I0(core_block[275]),
        .I1(core_block[307]),
        .I2(address_IBUF[1]),
        .I3(core_block[339]),
        .I4(address_IBUF[0]),
        .I5(core_block[371]),
        .O(\read_data_OBUF[19]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[19]_inst_i_11 
       (.I0(core_block[147]),
        .I1(core_block[179]),
        .I2(address_IBUF[1]),
        .I3(core_block[211]),
        .I4(address_IBUF[0]),
        .I5(core_block[243]),
        .O(\read_data_OBUF[19]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[19]_inst_i_12 
       (.I0(core_block[19]),
        .I1(core_block[51]),
        .I2(address_IBUF[1]),
        .I3(core_block[83]),
        .I4(address_IBUF[0]),
        .I5(core_block[115]),
        .O(\read_data_OBUF[19]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[19]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[19]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[19]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[28]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[19]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[19]_inst_i_3 
       (.I0(\read_data_OBUF[19]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[19]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[19]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[19]_inst_i_4 
       (.I0(\read_data_OBUF[19]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[19]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[19]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[19]_inst_i_5 
       (.I0(digest_reg[147]),
        .I1(digest_reg[179]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[211]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[243]),
        .O(\read_data_OBUF[19]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[19]_inst_i_6 
       (.I0(digest_reg[19]),
        .I1(digest_reg[51]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[83]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[115]),
        .O(\read_data_OBUF[19]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[19]_inst_i_7 
       (.I0(\read_data_OBUF[19]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[19]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[19]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[19]_inst_i_8 
       (.I0(\read_data_OBUF[19]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[19]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[19]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[19]_inst_i_9 
       (.I0(core_block[403]),
        .I1(core_block[435]),
        .I2(address_IBUF[1]),
        .I3(core_block[467]),
        .I4(address_IBUF[0]),
        .I5(core_block[499]),
        .O(\read_data_OBUF[19]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[1]_inst 
       (.I(read_data_OBUF[1]),
        .O(read_data[1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[1]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[1]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[1]_inst_i_10 
       (.I0(core_block[385]),
        .I1(core_block[417]),
        .I2(address_IBUF[1]),
        .I3(core_block[449]),
        .I4(address_IBUF[0]),
        .I5(core_block[481]),
        .O(\read_data_OBUF[1]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[1]_inst_i_11 
       (.I0(core_block[257]),
        .I1(core_block[289]),
        .I2(address_IBUF[1]),
        .I3(core_block[321]),
        .I4(address_IBUF[0]),
        .I5(core_block[353]),
        .O(\read_data_OBUF[1]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[1]_inst_i_12 
       (.I0(core_block[129]),
        .I1(core_block[161]),
        .I2(address_IBUF[1]),
        .I3(core_block[193]),
        .I4(address_IBUF[0]),
        .I5(core_block[225]),
        .O(\read_data_OBUF[1]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[1]_inst_i_13 
       (.I0(core_block[1]),
        .I1(core_block[33]),
        .I2(address_IBUF[1]),
        .I3(core_block[65]),
        .I4(address_IBUF[0]),
        .I5(core_block[97]),
        .O(\read_data_OBUF[1]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[1]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[1]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[1]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[1]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[1]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[1]_inst_i_3 
       (.I0(\read_data_OBUF[1]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[1]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[1]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[1]_inst_i_4 
       (.I0(\read_data_OBUF[1]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[1]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[1]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'h000000000000B8FF)) 
    \read_data_OBUF[1]_inst_i_5 
       (.I0(data1[1]),
        .I1(address_IBUF[0]),
        .I2(p_1_in[1]),
        .I3(address_IBUF[3]),
        .I4(address_IBUF[1]),
        .I5(address_IBUF[2]),
        .O(\read_data_OBUF[1]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[1]_inst_i_6 
       (.I0(digest_reg[129]),
        .I1(digest_reg[161]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[193]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[225]),
        .O(\read_data_OBUF[1]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[1]_inst_i_7 
       (.I0(digest_reg[1]),
        .I1(digest_reg[33]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[65]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[97]),
        .O(\read_data_OBUF[1]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[1]_inst_i_8 
       (.I0(\read_data_OBUF[1]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[1]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[1]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[1]_inst_i_9 
       (.I0(\read_data_OBUF[1]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[1]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[1]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[20]_inst 
       (.I(read_data_OBUF[20]),
        .O(read_data[20]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[20]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[20]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[20]_inst_i_10 
       (.I0(core_block[276]),
        .I1(core_block[308]),
        .I2(address_IBUF[1]),
        .I3(core_block[340]),
        .I4(address_IBUF[0]),
        .I5(core_block[372]),
        .O(\read_data_OBUF[20]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[20]_inst_i_11 
       (.I0(core_block[148]),
        .I1(core_block[180]),
        .I2(address_IBUF[1]),
        .I3(core_block[212]),
        .I4(address_IBUF[0]),
        .I5(core_block[244]),
        .O(\read_data_OBUF[20]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[20]_inst_i_12 
       (.I0(core_block[20]),
        .I1(core_block[52]),
        .I2(address_IBUF[1]),
        .I3(core_block[84]),
        .I4(address_IBUF[0]),
        .I5(core_block[116]),
        .O(\read_data_OBUF[20]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[20]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[20]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[20]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[27]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[20]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[20]_inst_i_3 
       (.I0(\read_data_OBUF[20]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[20]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[20]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[20]_inst_i_4 
       (.I0(\read_data_OBUF[20]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[20]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[20]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[20]_inst_i_5 
       (.I0(digest_reg[148]),
        .I1(digest_reg[180]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[212]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[244]),
        .O(\read_data_OBUF[20]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[20]_inst_i_6 
       (.I0(digest_reg[20]),
        .I1(digest_reg[52]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[84]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[116]),
        .O(\read_data_OBUF[20]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[20]_inst_i_7 
       (.I0(\read_data_OBUF[20]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[20]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[20]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[20]_inst_i_8 
       (.I0(\read_data_OBUF[20]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[20]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[20]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[20]_inst_i_9 
       (.I0(core_block[404]),
        .I1(core_block[436]),
        .I2(address_IBUF[1]),
        .I3(core_block[468]),
        .I4(address_IBUF[0]),
        .I5(core_block[500]),
        .O(\read_data_OBUF[20]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[21]_inst 
       (.I(read_data_OBUF[21]),
        .O(read_data[21]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[21]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[21]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[21]_inst_i_10 
       (.I0(core_block[277]),
        .I1(core_block[309]),
        .I2(address_IBUF[1]),
        .I3(core_block[341]),
        .I4(address_IBUF[0]),
        .I5(core_block[373]),
        .O(\read_data_OBUF[21]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[21]_inst_i_11 
       (.I0(core_block[149]),
        .I1(core_block[181]),
        .I2(address_IBUF[1]),
        .I3(core_block[213]),
        .I4(address_IBUF[0]),
        .I5(core_block[245]),
        .O(\read_data_OBUF[21]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[21]_inst_i_12 
       (.I0(core_block[21]),
        .I1(core_block[53]),
        .I2(address_IBUF[1]),
        .I3(core_block[85]),
        .I4(address_IBUF[0]),
        .I5(core_block[117]),
        .O(\read_data_OBUF[21]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[21]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[21]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[21]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[29]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[21]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[21]_inst_i_3 
       (.I0(\read_data_OBUF[21]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[21]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[21]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[21]_inst_i_4 
       (.I0(\read_data_OBUF[21]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[21]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[21]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[21]_inst_i_5 
       (.I0(digest_reg[149]),
        .I1(digest_reg[181]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[213]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[245]),
        .O(\read_data_OBUF[21]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[21]_inst_i_6 
       (.I0(digest_reg[21]),
        .I1(digest_reg[53]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[85]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[117]),
        .O(\read_data_OBUF[21]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[21]_inst_i_7 
       (.I0(\read_data_OBUF[21]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[21]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[21]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[21]_inst_i_8 
       (.I0(\read_data_OBUF[21]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[21]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[21]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[21]_inst_i_9 
       (.I0(core_block[405]),
        .I1(core_block[437]),
        .I2(address_IBUF[1]),
        .I3(core_block[469]),
        .I4(address_IBUF[0]),
        .I5(core_block[501]),
        .O(\read_data_OBUF[21]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[22]_inst 
       (.I(read_data_OBUF[22]),
        .O(read_data[22]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[22]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[22]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[22]_inst_i_10 
       (.I0(core_block[278]),
        .I1(core_block[310]),
        .I2(address_IBUF[1]),
        .I3(core_block[342]),
        .I4(address_IBUF[0]),
        .I5(core_block[374]),
        .O(\read_data_OBUF[22]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[22]_inst_i_11 
       (.I0(core_block[150]),
        .I1(core_block[182]),
        .I2(address_IBUF[1]),
        .I3(core_block[214]),
        .I4(address_IBUF[0]),
        .I5(core_block[246]),
        .O(\read_data_OBUF[22]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[22]_inst_i_12 
       (.I0(core_block[22]),
        .I1(core_block[54]),
        .I2(address_IBUF[1]),
        .I3(core_block[86]),
        .I4(address_IBUF[0]),
        .I5(core_block[118]),
        .O(\read_data_OBUF[22]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[22]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[22]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[22]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[30]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[22]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[22]_inst_i_3 
       (.I0(\read_data_OBUF[22]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[22]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[22]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[22]_inst_i_4 
       (.I0(\read_data_OBUF[22]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[22]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[22]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[22]_inst_i_5 
       (.I0(digest_reg[150]),
        .I1(digest_reg[182]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[214]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[246]),
        .O(\read_data_OBUF[22]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[22]_inst_i_6 
       (.I0(digest_reg[22]),
        .I1(digest_reg[54]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[86]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[118]),
        .O(\read_data_OBUF[22]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[22]_inst_i_7 
       (.I0(\read_data_OBUF[22]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[22]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[22]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[22]_inst_i_8 
       (.I0(\read_data_OBUF[22]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[22]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[22]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[22]_inst_i_9 
       (.I0(core_block[406]),
        .I1(core_block[438]),
        .I2(address_IBUF[1]),
        .I3(core_block[470]),
        .I4(address_IBUF[0]),
        .I5(core_block[502]),
        .O(\read_data_OBUF[22]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[23]_inst 
       (.I(read_data_OBUF[23]),
        .O(read_data[23]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[23]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[23]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[23]_inst_i_10 
       (.I0(core_block[151]),
        .I1(core_block[183]),
        .I2(address_IBUF[1]),
        .I3(core_block[215]),
        .I4(address_IBUF[0]),
        .I5(core_block[247]),
        .O(\read_data_OBUF[23]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[23]_inst_i_11 
       (.I0(core_block[23]),
        .I1(core_block[55]),
        .I2(address_IBUF[1]),
        .I3(core_block[87]),
        .I4(address_IBUF[0]),
        .I5(core_block[119]),
        .O(\read_data_OBUF[23]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[23]_inst_i_2 
       (.I0(\read_data_OBUF[23]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[23]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[23]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[23]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[23]_inst_i_3 
       (.I0(\read_data_OBUF[23]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[23]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[23]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[23]_inst_i_4 
       (.I0(\read_data_OBUF[23]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[23]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[23]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[23]_inst_i_5 
       (.I0(\read_data_OBUF[23]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[23]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[23]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[23]_inst_i_6 
       (.I0(digest_reg[151]),
        .I1(digest_reg[183]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[215]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[247]),
        .O(\read_data_OBUF[23]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[23]_inst_i_7 
       (.I0(digest_reg[23]),
        .I1(digest_reg[55]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[87]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[119]),
        .O(\read_data_OBUF[23]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[23]_inst_i_8 
       (.I0(core_block[407]),
        .I1(core_block[439]),
        .I2(address_IBUF[1]),
        .I3(core_block[471]),
        .I4(address_IBUF[0]),
        .I5(core_block[503]),
        .O(\read_data_OBUF[23]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[23]_inst_i_9 
       (.I0(core_block[279]),
        .I1(core_block[311]),
        .I2(address_IBUF[1]),
        .I3(core_block[343]),
        .I4(address_IBUF[0]),
        .I5(core_block[375]),
        .O(\read_data_OBUF[23]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[24]_inst 
       (.I(read_data_OBUF[24]),
        .O(read_data[24]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[24]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[24]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[24]_inst_i_10 
       (.I0(core_block[280]),
        .I1(core_block[312]),
        .I2(address_IBUF[1]),
        .I3(core_block[344]),
        .I4(address_IBUF[0]),
        .I5(core_block[376]),
        .O(\read_data_OBUF[24]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[24]_inst_i_11 
       (.I0(core_block[152]),
        .I1(core_block[184]),
        .I2(address_IBUF[1]),
        .I3(core_block[216]),
        .I4(address_IBUF[0]),
        .I5(core_block[248]),
        .O(\read_data_OBUF[24]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[24]_inst_i_12 
       (.I0(core_block[24]),
        .I1(core_block[56]),
        .I2(address_IBUF[1]),
        .I3(core_block[88]),
        .I4(address_IBUF[0]),
        .I5(core_block[120]),
        .O(\read_data_OBUF[24]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[24]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[24]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[24]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[29]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[24]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[24]_inst_i_3 
       (.I0(\read_data_OBUF[24]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[24]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[24]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[24]_inst_i_4 
       (.I0(\read_data_OBUF[24]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[24]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[24]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[24]_inst_i_5 
       (.I0(digest_reg[152]),
        .I1(digest_reg[184]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[216]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[248]),
        .O(\read_data_OBUF[24]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[24]_inst_i_6 
       (.I0(digest_reg[24]),
        .I1(digest_reg[56]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[88]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[120]),
        .O(\read_data_OBUF[24]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[24]_inst_i_7 
       (.I0(\read_data_OBUF[24]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[24]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[24]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[24]_inst_i_8 
       (.I0(\read_data_OBUF[24]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[24]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[24]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[24]_inst_i_9 
       (.I0(core_block[408]),
        .I1(core_block[440]),
        .I2(address_IBUF[1]),
        .I3(core_block[472]),
        .I4(address_IBUF[0]),
        .I5(core_block[504]),
        .O(\read_data_OBUF[24]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[25]_inst 
       (.I(read_data_OBUF[25]),
        .O(read_data[25]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[25]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[25]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[25]_inst_i_10 
       (.I0(core_block[281]),
        .I1(core_block[313]),
        .I2(address_IBUF[1]),
        .I3(core_block[345]),
        .I4(address_IBUF[0]),
        .I5(core_block[377]),
        .O(\read_data_OBUF[25]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[25]_inst_i_11 
       (.I0(core_block[153]),
        .I1(core_block[185]),
        .I2(address_IBUF[1]),
        .I3(core_block[217]),
        .I4(address_IBUF[0]),
        .I5(core_block[249]),
        .O(\read_data_OBUF[25]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[25]_inst_i_12 
       (.I0(core_block[25]),
        .I1(core_block[57]),
        .I2(address_IBUF[1]),
        .I3(core_block[89]),
        .I4(address_IBUF[0]),
        .I5(core_block[121]),
        .O(\read_data_OBUF[25]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[25]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[25]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[25]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[30]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[25]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[25]_inst_i_3 
       (.I0(\read_data_OBUF[25]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[25]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[25]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[25]_inst_i_4 
       (.I0(\read_data_OBUF[25]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[25]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[25]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[25]_inst_i_5 
       (.I0(digest_reg[153]),
        .I1(digest_reg[185]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[217]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[249]),
        .O(\read_data_OBUF[25]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[25]_inst_i_6 
       (.I0(digest_reg[25]),
        .I1(digest_reg[57]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[89]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[121]),
        .O(\read_data_OBUF[25]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[25]_inst_i_7 
       (.I0(\read_data_OBUF[25]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[25]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[25]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[25]_inst_i_8 
       (.I0(\read_data_OBUF[25]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[25]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[25]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[25]_inst_i_9 
       (.I0(core_block[409]),
        .I1(core_block[441]),
        .I2(address_IBUF[1]),
        .I3(core_block[473]),
        .I4(address_IBUF[0]),
        .I5(core_block[505]),
        .O(\read_data_OBUF[25]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[26]_inst 
       (.I(read_data_OBUF[26]),
        .O(read_data[26]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[26]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[26]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[26]_inst_i_10 
       (.I0(core_block[282]),
        .I1(core_block[314]),
        .I2(address_IBUF[1]),
        .I3(core_block[346]),
        .I4(address_IBUF[0]),
        .I5(core_block[378]),
        .O(\read_data_OBUF[26]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[26]_inst_i_11 
       (.I0(core_block[154]),
        .I1(core_block[186]),
        .I2(address_IBUF[1]),
        .I3(core_block[218]),
        .I4(address_IBUF[0]),
        .I5(core_block[250]),
        .O(\read_data_OBUF[26]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[26]_inst_i_12 
       (.I0(core_block[26]),
        .I1(core_block[58]),
        .I2(address_IBUF[1]),
        .I3(core_block[90]),
        .I4(address_IBUF[0]),
        .I5(core_block[122]),
        .O(\read_data_OBUF[26]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[26]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[26]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[26]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[27]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[26]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[26]_inst_i_3 
       (.I0(\read_data_OBUF[26]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[26]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[26]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[26]_inst_i_4 
       (.I0(\read_data_OBUF[26]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[26]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[26]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[26]_inst_i_5 
       (.I0(digest_reg[154]),
        .I1(digest_reg[186]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[218]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[250]),
        .O(\read_data_OBUF[26]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[26]_inst_i_6 
       (.I0(digest_reg[26]),
        .I1(digest_reg[58]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[90]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[122]),
        .O(\read_data_OBUF[26]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[26]_inst_i_7 
       (.I0(\read_data_OBUF[26]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[26]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[26]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[26]_inst_i_8 
       (.I0(\read_data_OBUF[26]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[26]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[26]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[26]_inst_i_9 
       (.I0(core_block[410]),
        .I1(core_block[442]),
        .I2(address_IBUF[1]),
        .I3(core_block[474]),
        .I4(address_IBUF[0]),
        .I5(core_block[506]),
        .O(\read_data_OBUF[26]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[27]_inst 
       (.I(read_data_OBUF[27]),
        .O(read_data[27]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[27]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[27]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[27]_inst_i_10 
       (.I0(core_block[411]),
        .I1(core_block[443]),
        .I2(address_IBUF[1]),
        .I3(core_block[475]),
        .I4(address_IBUF[0]),
        .I5(core_block[507]),
        .O(\read_data_OBUF[27]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[27]_inst_i_11 
       (.I0(core_block[283]),
        .I1(core_block[315]),
        .I2(address_IBUF[1]),
        .I3(core_block[347]),
        .I4(address_IBUF[0]),
        .I5(core_block[379]),
        .O(\read_data_OBUF[27]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[27]_inst_i_12 
       (.I0(core_block[155]),
        .I1(core_block[187]),
        .I2(address_IBUF[1]),
        .I3(core_block[219]),
        .I4(address_IBUF[0]),
        .I5(core_block[251]),
        .O(\read_data_OBUF[27]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[27]_inst_i_13 
       (.I0(core_block[27]),
        .I1(core_block[59]),
        .I2(address_IBUF[1]),
        .I3(core_block[91]),
        .I4(address_IBUF[0]),
        .I5(core_block[123]),
        .O(\read_data_OBUF[27]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[27]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[27]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[27]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[27]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[27]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[27]_inst_i_3 
       (.I0(\read_data_OBUF[27]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[27]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[27]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[27]_inst_i_4 
       (.I0(\read_data_OBUF[27]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[27]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[27]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[27]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[0]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[3]),
        .O(\read_data_OBUF[27]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[27]_inst_i_6 
       (.I0(digest_reg[155]),
        .I1(digest_reg[187]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[219]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[251]),
        .O(\read_data_OBUF[27]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[27]_inst_i_7 
       (.I0(digest_reg[27]),
        .I1(digest_reg[59]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[91]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[123]),
        .O(\read_data_OBUF[27]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[27]_inst_i_8 
       (.I0(\read_data_OBUF[27]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[27]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[27]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[27]_inst_i_9 
       (.I0(\read_data_OBUF[27]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[27]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[27]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[28]_inst 
       (.I(read_data_OBUF[28]),
        .O(read_data[28]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[28]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[28]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[28]_inst_i_10 
       (.I0(core_block[412]),
        .I1(core_block[444]),
        .I2(address_IBUF[1]),
        .I3(core_block[476]),
        .I4(address_IBUF[0]),
        .I5(core_block[508]),
        .O(\read_data_OBUF[28]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[28]_inst_i_11 
       (.I0(core_block[284]),
        .I1(core_block[316]),
        .I2(address_IBUF[1]),
        .I3(core_block[348]),
        .I4(address_IBUF[0]),
        .I5(core_block[380]),
        .O(\read_data_OBUF[28]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[28]_inst_i_12 
       (.I0(core_block[156]),
        .I1(core_block[188]),
        .I2(address_IBUF[1]),
        .I3(core_block[220]),
        .I4(address_IBUF[0]),
        .I5(core_block[252]),
        .O(\read_data_OBUF[28]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[28]_inst_i_13 
       (.I0(core_block[28]),
        .I1(core_block[60]),
        .I2(address_IBUF[1]),
        .I3(core_block[92]),
        .I4(address_IBUF[0]),
        .I5(core_block[124]),
        .O(\read_data_OBUF[28]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[28]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[28]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[28]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[28]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[28]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[28]_inst_i_3 
       (.I0(\read_data_OBUF[28]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[28]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[28]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[28]_inst_i_4 
       (.I0(\read_data_OBUF[28]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[28]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[28]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \read_data_OBUF[28]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[0]),
        .I2(address_IBUF[3]),
        .O(\read_data_OBUF[28]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[28]_inst_i_6 
       (.I0(digest_reg[156]),
        .I1(digest_reg[188]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[220]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[252]),
        .O(\read_data_OBUF[28]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[28]_inst_i_7 
       (.I0(digest_reg[28]),
        .I1(digest_reg[60]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[92]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[124]),
        .O(\read_data_OBUF[28]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[28]_inst_i_8 
       (.I0(\read_data_OBUF[28]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[28]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[28]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[28]_inst_i_9 
       (.I0(\read_data_OBUF[28]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[28]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[28]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[29]_inst 
       (.I(read_data_OBUF[29]),
        .O(read_data[29]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[29]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[29]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[29]_inst_i_10 
       (.I0(core_block[413]),
        .I1(core_block[445]),
        .I2(address_IBUF[1]),
        .I3(core_block[477]),
        .I4(address_IBUF[0]),
        .I5(core_block[509]),
        .O(\read_data_OBUF[29]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[29]_inst_i_11 
       (.I0(core_block[285]),
        .I1(core_block[317]),
        .I2(address_IBUF[1]),
        .I3(core_block[349]),
        .I4(address_IBUF[0]),
        .I5(core_block[381]),
        .O(\read_data_OBUF[29]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[29]_inst_i_12 
       (.I0(core_block[157]),
        .I1(core_block[189]),
        .I2(address_IBUF[1]),
        .I3(core_block[221]),
        .I4(address_IBUF[0]),
        .I5(core_block[253]),
        .O(\read_data_OBUF[29]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[29]_inst_i_13 
       (.I0(core_block[29]),
        .I1(core_block[61]),
        .I2(address_IBUF[1]),
        .I3(core_block[93]),
        .I4(address_IBUF[0]),
        .I5(core_block[125]),
        .O(\read_data_OBUF[29]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[29]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[29]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[29]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[29]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[29]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[29]_inst_i_3 
       (.I0(\read_data_OBUF[29]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[29]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[29]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[29]_inst_i_4 
       (.I0(\read_data_OBUF[29]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[29]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[29]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT4 #(
    .INIT(16'h0015)) 
    \read_data_OBUF[29]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[0]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[3]),
        .O(\read_data_OBUF[29]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[29]_inst_i_6 
       (.I0(digest_reg[157]),
        .I1(digest_reg[189]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[221]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[253]),
        .O(\read_data_OBUF[29]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[29]_inst_i_7 
       (.I0(digest_reg[29]),
        .I1(digest_reg[61]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[93]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[125]),
        .O(\read_data_OBUF[29]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[29]_inst_i_8 
       (.I0(\read_data_OBUF[29]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[29]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[29]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[29]_inst_i_9 
       (.I0(\read_data_OBUF[29]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[29]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[29]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[2]_inst 
       (.I(read_data_OBUF[2]),
        .O(read_data[2]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[2]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[2]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[2]_inst_i_10 
       (.I0(core_block[386]),
        .I1(core_block[418]),
        .I2(address_IBUF[1]),
        .I3(core_block[450]),
        .I4(address_IBUF[0]),
        .I5(core_block[482]),
        .O(\read_data_OBUF[2]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[2]_inst_i_11 
       (.I0(core_block[258]),
        .I1(core_block[290]),
        .I2(address_IBUF[1]),
        .I3(core_block[322]),
        .I4(address_IBUF[0]),
        .I5(core_block[354]),
        .O(\read_data_OBUF[2]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[2]_inst_i_12 
       (.I0(core_block[130]),
        .I1(core_block[162]),
        .I2(address_IBUF[1]),
        .I3(core_block[194]),
        .I4(address_IBUF[0]),
        .I5(core_block[226]),
        .O(\read_data_OBUF[2]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[2]_inst_i_13 
       (.I0(core_block[2]),
        .I1(core_block[34]),
        .I2(address_IBUF[1]),
        .I3(core_block[66]),
        .I4(address_IBUF[0]),
        .I5(core_block[98]),
        .O(\read_data_OBUF[2]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[2]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[2]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[2]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[2]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[2]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[2]_inst_i_3 
       (.I0(\read_data_OBUF[2]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[2]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[2]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[2]_inst_i_4 
       (.I0(\read_data_OBUF[2]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[2]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[2]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT5 #(
    .INIT(32'h00000308)) 
    \read_data_OBUF[2]_inst_i_5 
       (.I0(p_1_in[2]),
        .I1(address_IBUF[3]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[0]),
        .I4(address_IBUF[2]),
        .O(\read_data_OBUF[2]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[2]_inst_i_6 
       (.I0(digest_reg[130]),
        .I1(digest_reg[162]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[194]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[226]),
        .O(\read_data_OBUF[2]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[2]_inst_i_7 
       (.I0(digest_reg[2]),
        .I1(digest_reg[34]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[66]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[98]),
        .O(\read_data_OBUF[2]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[2]_inst_i_8 
       (.I0(\read_data_OBUF[2]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[2]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[2]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[2]_inst_i_9 
       (.I0(\read_data_OBUF[2]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[2]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[2]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[30]_inst 
       (.I(read_data_OBUF[30]),
        .O(read_data[30]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[30]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[30]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[30]_inst_i_10 
       (.I0(core_block[414]),
        .I1(core_block[446]),
        .I2(address_IBUF[1]),
        .I3(core_block[478]),
        .I4(address_IBUF[0]),
        .I5(core_block[510]),
        .O(\read_data_OBUF[30]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[30]_inst_i_11 
       (.I0(core_block[286]),
        .I1(core_block[318]),
        .I2(address_IBUF[1]),
        .I3(core_block[350]),
        .I4(address_IBUF[0]),
        .I5(core_block[382]),
        .O(\read_data_OBUF[30]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[30]_inst_i_12 
       (.I0(core_block[158]),
        .I1(core_block[190]),
        .I2(address_IBUF[1]),
        .I3(core_block[222]),
        .I4(address_IBUF[0]),
        .I5(core_block[254]),
        .O(\read_data_OBUF[30]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[30]_inst_i_13 
       (.I0(core_block[30]),
        .I1(core_block[62]),
        .I2(address_IBUF[1]),
        .I3(core_block[94]),
        .I4(address_IBUF[0]),
        .I5(core_block[126]),
        .O(\read_data_OBUF[30]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[30]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[30]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[30]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[30]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[30]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[30]_inst_i_3 
       (.I0(\read_data_OBUF[30]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[30]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[30]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[30]_inst_i_4 
       (.I0(\read_data_OBUF[30]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[30]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[30]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \read_data_OBUF[30]_inst_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[0]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[3]),
        .O(\read_data_OBUF[30]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[30]_inst_i_6 
       (.I0(digest_reg[158]),
        .I1(digest_reg[190]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[222]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[254]),
        .O(\read_data_OBUF[30]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[30]_inst_i_7 
       (.I0(digest_reg[30]),
        .I1(digest_reg[62]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[94]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[126]),
        .O(\read_data_OBUF[30]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[30]_inst_i_8 
       (.I0(\read_data_OBUF[30]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[30]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[30]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[30]_inst_i_9 
       (.I0(\read_data_OBUF[30]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[30]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[30]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[31]_inst 
       (.I(read_data_OBUF[31]),
        .O(read_data[31]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[31]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[31]_inst_i_10 
       (.I0(core_block[159]),
        .I1(core_block[191]),
        .I2(address_IBUF[1]),
        .I3(core_block[223]),
        .I4(address_IBUF[0]),
        .I5(core_block[255]),
        .O(\read_data_OBUF[31]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[31]_inst_i_11 
       (.I0(core_block[31]),
        .I1(core_block[63]),
        .I2(address_IBUF[1]),
        .I3(core_block[95]),
        .I4(address_IBUF[0]),
        .I5(core_block[127]),
        .O(\read_data_OBUF[31]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[31]_inst_i_2 
       (.I0(\read_data_OBUF[31]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[31]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[31]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[31]_inst_i_3 
       (.I0(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[31]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[31]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[31]_inst_i_4 
       (.I0(\read_data_OBUF[31]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[31]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[31]_inst_i_5 
       (.I0(\read_data_OBUF[31]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[31]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[31]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[31]_inst_i_6 
       (.I0(digest_reg[159]),
        .I1(digest_reg[191]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[223]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[255]),
        .O(\read_data_OBUF[31]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[31]_inst_i_7 
       (.I0(digest_reg[31]),
        .I1(digest_reg[63]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[95]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[127]),
        .O(\read_data_OBUF[31]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[31]_inst_i_8 
       (.I0(core_block[415]),
        .I1(core_block[447]),
        .I2(address_IBUF[1]),
        .I3(core_block[479]),
        .I4(address_IBUF[0]),
        .I5(core_block[511]),
        .O(\read_data_OBUF[31]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[31]_inst_i_9 
       (.I0(core_block[287]),
        .I1(core_block[319]),
        .I2(address_IBUF[1]),
        .I3(core_block[351]),
        .I4(address_IBUF[0]),
        .I5(core_block[383]),
        .O(\read_data_OBUF[31]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[3]_inst 
       (.I(read_data_OBUF[3]),
        .O(read_data[3]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[3]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[3]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[3]_inst_i_10 
       (.I0(core_block[131]),
        .I1(core_block[163]),
        .I2(address_IBUF[1]),
        .I3(core_block[195]),
        .I4(address_IBUF[0]),
        .I5(core_block[227]),
        .O(\read_data_OBUF[3]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[3]_inst_i_11 
       (.I0(core_block[3]),
        .I1(core_block[35]),
        .I2(address_IBUF[1]),
        .I3(core_block[67]),
        .I4(address_IBUF[0]),
        .I5(core_block[99]),
        .O(\read_data_OBUF[3]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[3]_inst_i_2 
       (.I0(\read_data_OBUF[3]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[3]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[3]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[3]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[3]_inst_i_3 
       (.I0(\read_data_OBUF[3]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[3]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[3]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[3]_inst_i_4 
       (.I0(\read_data_OBUF[3]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[3]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[3]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[3]_inst_i_5 
       (.I0(\read_data_OBUF[3]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[3]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[3]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[3]_inst_i_6 
       (.I0(digest_reg[131]),
        .I1(digest_reg[163]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[195]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[227]),
        .O(\read_data_OBUF[3]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[3]_inst_i_7 
       (.I0(digest_reg[3]),
        .I1(digest_reg[35]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[67]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[99]),
        .O(\read_data_OBUF[3]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[3]_inst_i_8 
       (.I0(core_block[387]),
        .I1(core_block[419]),
        .I2(address_IBUF[1]),
        .I3(core_block[451]),
        .I4(address_IBUF[0]),
        .I5(core_block[483]),
        .O(\read_data_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[3]_inst_i_9 
       (.I0(core_block[259]),
        .I1(core_block[291]),
        .I2(address_IBUF[1]),
        .I3(core_block[323]),
        .I4(address_IBUF[0]),
        .I5(core_block[355]),
        .O(\read_data_OBUF[3]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[4]_inst 
       (.I(read_data_OBUF[4]),
        .O(read_data[4]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[4]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[4]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[4]_inst_i_10 
       (.I0(core_block[260]),
        .I1(core_block[292]),
        .I2(address_IBUF[1]),
        .I3(core_block[324]),
        .I4(address_IBUF[0]),
        .I5(core_block[356]),
        .O(\read_data_OBUF[4]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[4]_inst_i_11 
       (.I0(core_block[132]),
        .I1(core_block[164]),
        .I2(address_IBUF[1]),
        .I3(core_block[196]),
        .I4(address_IBUF[0]),
        .I5(core_block[228]),
        .O(\read_data_OBUF[4]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[4]_inst_i_12 
       (.I0(core_block[4]),
        .I1(core_block[36]),
        .I2(address_IBUF[1]),
        .I3(core_block[68]),
        .I4(address_IBUF[0]),
        .I5(core_block[100]),
        .O(\read_data_OBUF[4]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[4]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[4]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[4]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[29]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[4]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[4]_inst_i_3 
       (.I0(\read_data_OBUF[4]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[4]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[4]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[4]_inst_i_4 
       (.I0(\read_data_OBUF[4]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[4]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[4]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[4]_inst_i_5 
       (.I0(digest_reg[132]),
        .I1(digest_reg[164]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[196]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[228]),
        .O(\read_data_OBUF[4]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[4]_inst_i_6 
       (.I0(digest_reg[4]),
        .I1(digest_reg[36]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[68]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[100]),
        .O(\read_data_OBUF[4]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[4]_inst_i_7 
       (.I0(\read_data_OBUF[4]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[4]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[4]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[4]_inst_i_8 
       (.I0(\read_data_OBUF[4]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[4]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[4]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[4]_inst_i_9 
       (.I0(core_block[388]),
        .I1(core_block[420]),
        .I2(address_IBUF[1]),
        .I3(core_block[452]),
        .I4(address_IBUF[0]),
        .I5(core_block[484]),
        .O(\read_data_OBUF[4]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[5]_inst 
       (.I(read_data_OBUF[5]),
        .O(read_data[5]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[5]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[5]_inst_i_10 
       (.I0(core_block[261]),
        .I1(core_block[293]),
        .I2(address_IBUF[1]),
        .I3(core_block[325]),
        .I4(address_IBUF[0]),
        .I5(core_block[357]),
        .O(\read_data_OBUF[5]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[5]_inst_i_11 
       (.I0(core_block[133]),
        .I1(core_block[165]),
        .I2(address_IBUF[1]),
        .I3(core_block[197]),
        .I4(address_IBUF[0]),
        .I5(core_block[229]),
        .O(\read_data_OBUF[5]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[5]_inst_i_12 
       (.I0(core_block[5]),
        .I1(core_block[37]),
        .I2(address_IBUF[1]),
        .I3(core_block[69]),
        .I4(address_IBUF[0]),
        .I5(core_block[101]),
        .O(\read_data_OBUF[5]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \read_data_OBUF[5]_inst_i_2 
       (.I0(address_IBUF[3]),
        .I1(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I2(address_IBUF[5]),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(address_IBUF[4]),
        .I5(\read_data_OBUF[29]_inst_i_5_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[5]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_5_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[5]_inst_i_4 
       (.I0(\read_data_OBUF[5]_inst_i_7_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[5]_inst_i_5 
       (.I0(digest_reg[133]),
        .I1(digest_reg[165]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[197]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[229]),
        .O(\read_data_OBUF[5]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[5]_inst_i_6 
       (.I0(digest_reg[5]),
        .I1(digest_reg[37]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[69]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[101]),
        .O(\read_data_OBUF[5]_inst_i_6_n_0 ));
  MUXF7 \read_data_OBUF[5]_inst_i_7 
       (.I0(\read_data_OBUF[5]_inst_i_9_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_10_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_7_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[5]_inst_i_8 
       (.I0(\read_data_OBUF[5]_inst_i_11_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_12_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[5]_inst_i_9 
       (.I0(core_block[389]),
        .I1(core_block[421]),
        .I2(address_IBUF[1]),
        .I3(core_block[453]),
        .I4(address_IBUF[0]),
        .I5(core_block[485]),
        .O(\read_data_OBUF[5]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[6]_inst 
       (.I(read_data_OBUF[6]),
        .O(read_data[6]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[6]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[6]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[6]_inst_i_10 
       (.I0(core_block[134]),
        .I1(core_block[166]),
        .I2(address_IBUF[1]),
        .I3(core_block[198]),
        .I4(address_IBUF[0]),
        .I5(core_block[230]),
        .O(\read_data_OBUF[6]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[6]_inst_i_11 
       (.I0(core_block[6]),
        .I1(core_block[38]),
        .I2(address_IBUF[1]),
        .I3(core_block[70]),
        .I4(address_IBUF[0]),
        .I5(core_block[102]),
        .O(\read_data_OBUF[6]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[6]_inst_i_2 
       (.I0(\read_data_OBUF[6]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[6]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[6]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[6]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[6]_inst_i_3 
       (.I0(\read_data_OBUF[6]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[6]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[6]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[6]_inst_i_4 
       (.I0(\read_data_OBUF[6]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[6]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[6]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[6]_inst_i_5 
       (.I0(\read_data_OBUF[6]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[6]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[6]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[6]_inst_i_6 
       (.I0(digest_reg[134]),
        .I1(digest_reg[166]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[198]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[230]),
        .O(\read_data_OBUF[6]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[6]_inst_i_7 
       (.I0(digest_reg[6]),
        .I1(digest_reg[38]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[70]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[102]),
        .O(\read_data_OBUF[6]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[6]_inst_i_8 
       (.I0(core_block[390]),
        .I1(core_block[422]),
        .I2(address_IBUF[1]),
        .I3(core_block[454]),
        .I4(address_IBUF[0]),
        .I5(core_block[486]),
        .O(\read_data_OBUF[6]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[6]_inst_i_9 
       (.I0(core_block[262]),
        .I1(core_block[294]),
        .I2(address_IBUF[1]),
        .I3(core_block[326]),
        .I4(address_IBUF[0]),
        .I5(core_block[358]),
        .O(\read_data_OBUF[6]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[7]_inst 
       (.I(read_data_OBUF[7]),
        .O(read_data[7]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[7]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[7]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[7]_inst_i_10 
       (.I0(core_block[135]),
        .I1(core_block[167]),
        .I2(address_IBUF[1]),
        .I3(core_block[199]),
        .I4(address_IBUF[0]),
        .I5(core_block[231]),
        .O(\read_data_OBUF[7]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[7]_inst_i_11 
       (.I0(core_block[7]),
        .I1(core_block[39]),
        .I2(address_IBUF[1]),
        .I3(core_block[71]),
        .I4(address_IBUF[0]),
        .I5(core_block[103]),
        .O(\read_data_OBUF[7]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[7]_inst_i_2 
       (.I0(\read_data_OBUF[7]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[7]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[7]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[7]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[7]_inst_i_3 
       (.I0(\read_data_OBUF[7]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[7]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[7]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[7]_inst_i_4 
       (.I0(\read_data_OBUF[7]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[7]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[7]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[7]_inst_i_5 
       (.I0(\read_data_OBUF[7]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[7]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[7]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[7]_inst_i_6 
       (.I0(digest_reg[135]),
        .I1(digest_reg[167]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[199]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[231]),
        .O(\read_data_OBUF[7]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[7]_inst_i_7 
       (.I0(digest_reg[7]),
        .I1(digest_reg[39]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[71]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[103]),
        .O(\read_data_OBUF[7]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[7]_inst_i_8 
       (.I0(core_block[391]),
        .I1(core_block[423]),
        .I2(address_IBUF[1]),
        .I3(core_block[455]),
        .I4(address_IBUF[0]),
        .I5(core_block[487]),
        .O(\read_data_OBUF[7]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[7]_inst_i_9 
       (.I0(core_block[263]),
        .I1(core_block[295]),
        .I2(address_IBUF[1]),
        .I3(core_block[327]),
        .I4(address_IBUF[0]),
        .I5(core_block[359]),
        .O(\read_data_OBUF[7]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[8]_inst 
       (.I(read_data_OBUF[8]),
        .O(read_data[8]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[8]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[8]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[8]_inst_i_10 
       (.I0(core_block[392]),
        .I1(core_block[424]),
        .I2(address_IBUF[1]),
        .I3(core_block[456]),
        .I4(address_IBUF[0]),
        .I5(core_block[488]),
        .O(\read_data_OBUF[8]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[8]_inst_i_11 
       (.I0(core_block[264]),
        .I1(core_block[296]),
        .I2(address_IBUF[1]),
        .I3(core_block[328]),
        .I4(address_IBUF[0]),
        .I5(core_block[360]),
        .O(\read_data_OBUF[8]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[8]_inst_i_12 
       (.I0(core_block[136]),
        .I1(core_block[168]),
        .I2(address_IBUF[1]),
        .I3(core_block[200]),
        .I4(address_IBUF[0]),
        .I5(core_block[232]),
        .O(\read_data_OBUF[8]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[8]_inst_i_13 
       (.I0(core_block[8]),
        .I1(core_block[40]),
        .I2(address_IBUF[1]),
        .I3(core_block[72]),
        .I4(address_IBUF[0]),
        .I5(core_block[104]),
        .O(\read_data_OBUF[8]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3000300030BB3088)) 
    \read_data_OBUF[8]_inst_i_2 
       (.I0(\read_data_OBUF[8]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[8]_inst_i_4_n_0 ),
        .I3(address_IBUF[4]),
        .I4(\read_data_OBUF[8]_inst_i_5_n_0 ),
        .I5(address_IBUF[3]),
        .O(\read_data_OBUF[8]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[8]_inst_i_3 
       (.I0(\read_data_OBUF[8]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[8]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[8]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF8 \read_data_OBUF[8]_inst_i_4 
       (.I0(\read_data_OBUF[8]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[8]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[8]_inst_i_4_n_0 ),
        .S(address_IBUF[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \read_data_OBUF[8]_inst_i_5 
       (.I0(address_IBUF[1]),
        .I1(address_IBUF[2]),
        .O(\read_data_OBUF[8]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[8]_inst_i_6 
       (.I0(digest_reg[136]),
        .I1(digest_reg[168]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[200]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[232]),
        .O(\read_data_OBUF[8]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[8]_inst_i_7 
       (.I0(digest_reg[8]),
        .I1(digest_reg[40]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[72]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[104]),
        .O(\read_data_OBUF[8]_inst_i_7_n_0 ));
  MUXF7 \read_data_OBUF[8]_inst_i_8 
       (.I0(\read_data_OBUF[8]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[8]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[8]_inst_i_8_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[8]_inst_i_9 
       (.I0(\read_data_OBUF[8]_inst_i_12_n_0 ),
        .I1(\read_data_OBUF[8]_inst_i_13_n_0 ),
        .O(\read_data_OBUF[8]_inst_i_9_n_0 ),
        .S(address_IBUF[2]));
  OBUF \read_data_OBUF[9]_inst 
       (.I(read_data_OBUF[9]),
        .O(read_data[9]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \read_data_OBUF[9]_inst_i_1 
       (.I0(we_IBUF),
        .I1(address_IBUF[6]),
        .I2(\read_data_OBUF[9]_inst_i_2_n_0 ),
        .I3(address_IBUF[7]),
        .I4(cs_IBUF),
        .O(read_data_OBUF[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[9]_inst_i_10 
       (.I0(core_block[137]),
        .I1(core_block[169]),
        .I2(address_IBUF[1]),
        .I3(core_block[201]),
        .I4(address_IBUF[0]),
        .I5(core_block[233]),
        .O(\read_data_OBUF[9]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[9]_inst_i_11 
       (.I0(core_block[9]),
        .I1(core_block[41]),
        .I2(address_IBUF[1]),
        .I3(core_block[73]),
        .I4(address_IBUF[0]),
        .I5(core_block[105]),
        .O(\read_data_OBUF[9]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003000880088)) 
    \read_data_OBUF[9]_inst_i_2 
       (.I0(\read_data_OBUF[9]_inst_i_3_n_0 ),
        .I1(address_IBUF[5]),
        .I2(\read_data_OBUF[9]_inst_i_4_n_0 ),
        .I3(address_IBUF[3]),
        .I4(\read_data_OBUF[9]_inst_i_5_n_0 ),
        .I5(address_IBUF[4]),
        .O(\read_data_OBUF[9]_inst_i_2_n_0 ));
  MUXF7 \read_data_OBUF[9]_inst_i_3 
       (.I0(\read_data_OBUF[9]_inst_i_6_n_0 ),
        .I1(\read_data_OBUF[9]_inst_i_7_n_0 ),
        .O(\read_data_OBUF[9]_inst_i_3_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[9]_inst_i_4 
       (.I0(\read_data_OBUF[9]_inst_i_8_n_0 ),
        .I1(\read_data_OBUF[9]_inst_i_9_n_0 ),
        .O(\read_data_OBUF[9]_inst_i_4_n_0 ),
        .S(address_IBUF[2]));
  MUXF7 \read_data_OBUF[9]_inst_i_5 
       (.I0(\read_data_OBUF[9]_inst_i_10_n_0 ),
        .I1(\read_data_OBUF[9]_inst_i_11_n_0 ),
        .O(\read_data_OBUF[9]_inst_i_5_n_0 ),
        .S(address_IBUF[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[9]_inst_i_6 
       (.I0(digest_reg[137]),
        .I1(digest_reg[169]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[201]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[233]),
        .O(\read_data_OBUF[9]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[9]_inst_i_7 
       (.I0(digest_reg[9]),
        .I1(digest_reg[41]),
        .I2(address_IBUF[1]),
        .I3(digest_reg[73]),
        .I4(address_IBUF[0]),
        .I5(digest_reg[105]),
        .O(\read_data_OBUF[9]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[9]_inst_i_8 
       (.I0(core_block[393]),
        .I1(core_block[425]),
        .I2(address_IBUF[1]),
        .I3(core_block[457]),
        .I4(address_IBUF[0]),
        .I5(core_block[489]),
        .O(\read_data_OBUF[9]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[9]_inst_i_9 
       (.I0(core_block[265]),
        .I1(core_block[297]),
        .I2(address_IBUF[1]),
        .I3(core_block[329]),
        .I4(address_IBUF[0]),
        .I5(core_block[361]),
        .O(\read_data_OBUF[9]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ready_reg_i_1
       (.I0(\core/sha256_ctrl_reg [0]),
        .I1(\core/sha256_ctrl_reg [1]),
        .O(core_ready));
  FDCE #(
    .INIT(1'b0)) 
    ready_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\w_mem[13][31]_i_3_n_0 ),
        .D(core_ready),
        .Q(data1[0]));
  IBUF reset_n_IBUF_inst
       (.I(reset_n),
        .O(reset_n_IBUF));
  LUT2 #(
    .INIT(4'h2)) 
    \t_ctr_reg[0]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/t_ctr_reg_reg [0]),
        .O(\core/t_ctr_new [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \t_ctr_reg[1]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [0]),
        .O(\core/t_ctr_new [1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \t_ctr_reg[2]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/t_ctr_reg_reg [0]),
        .I2(\core/t_ctr_reg_reg [1]),
        .I3(\core/t_ctr_reg_reg [2]),
        .O(\core/t_ctr_new [2]));
  LUT5 #(
    .INIT(32'h7F800000)) 
    \t_ctr_reg[3]_i_1 
       (.I0(\core/t_ctr_reg_reg [2]),
        .I1(\core/t_ctr_reg_reg [1]),
        .I2(\core/t_ctr_reg_reg [0]),
        .I3(\core/t_ctr_reg_reg [3]),
        .I4(\core/w_next ),
        .O(\t_ctr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \t_ctr_reg[4]_i_1 
       (.I0(\core/w_next ),
        .I1(\core/t_ctr_reg_reg [3]),
        .I2(\core/t_ctr_reg_reg [0]),
        .I3(\core/t_ctr_reg_reg [1]),
        .I4(\core/t_ctr_reg_reg [2]),
        .I5(\core/t_ctr_reg_reg [4]),
        .O(\core/t_ctr_new [4]));
  LUT4 #(
    .INIT(16'h8A20)) 
    \t_ctr_reg[5]_i_1 
       (.I0(\core/w_next ),
        .I1(\t_ctr_reg[5]_i_2_n_0 ),
        .I2(\core/t_ctr_reg_reg [4]),
        .I3(\core/t_ctr_reg_reg [5]),
        .O(\core/t_ctr_new [5]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \t_ctr_reg[5]_i_2 
       (.I0(\core/t_ctr_reg_reg [3]),
        .I1(\core/t_ctr_reg_reg [0]),
        .I2(\core/t_ctr_reg_reg [1]),
        .I3(\core/t_ctr_reg_reg [2]),
        .O(\t_ctr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \w_ctr_reg[0]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .O(\w_ctr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \w_ctr_reg[1]_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I2(\w_mem[3][24]_i_2_n_0 ),
        .O(\core/w_mem_inst/w_ctr_new [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[2]_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\core/w_mem_inst/w_ctr_new [2]));
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \w_ctr_reg[3]_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I4(\w_mem[3][24]_i_2_n_0 ),
        .O(\core/w_mem_inst/w_ctr_new [3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \w_ctr_reg[4]_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I5(\w_mem[3][24]_i_2_n_0 ),
        .O(\core/w_mem_inst/w_ctr_new [4]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \w_ctr_reg[4]_rep__0_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I5(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[4]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \w_ctr_reg[4]_rep__1_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I5(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[4]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \w_ctr_reg[4]_rep__2_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I5(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[4]_rep__2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \w_ctr_reg[4]_rep_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I4(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .I5(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[4]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \w_ctr_reg[5]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\w_mem[5][4]_i_2_n_0 ),
        .O(\core/w_mem_inst/w_ctr_we ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[5]_i_2 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\w_ctr_reg[5]_i_3_n_0 ),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\core/w_mem_inst/w_ctr_new [5]));
  LUT4 #(
    .INIT(16'h8000)) 
    \w_ctr_reg[5]_i_3 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [3]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [1]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [0]),
        .I3(\core/w_mem_inst/w_ctr_reg_reg [2]),
        .O(\w_ctr_reg[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[5]_rep__0_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\w_ctr_reg[5]_i_3_n_0 ),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[5]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[5]_rep__1_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\w_ctr_reg[5]_i_3_n_0 ),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[5]_rep__1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[5]_rep__2_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\w_ctr_reg[5]_i_3_n_0 ),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[5]_rep__2_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[5]_rep__3_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\w_ctr_reg[5]_i_3_n_0 ),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[5]_rep__3_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \w_ctr_reg[5]_rep_i_1 
       (.I0(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\w_ctr_reg[5]_i_3_n_0 ),
        .I3(\w_mem[3][24]_i_2_n_0 ),
        .O(\w_ctr_reg[5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][0]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [25]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[480]),
        .O(\core/w_mem_inst/w_mem00_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][10]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [3]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[490]),
        .O(\core/w_mem_inst/w_mem00_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][11]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [4]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[491]),
        .O(\core/w_mem_inst/w_mem00_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][12]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [5]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[492]),
        .O(\core/w_mem_inst/w_mem00_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][13]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [6]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[493]),
        .O(\core/w_mem_inst/w_mem00_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][14]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [7]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[494]),
        .O(\core/w_mem_inst/w_mem00_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][15]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [8]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[495]),
        .O(\core/w_mem_inst/w_mem00_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][16]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [9]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[496]),
        .O(\core/w_mem_inst/w_mem00_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][17]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [10]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[497]),
        .O(\core/w_mem_inst/w_mem00_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][18]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [11]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[498]),
        .O(\core/w_mem_inst/w_mem00_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][19]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [12]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[499]),
        .O(\core/w_mem_inst/w_mem00_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][1]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [26]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[481]),
        .O(\core/w_mem_inst/w_mem00_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][20]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [13]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[500]),
        .O(\core/w_mem_inst/w_mem00_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][21]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [14]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[501]),
        .O(\core/w_mem_inst/w_mem00_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][22]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [15]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[502]),
        .O(\core/w_mem_inst/w_mem00_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][23]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [16]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[503]),
        .O(\core/w_mem_inst/w_mem00_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][24]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [17]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[504]),
        .O(\core/w_mem_inst/w_mem00_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][25]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [18]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[505]),
        .O(\core/w_mem_inst/w_mem00_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][26]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [19]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[506]),
        .O(\core/w_mem_inst/w_mem00_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][27]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [20]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[507]),
        .O(\core/w_mem_inst/w_mem00_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][28]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [21]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[508]),
        .O(\core/w_mem_inst/w_mem00_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][29]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [22]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[509]),
        .O(\core/w_mem_inst/w_mem00_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][2]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [27]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[482]),
        .O(\core/w_mem_inst/w_mem00_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][30]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [23]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[510]),
        .O(\core/w_mem_inst/w_mem00_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][31]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [24]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[511]),
        .O(\core/w_mem_inst/w_mem00_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][3]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [28]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[483]),
        .O(\core/w_mem_inst/w_mem00_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][4]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [29]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[484]),
        .O(\core/w_mem_inst/w_mem00_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][5]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [30]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[485]),
        .O(\core/w_mem_inst/w_mem00_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][6]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [31]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[486]),
        .O(\core/w_mem_inst/w_mem00_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][7]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [0]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[487]),
        .O(\core/w_mem_inst/w_mem00_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][8]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [1]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[488]),
        .O(\core/w_mem_inst/w_mem00_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[0][9]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/p_2_in [2]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[489]),
        .O(\core/w_mem_inst/w_mem00_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][0]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [0]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[160]),
        .O(\core/w_mem_inst/w_mem10_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][10]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [10]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[170]),
        .O(\core/w_mem_inst/w_mem10_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][11]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [11]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[171]),
        .O(\core/w_mem_inst/w_mem10_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][12]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [12]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[172]),
        .O(\core/w_mem_inst/w_mem10_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][13]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [13]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[173]),
        .O(\core/w_mem_inst/w_mem10_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][14]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [14]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[174]),
        .O(\core/w_mem_inst/w_mem10_new [14]));
  LUT4 #(
    .INIT(16'h000E)) 
    \w_mem[10][14]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[10][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][15]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [15]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[175]),
        .O(\core/w_mem_inst/w_mem10_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][16]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [16]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[176]),
        .O(\core/w_mem_inst/w_mem10_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][17]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [17]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[177]),
        .O(\core/w_mem_inst/w_mem10_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][18]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [18]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[178]),
        .O(\core/w_mem_inst/w_mem10_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][19]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [19]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[179]),
        .O(\core/w_mem_inst/w_mem10_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][1]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [1]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[161]),
        .O(\core/w_mem_inst/w_mem10_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][20]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [20]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[180]),
        .O(\core/w_mem_inst/w_mem10_new [20]));
  LUT2 #(
    .INIT(4'h2)) 
    \w_mem[10][20]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[10][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][21]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [21]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[181]),
        .O(\core/w_mem_inst/w_mem10_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][22]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [22]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[182]),
        .O(\core/w_mem_inst/w_mem10_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][23]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [23]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[183]),
        .O(\core/w_mem_inst/w_mem10_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][24]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [24]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[184]),
        .O(\core/w_mem_inst/w_mem10_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][25]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [25]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[185]),
        .O(\core/w_mem_inst/w_mem10_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][26]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [26]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[186]),
        .O(\core/w_mem_inst/w_mem10_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][27]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [27]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[187]),
        .O(\core/w_mem_inst/w_mem10_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][28]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [28]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[188]),
        .O(\core/w_mem_inst/w_mem10_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][29]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [29]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[189]),
        .O(\core/w_mem_inst/w_mem10_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][2]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [2]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[162]),
        .O(\core/w_mem_inst/w_mem10_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][30]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [30]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[190]),
        .O(\core/w_mem_inst/w_mem10_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][31]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [31]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[191]),
        .O(\core/w_mem_inst/w_mem10_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][3]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [3]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[163]),
        .O(\core/w_mem_inst/w_mem10_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][4]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [4]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[164]),
        .O(\core/w_mem_inst/w_mem10_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][5]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [5]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[165]),
        .O(\core/w_mem_inst/w_mem10_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][6]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [6]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[166]),
        .O(\core/w_mem_inst/w_mem10_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][7]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [7]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[167]),
        .O(\core/w_mem_inst/w_mem10_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][8]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [8]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[168]),
        .O(\core/w_mem_inst/w_mem10_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[10][9]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[11] [9]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[169]),
        .O(\core/w_mem_inst/w_mem10_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][0]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [0]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[128]),
        .O(\core/w_mem_inst/w_mem11_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][10]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [10]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[138]),
        .O(\core/w_mem_inst/w_mem11_new [10]));
  LUT4 #(
    .INIT(16'h000E)) 
    \w_mem[11][10]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[11][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][11]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [11]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[139]),
        .O(\core/w_mem_inst/w_mem11_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][12]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [12]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[140]),
        .O(\core/w_mem_inst/w_mem11_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][13]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [13]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[141]),
        .O(\core/w_mem_inst/w_mem11_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][14]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [14]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[142]),
        .O(\core/w_mem_inst/w_mem11_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][15]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [15]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[143]),
        .O(\core/w_mem_inst/w_mem11_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][16]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [16]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[144]),
        .O(\core/w_mem_inst/w_mem11_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][17]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [17]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[145]),
        .O(\core/w_mem_inst/w_mem11_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][18]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [18]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[146]),
        .O(\core/w_mem_inst/w_mem11_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][19]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [19]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[147]),
        .O(\core/w_mem_inst/w_mem11_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][1]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [1]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[129]),
        .O(\core/w_mem_inst/w_mem11_new [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \w_mem[11][1]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[11][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][20]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [20]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[148]),
        .O(\core/w_mem_inst/w_mem11_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][21]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [21]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[149]),
        .O(\core/w_mem_inst/w_mem11_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][22]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [22]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[150]),
        .O(\core/w_mem_inst/w_mem11_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][23]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [23]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[151]),
        .O(\core/w_mem_inst/w_mem11_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][24]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [24]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[152]),
        .O(\core/w_mem_inst/w_mem11_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][25]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [25]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[153]),
        .O(\core/w_mem_inst/w_mem11_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][26]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [26]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[154]),
        .O(\core/w_mem_inst/w_mem11_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][27]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [27]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[155]),
        .O(\core/w_mem_inst/w_mem11_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][28]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [28]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[156]),
        .O(\core/w_mem_inst/w_mem11_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][29]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [29]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[157]),
        .O(\core/w_mem_inst/w_mem11_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][2]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [2]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[130]),
        .O(\core/w_mem_inst/w_mem11_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][30]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [30]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[158]),
        .O(\core/w_mem_inst/w_mem11_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][31]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [31]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[159]),
        .O(\core/w_mem_inst/w_mem11_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][3]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [3]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[131]),
        .O(\core/w_mem_inst/w_mem11_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][4]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [4]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[132]),
        .O(\core/w_mem_inst/w_mem11_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][5]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [5]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[133]),
        .O(\core/w_mem_inst/w_mem11_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][6]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [6]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[134]),
        .O(\core/w_mem_inst/w_mem11_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][7]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [7]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[135]),
        .O(\core/w_mem_inst/w_mem11_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][8]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [8]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[136]),
        .O(\core/w_mem_inst/w_mem11_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[11][9]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[12] [9]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[137]),
        .O(\core/w_mem_inst/w_mem11_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][0]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [0]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[96]),
        .O(\core/w_mem_inst/w_mem12_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][10]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [10]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[106]),
        .O(\core/w_mem_inst/w_mem12_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][11]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [11]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[107]),
        .O(\core/w_mem_inst/w_mem12_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][12]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [12]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[108]),
        .O(\core/w_mem_inst/w_mem12_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][13]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [13]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[109]),
        .O(\core/w_mem_inst/w_mem12_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][14]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [14]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[110]),
        .O(\core/w_mem_inst/w_mem12_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][15]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [15]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[111]),
        .O(\core/w_mem_inst/w_mem12_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][16]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [16]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[112]),
        .O(\core/w_mem_inst/w_mem12_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][17]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [17]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[113]),
        .O(\core/w_mem_inst/w_mem12_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][18]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [18]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[114]),
        .O(\core/w_mem_inst/w_mem12_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][19]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [19]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[115]),
        .O(\core/w_mem_inst/w_mem12_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][1]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [1]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[97]),
        .O(\core/w_mem_inst/w_mem12_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][20]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [20]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[116]),
        .O(\core/w_mem_inst/w_mem12_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][21]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [21]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[117]),
        .O(\core/w_mem_inst/w_mem12_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][22]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [22]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[118]),
        .O(\core/w_mem_inst/w_mem12_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][23]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [23]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[119]),
        .O(\core/w_mem_inst/w_mem12_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][24]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [24]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[120]),
        .O(\core/w_mem_inst/w_mem12_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][25]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [25]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[121]),
        .O(\core/w_mem_inst/w_mem12_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][26]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [26]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[122]),
        .O(\core/w_mem_inst/w_mem12_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][27]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [27]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[123]),
        .O(\core/w_mem_inst/w_mem12_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][28]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [28]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[124]),
        .O(\core/w_mem_inst/w_mem12_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][29]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [29]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[125]),
        .O(\core/w_mem_inst/w_mem12_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][2]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [2]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[98]),
        .O(\core/w_mem_inst/w_mem12_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][30]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [30]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[126]),
        .O(\core/w_mem_inst/w_mem12_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][31]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [31]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[127]),
        .O(\core/w_mem_inst/w_mem12_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][3]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [3]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[99]),
        .O(\core/w_mem_inst/w_mem12_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][4]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [4]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[100]),
        .O(\core/w_mem_inst/w_mem12_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][5]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [5]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[101]),
        .O(\core/w_mem_inst/w_mem12_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][6]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [6]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[102]),
        .O(\core/w_mem_inst/w_mem12_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][7]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [7]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[103]),
        .O(\core/w_mem_inst/w_mem12_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][8]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [8]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[104]),
        .O(\core/w_mem_inst/w_mem12_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[12][9]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[13] [9]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[105]),
        .O(\core/w_mem_inst/w_mem12_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][0]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [15]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[64]),
        .O(\core/w_mem_inst/w_mem13_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][10]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [25]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[74]),
        .O(\core/w_mem_inst/w_mem13_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][11]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [26]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[75]),
        .O(\core/w_mem_inst/w_mem13_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][12]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [27]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[76]),
        .O(\core/w_mem_inst/w_mem13_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][13]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [28]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[77]),
        .O(\core/w_mem_inst/w_mem13_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][14]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [29]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[78]),
        .O(\core/w_mem_inst/w_mem13_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][15]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [30]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[79]),
        .O(\core/w_mem_inst/w_mem13_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][16]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [31]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[80]),
        .O(\core/w_mem_inst/w_mem13_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][17]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [0]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[81]),
        .O(\core/w_mem_inst/w_mem13_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][18]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [1]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[82]),
        .O(\core/w_mem_inst/w_mem13_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][19]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [2]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[83]),
        .O(\core/w_mem_inst/w_mem13_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][1]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [16]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[65]),
        .O(\core/w_mem_inst/w_mem13_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][20]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [3]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[84]),
        .O(\core/w_mem_inst/w_mem13_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][21]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [4]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[85]),
        .O(\core/w_mem_inst/w_mem13_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][22]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [5]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[86]),
        .O(\core/w_mem_inst/w_mem13_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][23]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [6]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[87]),
        .O(\core/w_mem_inst/w_mem13_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][24]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [7]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[88]),
        .O(\core/w_mem_inst/w_mem13_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][25]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [8]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[89]),
        .O(\core/w_mem_inst/w_mem13_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][26]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [9]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[90]),
        .O(\core/w_mem_inst/w_mem13_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][27]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [10]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[91]),
        .O(\core/w_mem_inst/w_mem13_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][28]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [11]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[92]),
        .O(\core/w_mem_inst/w_mem13_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][29]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [12]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[93]),
        .O(\core/w_mem_inst/w_mem13_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][2]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [17]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[66]),
        .O(\core/w_mem_inst/w_mem13_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][30]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [13]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[94]),
        .O(\core/w_mem_inst/w_mem13_new [30]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \w_mem[13][31]_i_1 
       (.I0(\w_mem[13][31]_i_4_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I3(\w_mem[13][31]_i_5_n_0 ),
        .O(\core/w_mem_inst/w_mem_we ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][31]_i_2 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [14]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[95]),
        .O(\core/w_mem_inst/w_mem13_new [31]));
  LUT1 #(
    .INIT(2'h1)) 
    \w_mem[13][31]_i_3 
       (.I0(reset_n_IBUF),
        .O(\w_mem[13][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \w_mem[13][31]_i_4 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[13][31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \w_mem[13][31]_i_5 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[13][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \w_mem[13][31]_i_6 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[13][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \w_mem[13][31]_i_7 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[13][31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][3]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [18]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[67]),
        .O(\core/w_mem_inst/w_mem13_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][4]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [19]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[68]),
        .O(\core/w_mem_inst/w_mem13_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][5]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [20]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[69]),
        .O(\core/w_mem_inst/w_mem13_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][6]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [21]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[70]),
        .O(\core/w_mem_inst/w_mem13_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][7]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [22]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[71]),
        .O(\core/w_mem_inst/w_mem13_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][8]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [23]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[72]),
        .O(\core/w_mem_inst/w_mem13_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[13][9]_i_1 
       (.I0(\w_mem[13][31]_i_6_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__1_n_0 ),
        .I3(\core/w_mem_inst/p_5_in [24]),
        .I4(\w_mem[13][31]_i_7_n_0 ),
        .I5(core_block[73]),
        .O(\core/w_mem_inst/w_mem13_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][0]_i_1 
       (.I0(\w_mem[13][31]_i_4_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I3(\core/w_mem_inst/w_mem_reg[15] [0]),
        .I4(\w_mem[13][31]_i_5_n_0 ),
        .I5(core_block[32]),
        .O(\core/w_mem_inst/w_mem14_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][10]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [10]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[42]),
        .O(\core/w_mem_inst/w_mem14_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][11]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [11]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[43]),
        .O(\core/w_mem_inst/w_mem14_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][12]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [12]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[44]),
        .O(\core/w_mem_inst/w_mem14_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][13]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [13]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[45]),
        .O(\core/w_mem_inst/w_mem14_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][14]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [14]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[46]),
        .O(\core/w_mem_inst/w_mem14_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][15]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [15]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[47]),
        .O(\core/w_mem_inst/w_mem14_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][16]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [16]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[48]),
        .O(\core/w_mem_inst/w_mem14_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][17]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [17]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[49]),
        .O(\core/w_mem_inst/w_mem14_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][18]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [18]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[50]),
        .O(\core/w_mem_inst/w_mem14_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][19]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [19]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[51]),
        .O(\core/w_mem_inst/w_mem14_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][1]_i_1 
       (.I0(\w_mem[13][31]_i_4_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg [5]),
        .I3(\core/w_mem_inst/w_mem_reg[15] [1]),
        .I4(\w_mem[13][31]_i_5_n_0 ),
        .I5(core_block[33]),
        .O(\core/w_mem_inst/w_mem14_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][20]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [20]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[52]),
        .O(\core/w_mem_inst/w_mem14_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][21]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [21]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[53]),
        .O(\core/w_mem_inst/w_mem14_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][22]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [22]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[54]),
        .O(\core/w_mem_inst/w_mem14_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][23]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [23]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[55]),
        .O(\core/w_mem_inst/w_mem14_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][24]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [24]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[56]),
        .O(\core/w_mem_inst/w_mem14_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][25]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [25]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[57]),
        .O(\core/w_mem_inst/w_mem14_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][26]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [26]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[58]),
        .O(\core/w_mem_inst/w_mem14_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][27]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [27]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[59]),
        .O(\core/w_mem_inst/w_mem14_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][28]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [28]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[60]),
        .O(\core/w_mem_inst/w_mem14_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][29]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [29]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[61]),
        .O(\core/w_mem_inst/w_mem14_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][2]_i_1 
       (.I0(\w_mem[13][31]_i_4_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [2]),
        .I4(\w_mem[13][31]_i_5_n_0 ),
        .I5(core_block[34]),
        .O(\core/w_mem_inst/w_mem14_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][30]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [30]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[62]),
        .O(\core/w_mem_inst/w_mem14_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][31]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [31]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[63]),
        .O(\core/w_mem_inst/w_mem14_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][3]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [3]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[35]),
        .O(\core/w_mem_inst/w_mem14_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][4]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [4]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[36]),
        .O(\core/w_mem_inst/w_mem14_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][5]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [5]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[37]),
        .O(\core/w_mem_inst/w_mem14_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][6]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [6]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[38]),
        .O(\core/w_mem_inst/w_mem14_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][7]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [7]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[39]),
        .O(\core/w_mem_inst/w_mem14_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][8]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [8]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[40]),
        .O(\core/w_mem_inst/w_mem14_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[14][9]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[15] [9]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[41]),
        .O(\core/w_mem_inst/w_mem14_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][0]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [0]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[0]),
        .O(\core/w_mem_inst/w_mem15_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][10]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [10]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[10]),
        .O(\core/w_mem_inst/w_mem15_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][11]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [11]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[11]),
        .O(\core/w_mem_inst/w_mem15_new [11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][11]_i_10 
       (.I0(\w_mem[15][11]_i_6_n_0 ),
        .I1(\w_mem[15][11]_i_15_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [1]),
        .I3(\core/w_mem_inst/p_5_in [8]),
        .I4(\core/w_mem_inst/p_5_in [10]),
        .I5(\w_mem[15][11]_i_16_n_0 ),
        .O(\w_mem[15][11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][11]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [10]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [10]),
        .I2(\core/w_mem_inst/p_2_in [21]),
        .I3(\core/w_mem_inst/p_2_in [10]),
        .I4(\core/w_mem_inst/p_2_in [6]),
        .O(\w_mem[15][11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][11]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [9]),
        .I1(\core/w_mem_inst/p_2_in [5]),
        .I2(\core/w_mem_inst/p_2_in [9]),
        .I3(\core/w_mem_inst/p_2_in [20]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [9]),
        .O(\w_mem[15][11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][11]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [9]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [9]),
        .I2(\core/w_mem_inst/p_2_in [20]),
        .I3(\core/w_mem_inst/p_2_in [9]),
        .I4(\core/w_mem_inst/p_2_in [5]),
        .O(\w_mem[15][11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][11]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [8]),
        .I1(\core/w_mem_inst/p_2_in [4]),
        .I2(\core/w_mem_inst/p_2_in [8]),
        .I3(\core/w_mem_inst/p_2_in [19]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [8]),
        .O(\w_mem[15][11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][11]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [8]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [8]),
        .I2(\core/w_mem_inst/p_2_in [19]),
        .I3(\core/w_mem_inst/p_2_in [8]),
        .I4(\core/w_mem_inst/p_2_in [4]),
        .O(\w_mem[15][11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][11]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [7]),
        .I1(\core/w_mem_inst/p_2_in [3]),
        .I2(\core/w_mem_inst/p_2_in [7]),
        .I3(\core/w_mem_inst/p_2_in [18]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [7]),
        .O(\w_mem[15][11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][11]_i_17 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [7]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [7]),
        .I2(\core/w_mem_inst/p_2_in [18]),
        .I3(\core/w_mem_inst/p_2_in [7]),
        .I4(\core/w_mem_inst/p_2_in [3]),
        .O(\w_mem[15][11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][11]_i_18 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [6]),
        .I1(\core/w_mem_inst/p_2_in [2]),
        .I2(\core/w_mem_inst/p_2_in [6]),
        .I3(\core/w_mem_inst/p_2_in [17]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [6]),
        .O(\w_mem[15][11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][11]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [3]),
        .I1(\core/w_mem_inst/p_5_in [10]),
        .I2(\core/w_mem_inst/p_5_in [12]),
        .I3(\w_mem[15][11]_i_11_n_0 ),
        .I4(\w_mem[15][11]_i_12_n_0 ),
        .O(\w_mem[15][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][11]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [2]),
        .I1(\core/w_mem_inst/p_5_in [9]),
        .I2(\core/w_mem_inst/p_5_in [11]),
        .I3(\w_mem[15][11]_i_13_n_0 ),
        .I4(\w_mem[15][11]_i_14_n_0 ),
        .O(\w_mem[15][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][11]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [1]),
        .I1(\core/w_mem_inst/p_5_in [8]),
        .I2(\core/w_mem_inst/p_5_in [10]),
        .I3(\w_mem[15][11]_i_15_n_0 ),
        .I4(\w_mem[15][11]_i_16_n_0 ),
        .O(\w_mem[15][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][11]_i_6 
       (.I0(\core/w_mem_inst/p_5_in [0]),
        .I1(\core/w_mem_inst/p_5_in [7]),
        .I2(\core/w_mem_inst/p_5_in [9]),
        .I3(\w_mem[15][11]_i_17_n_0 ),
        .I4(\w_mem[15][11]_i_18_n_0 ),
        .O(\w_mem[15][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][11]_i_7 
       (.I0(\w_mem[15][11]_i_3_n_0 ),
        .I1(\w_mem[15][15]_i_17_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [4]),
        .I3(\core/w_mem_inst/p_5_in [11]),
        .I4(\core/w_mem_inst/p_5_in [13]),
        .I5(\w_mem[15][15]_i_18_n_0 ),
        .O(\w_mem[15][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][11]_i_8 
       (.I0(\w_mem[15][11]_i_4_n_0 ),
        .I1(\w_mem[15][11]_i_11_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [3]),
        .I3(\core/w_mem_inst/p_5_in [10]),
        .I4(\core/w_mem_inst/p_5_in [12]),
        .I5(\w_mem[15][11]_i_12_n_0 ),
        .O(\w_mem[15][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][11]_i_9 
       (.I0(\w_mem[15][11]_i_5_n_0 ),
        .I1(\w_mem[15][11]_i_13_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [2]),
        .I3(\core/w_mem_inst/p_5_in [9]),
        .I4(\core/w_mem_inst/p_5_in [11]),
        .I5(\w_mem[15][11]_i_14_n_0 ),
        .O(\w_mem[15][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][12]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [12]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[12]),
        .O(\core/w_mem_inst/w_mem15_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][13]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [13]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[13]),
        .O(\core/w_mem_inst/w_mem15_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][14]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [14]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[14]),
        .O(\core/w_mem_inst/w_mem15_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][15]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [15]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[15]),
        .O(\core/w_mem_inst/w_mem15_new [15]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][15]_i_10 
       (.I0(\w_mem[15][15]_i_6_n_0 ),
        .I1(\w_mem[15][15]_i_15_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [5]),
        .I3(\core/w_mem_inst/p_5_in [12]),
        .I4(\core/w_mem_inst/p_5_in [14]),
        .I5(\w_mem[15][15]_i_16_n_0 ),
        .O(\w_mem[15][15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][15]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [14]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [14]),
        .I2(\core/w_mem_inst/p_2_in [25]),
        .I3(\core/w_mem_inst/p_2_in [14]),
        .I4(\core/w_mem_inst/p_2_in [10]),
        .O(\w_mem[15][15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][15]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [13]),
        .I1(\core/w_mem_inst/p_2_in [9]),
        .I2(\core/w_mem_inst/p_2_in [13]),
        .I3(\core/w_mem_inst/p_2_in [24]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [13]),
        .O(\w_mem[15][15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][15]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [13]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [13]),
        .I2(\core/w_mem_inst/p_2_in [24]),
        .I3(\core/w_mem_inst/p_2_in [13]),
        .I4(\core/w_mem_inst/p_2_in [9]),
        .O(\w_mem[15][15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][15]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [12]),
        .I1(\core/w_mem_inst/p_2_in [8]),
        .I2(\core/w_mem_inst/p_2_in [12]),
        .I3(\core/w_mem_inst/p_2_in [23]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [12]),
        .O(\w_mem[15][15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][15]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [12]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [12]),
        .I2(\core/w_mem_inst/p_2_in [23]),
        .I3(\core/w_mem_inst/p_2_in [12]),
        .I4(\core/w_mem_inst/p_2_in [8]),
        .O(\w_mem[15][15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][15]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [11]),
        .I1(\core/w_mem_inst/p_2_in [7]),
        .I2(\core/w_mem_inst/p_2_in [11]),
        .I3(\core/w_mem_inst/p_2_in [22]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [11]),
        .O(\w_mem[15][15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][15]_i_17 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [11]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [11]),
        .I2(\core/w_mem_inst/p_2_in [22]),
        .I3(\core/w_mem_inst/p_2_in [11]),
        .I4(\core/w_mem_inst/p_2_in [7]),
        .O(\w_mem[15][15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][15]_i_18 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [10]),
        .I1(\core/w_mem_inst/p_2_in [6]),
        .I2(\core/w_mem_inst/p_2_in [10]),
        .I3(\core/w_mem_inst/p_2_in [21]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [10]),
        .O(\w_mem[15][15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][15]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [7]),
        .I1(\core/w_mem_inst/p_5_in [14]),
        .I2(\core/w_mem_inst/p_5_in [16]),
        .I3(\w_mem[15][15]_i_11_n_0 ),
        .I4(\w_mem[15][15]_i_12_n_0 ),
        .O(\w_mem[15][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][15]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [6]),
        .I1(\core/w_mem_inst/p_5_in [13]),
        .I2(\core/w_mem_inst/p_5_in [15]),
        .I3(\w_mem[15][15]_i_13_n_0 ),
        .I4(\w_mem[15][15]_i_14_n_0 ),
        .O(\w_mem[15][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][15]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [5]),
        .I1(\core/w_mem_inst/p_5_in [12]),
        .I2(\core/w_mem_inst/p_5_in [14]),
        .I3(\w_mem[15][15]_i_15_n_0 ),
        .I4(\w_mem[15][15]_i_16_n_0 ),
        .O(\w_mem[15][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][15]_i_6 
       (.I0(\core/w_mem_inst/p_5_in [4]),
        .I1(\core/w_mem_inst/p_5_in [11]),
        .I2(\core/w_mem_inst/p_5_in [13]),
        .I3(\w_mem[15][15]_i_17_n_0 ),
        .I4(\w_mem[15][15]_i_18_n_0 ),
        .O(\w_mem[15][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][15]_i_7 
       (.I0(\w_mem[15][15]_i_3_n_0 ),
        .I1(\w_mem[15][19]_i_17_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [8]),
        .I3(\core/w_mem_inst/p_5_in [15]),
        .I4(\core/w_mem_inst/p_5_in [17]),
        .I5(\w_mem[15][19]_i_18_n_0 ),
        .O(\w_mem[15][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][15]_i_8 
       (.I0(\w_mem[15][15]_i_4_n_0 ),
        .I1(\w_mem[15][15]_i_11_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [7]),
        .I3(\core/w_mem_inst/p_5_in [14]),
        .I4(\core/w_mem_inst/p_5_in [16]),
        .I5(\w_mem[15][15]_i_12_n_0 ),
        .O(\w_mem[15][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][15]_i_9 
       (.I0(\w_mem[15][15]_i_5_n_0 ),
        .I1(\w_mem[15][15]_i_13_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [6]),
        .I3(\core/w_mem_inst/p_5_in [13]),
        .I4(\core/w_mem_inst/p_5_in [15]),
        .I5(\w_mem[15][15]_i_14_n_0 ),
        .O(\w_mem[15][15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][16]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [16]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[16]),
        .O(\core/w_mem_inst/w_mem15_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][17]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [17]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[17]),
        .O(\core/w_mem_inst/w_mem15_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][18]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [18]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[18]),
        .O(\core/w_mem_inst/w_mem15_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][19]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [19]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[19]),
        .O(\core/w_mem_inst/w_mem15_new [19]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][19]_i_10 
       (.I0(\w_mem[15][19]_i_6_n_0 ),
        .I1(\w_mem[15][19]_i_15_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [9]),
        .I3(\core/w_mem_inst/p_5_in [16]),
        .I4(\core/w_mem_inst/p_5_in [18]),
        .I5(\w_mem[15][19]_i_16_n_0 ),
        .O(\w_mem[15][19]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][19]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [18]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [18]),
        .I2(\core/w_mem_inst/p_2_in [29]),
        .I3(\core/w_mem_inst/p_2_in [18]),
        .I4(\core/w_mem_inst/p_2_in [14]),
        .O(\w_mem[15][19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][19]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [17]),
        .I1(\core/w_mem_inst/p_2_in [13]),
        .I2(\core/w_mem_inst/p_2_in [17]),
        .I3(\core/w_mem_inst/p_2_in [28]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [17]),
        .O(\w_mem[15][19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][19]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [17]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [17]),
        .I2(\core/w_mem_inst/p_2_in [28]),
        .I3(\core/w_mem_inst/p_2_in [17]),
        .I4(\core/w_mem_inst/p_2_in [13]),
        .O(\w_mem[15][19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][19]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [16]),
        .I1(\core/w_mem_inst/p_2_in [12]),
        .I2(\core/w_mem_inst/p_2_in [16]),
        .I3(\core/w_mem_inst/p_2_in [27]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [16]),
        .O(\w_mem[15][19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][19]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [16]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [16]),
        .I2(\core/w_mem_inst/p_2_in [27]),
        .I3(\core/w_mem_inst/p_2_in [16]),
        .I4(\core/w_mem_inst/p_2_in [12]),
        .O(\w_mem[15][19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][19]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [15]),
        .I1(\core/w_mem_inst/p_2_in [11]),
        .I2(\core/w_mem_inst/p_2_in [15]),
        .I3(\core/w_mem_inst/p_2_in [26]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [15]),
        .O(\w_mem[15][19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][19]_i_17 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [15]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [15]),
        .I2(\core/w_mem_inst/p_2_in [26]),
        .I3(\core/w_mem_inst/p_2_in [15]),
        .I4(\core/w_mem_inst/p_2_in [11]),
        .O(\w_mem[15][19]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][19]_i_18 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [14]),
        .I1(\core/w_mem_inst/p_2_in [10]),
        .I2(\core/w_mem_inst/p_2_in [14]),
        .I3(\core/w_mem_inst/p_2_in [25]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [14]),
        .O(\w_mem[15][19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][19]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [11]),
        .I1(\core/w_mem_inst/p_5_in [18]),
        .I2(\core/w_mem_inst/p_5_in [20]),
        .I3(\w_mem[15][19]_i_11_n_0 ),
        .I4(\w_mem[15][19]_i_12_n_0 ),
        .O(\w_mem[15][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][19]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [10]),
        .I1(\core/w_mem_inst/p_5_in [17]),
        .I2(\core/w_mem_inst/p_5_in [19]),
        .I3(\w_mem[15][19]_i_13_n_0 ),
        .I4(\w_mem[15][19]_i_14_n_0 ),
        .O(\w_mem[15][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][19]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [9]),
        .I1(\core/w_mem_inst/p_5_in [16]),
        .I2(\core/w_mem_inst/p_5_in [18]),
        .I3(\w_mem[15][19]_i_15_n_0 ),
        .I4(\w_mem[15][19]_i_16_n_0 ),
        .O(\w_mem[15][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][19]_i_6 
       (.I0(\core/w_mem_inst/p_5_in [8]),
        .I1(\core/w_mem_inst/p_5_in [15]),
        .I2(\core/w_mem_inst/p_5_in [17]),
        .I3(\w_mem[15][19]_i_17_n_0 ),
        .I4(\w_mem[15][19]_i_18_n_0 ),
        .O(\w_mem[15][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][19]_i_7 
       (.I0(\w_mem[15][19]_i_3_n_0 ),
        .I1(\w_mem[15][23]_i_17_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [12]),
        .I3(\core/w_mem_inst/p_5_in [19]),
        .I4(\core/w_mem_inst/p_5_in [21]),
        .I5(\w_mem[15][23]_i_18_n_0 ),
        .O(\w_mem[15][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][19]_i_8 
       (.I0(\w_mem[15][19]_i_4_n_0 ),
        .I1(\w_mem[15][19]_i_11_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [11]),
        .I3(\core/w_mem_inst/p_5_in [18]),
        .I4(\core/w_mem_inst/p_5_in [20]),
        .I5(\w_mem[15][19]_i_12_n_0 ),
        .O(\w_mem[15][19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][19]_i_9 
       (.I0(\w_mem[15][19]_i_5_n_0 ),
        .I1(\w_mem[15][19]_i_13_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [10]),
        .I3(\core/w_mem_inst/p_5_in [17]),
        .I4(\core/w_mem_inst/p_5_in [19]),
        .I5(\w_mem[15][19]_i_14_n_0 ),
        .O(\w_mem[15][19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][1]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [1]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[1]),
        .O(\core/w_mem_inst/w_mem15_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][20]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [20]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[20]),
        .O(\core/w_mem_inst/w_mem15_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][21]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [21]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[21]),
        .O(\core/w_mem_inst/w_mem15_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][22]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [22]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[22]),
        .O(\core/w_mem_inst/w_mem15_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][23]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [23]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[23]),
        .O(\core/w_mem_inst/w_mem15_new [23]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][23]_i_10 
       (.I0(\w_mem[15][23]_i_6_n_0 ),
        .I1(\w_mem[15][23]_i_15_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [13]),
        .I3(\core/w_mem_inst/p_5_in [20]),
        .I4(\core/w_mem_inst/p_5_in [22]),
        .I5(\w_mem[15][23]_i_16_n_0 ),
        .O(\w_mem[15][23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][23]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [22]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [22]),
        .I2(\core/w_mem_inst/p_2_in [1]),
        .I3(\core/w_mem_inst/p_2_in [22]),
        .I4(\core/w_mem_inst/p_2_in [18]),
        .O(\w_mem[15][23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][23]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [21]),
        .I1(\core/w_mem_inst/p_2_in [17]),
        .I2(\core/w_mem_inst/p_2_in [21]),
        .I3(\core/w_mem_inst/p_2_in [0]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [21]),
        .O(\w_mem[15][23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][23]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [21]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [21]),
        .I2(\core/w_mem_inst/p_2_in [0]),
        .I3(\core/w_mem_inst/p_2_in [21]),
        .I4(\core/w_mem_inst/p_2_in [17]),
        .O(\w_mem[15][23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][23]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [20]),
        .I1(\core/w_mem_inst/p_2_in [16]),
        .I2(\core/w_mem_inst/p_2_in [20]),
        .I3(\core/w_mem_inst/p_2_in [31]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [20]),
        .O(\w_mem[15][23]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][23]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [20]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [20]),
        .I2(\core/w_mem_inst/p_2_in [31]),
        .I3(\core/w_mem_inst/p_2_in [20]),
        .I4(\core/w_mem_inst/p_2_in [16]),
        .O(\w_mem[15][23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][23]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [19]),
        .I1(\core/w_mem_inst/p_2_in [15]),
        .I2(\core/w_mem_inst/p_2_in [19]),
        .I3(\core/w_mem_inst/p_2_in [30]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [19]),
        .O(\w_mem[15][23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][23]_i_17 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [19]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [19]),
        .I2(\core/w_mem_inst/p_2_in [30]),
        .I3(\core/w_mem_inst/p_2_in [19]),
        .I4(\core/w_mem_inst/p_2_in [15]),
        .O(\w_mem[15][23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][23]_i_18 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [18]),
        .I1(\core/w_mem_inst/p_2_in [14]),
        .I2(\core/w_mem_inst/p_2_in [18]),
        .I3(\core/w_mem_inst/p_2_in [29]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [18]),
        .O(\w_mem[15][23]_i_18_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][23]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [22]),
        .I1(\core/w_mem_inst/p_5_in [24]),
        .I2(\w_mem[15][23]_i_11_n_0 ),
        .I3(\w_mem[15][23]_i_12_n_0 ),
        .O(\w_mem[15][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][23]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [14]),
        .I1(\core/w_mem_inst/p_5_in [21]),
        .I2(\core/w_mem_inst/p_5_in [23]),
        .I3(\w_mem[15][23]_i_13_n_0 ),
        .I4(\w_mem[15][23]_i_14_n_0 ),
        .O(\w_mem[15][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][23]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [13]),
        .I1(\core/w_mem_inst/p_5_in [20]),
        .I2(\core/w_mem_inst/p_5_in [22]),
        .I3(\w_mem[15][23]_i_15_n_0 ),
        .I4(\w_mem[15][23]_i_16_n_0 ),
        .O(\w_mem[15][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][23]_i_6 
       (.I0(\core/w_mem_inst/p_5_in [12]),
        .I1(\core/w_mem_inst/p_5_in [19]),
        .I2(\core/w_mem_inst/p_5_in [21]),
        .I3(\w_mem[15][23]_i_17_n_0 ),
        .I4(\w_mem[15][23]_i_18_n_0 ),
        .O(\w_mem[15][23]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][23]_i_7 
       (.I0(\core/w_mem_inst/p_5_in [23]),
        .I1(\core/w_mem_inst/p_5_in [25]),
        .I2(\w_mem[15][27]_i_17_n_0 ),
        .I3(\w_mem[15][27]_i_18_n_0 ),
        .I4(\w_mem[15][23]_i_3_n_0 ),
        .O(\w_mem[15][23]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][23]_i_8 
       (.I0(\core/w_mem_inst/p_5_in [22]),
        .I1(\core/w_mem_inst/p_5_in [24]),
        .I2(\w_mem[15][23]_i_11_n_0 ),
        .I3(\w_mem[15][23]_i_12_n_0 ),
        .I4(\w_mem[15][23]_i_4_n_0 ),
        .O(\w_mem[15][23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][23]_i_9 
       (.I0(\w_mem[15][23]_i_5_n_0 ),
        .I1(\w_mem[15][23]_i_13_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [14]),
        .I3(\core/w_mem_inst/p_5_in [21]),
        .I4(\core/w_mem_inst/p_5_in [23]),
        .I5(\w_mem[15][23]_i_14_n_0 ),
        .O(\w_mem[15][23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][24]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [24]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[24]),
        .O(\core/w_mem_inst/w_mem15_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][25]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [25]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[25]),
        .O(\core/w_mem_inst/w_mem15_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][26]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [26]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[26]),
        .O(\core/w_mem_inst/w_mem15_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][27]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [27]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[27]),
        .O(\core/w_mem_inst/w_mem15_new [27]));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_10 
       (.I0(\core/w_mem_inst/p_5_in [24]),
        .I1(\core/w_mem_inst/p_5_in [26]),
        .I2(\w_mem[15][27]_i_15_n_0 ),
        .I3(\w_mem[15][27]_i_16_n_0 ),
        .I4(\w_mem[15][27]_i_6_n_0 ),
        .O(\w_mem[15][27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [26]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [26]),
        .I2(\core/w_mem_inst/p_2_in [5]),
        .I3(\core/w_mem_inst/p_2_in [26]),
        .I4(\core/w_mem_inst/p_2_in [22]),
        .O(\w_mem[15][27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][27]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [25]),
        .I1(\core/w_mem_inst/p_2_in [21]),
        .I2(\core/w_mem_inst/p_2_in [25]),
        .I3(\core/w_mem_inst/p_2_in [4]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [25]),
        .O(\w_mem[15][27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [25]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [25]),
        .I2(\core/w_mem_inst/p_2_in [4]),
        .I3(\core/w_mem_inst/p_2_in [25]),
        .I4(\core/w_mem_inst/p_2_in [21]),
        .O(\w_mem[15][27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][27]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [24]),
        .I1(\core/w_mem_inst/p_2_in [20]),
        .I2(\core/w_mem_inst/p_2_in [24]),
        .I3(\core/w_mem_inst/p_2_in [3]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [24]),
        .O(\w_mem[15][27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [24]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [24]),
        .I2(\core/w_mem_inst/p_2_in [3]),
        .I3(\core/w_mem_inst/p_2_in [24]),
        .I4(\core/w_mem_inst/p_2_in [20]),
        .O(\w_mem[15][27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][27]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [23]),
        .I1(\core/w_mem_inst/p_2_in [19]),
        .I2(\core/w_mem_inst/p_2_in [23]),
        .I3(\core/w_mem_inst/p_2_in [2]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [23]),
        .O(\w_mem[15][27]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_17 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [23]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [23]),
        .I2(\core/w_mem_inst/p_2_in [2]),
        .I3(\core/w_mem_inst/p_2_in [23]),
        .I4(\core/w_mem_inst/p_2_in [19]),
        .O(\w_mem[15][27]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][27]_i_18 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [22]),
        .I1(\core/w_mem_inst/p_2_in [18]),
        .I2(\core/w_mem_inst/p_2_in [22]),
        .I3(\core/w_mem_inst/p_2_in [1]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [22]),
        .O(\w_mem[15][27]_i_18_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][27]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [26]),
        .I1(\core/w_mem_inst/p_5_in [28]),
        .I2(\w_mem[15][27]_i_11_n_0 ),
        .I3(\w_mem[15][27]_i_12_n_0 ),
        .O(\w_mem[15][27]_i_3_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][27]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [25]),
        .I1(\core/w_mem_inst/p_5_in [27]),
        .I2(\w_mem[15][27]_i_13_n_0 ),
        .I3(\w_mem[15][27]_i_14_n_0 ),
        .O(\w_mem[15][27]_i_4_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][27]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [24]),
        .I1(\core/w_mem_inst/p_5_in [26]),
        .I2(\w_mem[15][27]_i_15_n_0 ),
        .I3(\w_mem[15][27]_i_16_n_0 ),
        .O(\w_mem[15][27]_i_5_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][27]_i_6 
       (.I0(\core/w_mem_inst/p_5_in [23]),
        .I1(\core/w_mem_inst/p_5_in [25]),
        .I2(\w_mem[15][27]_i_17_n_0 ),
        .I3(\w_mem[15][27]_i_18_n_0 ),
        .O(\w_mem[15][27]_i_6_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_7 
       (.I0(\core/w_mem_inst/p_5_in [27]),
        .I1(\core/w_mem_inst/p_5_in [29]),
        .I2(\w_mem[15][31]_i_14_n_0 ),
        .I3(\w_mem[15][31]_i_15_n_0 ),
        .I4(\w_mem[15][27]_i_3_n_0 ),
        .O(\w_mem[15][27]_i_7_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_8 
       (.I0(\core/w_mem_inst/p_5_in [26]),
        .I1(\core/w_mem_inst/p_5_in [28]),
        .I2(\w_mem[15][27]_i_11_n_0 ),
        .I3(\w_mem[15][27]_i_12_n_0 ),
        .I4(\w_mem[15][27]_i_4_n_0 ),
        .O(\w_mem[15][27]_i_8_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][27]_i_9 
       (.I0(\core/w_mem_inst/p_5_in [25]),
        .I1(\core/w_mem_inst/p_5_in [27]),
        .I2(\w_mem[15][27]_i_13_n_0 ),
        .I3(\w_mem[15][27]_i_14_n_0 ),
        .I4(\w_mem[15][27]_i_5_n_0 ),
        .O(\w_mem[15][27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][28]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [28]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[28]),
        .O(\core/w_mem_inst/w_mem15_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][29]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [29]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[29]),
        .O(\core/w_mem_inst/w_mem15_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][2]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [2]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[2]),
        .O(\core/w_mem_inst/w_mem15_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][30]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [30]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[30]),
        .O(\core/w_mem_inst/w_mem15_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][31]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [31]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[31]),
        .O(\core/w_mem_inst/w_mem15_new [31]));
  LUT4 #(
    .INIT(16'h6996)) 
    \w_mem[15][31]_i_10 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [29]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [29]),
        .I2(\core/w_mem_inst/p_2_in [8]),
        .I3(\core/w_mem_inst/p_2_in [29]),
        .O(\w_mem[15][31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][31]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [28]),
        .I1(\core/w_mem_inst/p_2_in [24]),
        .I2(\core/w_mem_inst/p_2_in [28]),
        .I3(\core/w_mem_inst/p_2_in [7]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [28]),
        .O(\w_mem[15][31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][31]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [28]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [28]),
        .I2(\core/w_mem_inst/p_2_in [7]),
        .I3(\core/w_mem_inst/p_2_in [28]),
        .I4(\core/w_mem_inst/p_2_in [24]),
        .O(\w_mem[15][31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][31]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [27]),
        .I1(\core/w_mem_inst/p_2_in [23]),
        .I2(\core/w_mem_inst/p_2_in [27]),
        .I3(\core/w_mem_inst/p_2_in [6]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [27]),
        .O(\w_mem[15][31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][31]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [27]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [27]),
        .I2(\core/w_mem_inst/p_2_in [6]),
        .I3(\core/w_mem_inst/p_2_in [27]),
        .I4(\core/w_mem_inst/p_2_in [23]),
        .O(\w_mem[15][31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][31]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [26]),
        .I1(\core/w_mem_inst/p_2_in [22]),
        .I2(\core/w_mem_inst/p_2_in [26]),
        .I3(\core/w_mem_inst/p_2_in [5]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [26]),
        .O(\w_mem[15][31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hBE28)) 
    \w_mem[15][31]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [29]),
        .I1(\core/w_mem_inst/p_2_in [29]),
        .I2(\core/w_mem_inst/p_2_in [8]),
        .I3(\core/w_mem_inst/w_mem_reg[0] [29]),
        .O(\w_mem[15][31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \w_mem[15][31]_i_17 
       (.I0(\core/w_mem_inst/p_5_in [0]),
        .I1(\core/w_mem_inst/p_5_in [30]),
        .O(\core/w_mem_inst/d1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][31]_i_18 
       (.I0(\core/w_mem_inst/p_2_in [31]),
        .I1(\core/w_mem_inst/p_2_in [10]),
        .I2(\core/w_mem_inst/w_mem_reg[9] [31]),
        .I3(\core/w_mem_inst/w_mem_reg[0] [31]),
        .I4(\core/w_mem_inst/p_5_in [31]),
        .I5(\core/w_mem_inst/p_5_in [1]),
        .O(\w_mem[15][31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \w_mem[15][31]_i_19 
       (.I0(\core/w_mem_inst/p_2_in [9]),
        .I1(\core/w_mem_inst/p_2_in [30]),
        .O(\core/w_mem_inst/d0 [30]));
  LUT4 #(
    .INIT(16'h6996)) 
    \w_mem[15][31]_i_20 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [30]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [30]),
        .I2(\core/w_mem_inst/p_2_in [9]),
        .I3(\core/w_mem_inst/p_2_in [30]),
        .O(\w_mem[15][31]_i_20_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][31]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [29]),
        .I1(\core/w_mem_inst/p_5_in [31]),
        .I2(\w_mem[15][31]_i_10_n_0 ),
        .I3(\w_mem[15][31]_i_11_n_0 ),
        .O(\w_mem[15][31]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][31]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [28]),
        .I1(\core/w_mem_inst/p_5_in [30]),
        .I2(\w_mem[15][31]_i_12_n_0 ),
        .I3(\w_mem[15][31]_i_13_n_0 ),
        .O(\w_mem[15][31]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \w_mem[15][31]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [27]),
        .I1(\core/w_mem_inst/p_5_in [29]),
        .I2(\w_mem[15][31]_i_14_n_0 ),
        .I3(\w_mem[15][31]_i_15_n_0 ),
        .O(\w_mem[15][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \w_mem[15][31]_i_6 
       (.I0(\w_mem[15][31]_i_16_n_0 ),
        .I1(\core/w_mem_inst/d1 ),
        .I2(\w_mem[15][31]_i_18_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [30]),
        .I4(\core/w_mem_inst/d0 [30]),
        .I5(\core/w_mem_inst/w_mem_reg[0] [30]),
        .O(\w_mem[15][31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][31]_i_7 
       (.I0(\w_mem[15][31]_i_3_n_0 ),
        .I1(\w_mem[15][31]_i_20_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [30]),
        .I3(\core/w_mem_inst/p_5_in [0]),
        .I4(\w_mem[15][31]_i_16_n_0 ),
        .O(\w_mem[15][31]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][31]_i_8 
       (.I0(\core/w_mem_inst/p_5_in [29]),
        .I1(\core/w_mem_inst/p_5_in [31]),
        .I2(\w_mem[15][31]_i_10_n_0 ),
        .I3(\w_mem[15][31]_i_11_n_0 ),
        .I4(\w_mem[15][31]_i_4_n_0 ),
        .O(\w_mem[15][31]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][31]_i_9 
       (.I0(\core/w_mem_inst/p_5_in [28]),
        .I1(\core/w_mem_inst/p_5_in [30]),
        .I2(\w_mem[15][31]_i_12_n_0 ),
        .I3(\w_mem[15][31]_i_13_n_0 ),
        .I4(\w_mem[15][31]_i_5_n_0 ),
        .O(\w_mem[15][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][3]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [3]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[3]),
        .O(\core/w_mem_inst/w_mem15_new [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \w_mem[15][3]_i_10 
       (.I0(\w_mem[15][3]_i_6_n_0 ),
        .I1(\core/w_mem_inst/p_5_in [25]),
        .I2(\core/w_mem_inst/p_5_in [0]),
        .I3(\core/w_mem_inst/p_5_in [2]),
        .O(\w_mem[15][3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][3]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [2]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [2]),
        .I2(\core/w_mem_inst/p_2_in [13]),
        .I3(\core/w_mem_inst/p_2_in [2]),
        .I4(\core/w_mem_inst/p_2_in [30]),
        .O(\w_mem[15][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][3]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [1]),
        .I1(\core/w_mem_inst/p_2_in [29]),
        .I2(\core/w_mem_inst/p_2_in [1]),
        .I3(\core/w_mem_inst/p_2_in [12]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [1]),
        .O(\w_mem[15][3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \w_mem[15][3]_i_13 
       (.I0(\core/w_mem_inst/p_2_in [12]),
        .I1(\core/w_mem_inst/p_2_in [1]),
        .I2(\core/w_mem_inst/p_2_in [29]),
        .O(\core/w_mem_inst/d0 [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][3]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [1]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [1]),
        .I2(\core/w_mem_inst/p_2_in [12]),
        .I3(\core/w_mem_inst/p_2_in [1]),
        .I4(\core/w_mem_inst/p_2_in [29]),
        .O(\w_mem[15][3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][3]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [27]),
        .I1(\core/w_mem_inst/p_5_in [2]),
        .I2(\core/w_mem_inst/p_5_in [4]),
        .I3(\w_mem[15][3]_i_11_n_0 ),
        .I4(\w_mem[15][3]_i_12_n_0 ),
        .O(\w_mem[15][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][3]_i_4 
       (.I0(\w_mem[15][3]_i_12_n_0 ),
        .I1(\core/w_mem_inst/p_5_in [4]),
        .I2(\core/w_mem_inst/p_5_in [2]),
        .I3(\core/w_mem_inst/p_5_in [27]),
        .I4(\w_mem[15][3]_i_11_n_0 ),
        .O(\w_mem[15][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][3]_i_5 
       (.I0(\core/w_mem_inst/d0 [1]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [1]),
        .I2(\core/w_mem_inst/w_mem_reg[0] [1]),
        .I3(\core/w_mem_inst/p_5_in [26]),
        .I4(\core/w_mem_inst/p_5_in [1]),
        .I5(\core/w_mem_inst/p_5_in [3]),
        .O(\w_mem[15][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][3]_i_6 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [0]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [0]),
        .I2(\core/w_mem_inst/p_2_in [11]),
        .I3(\core/w_mem_inst/p_2_in [0]),
        .I4(\core/w_mem_inst/p_2_in [28]),
        .O(\w_mem[15][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][3]_i_7 
       (.I0(\w_mem[15][3]_i_3_n_0 ),
        .I1(\w_mem[15][7]_i_17_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [28]),
        .I3(\core/w_mem_inst/p_5_in [3]),
        .I4(\core/w_mem_inst/p_5_in [5]),
        .I5(\w_mem[15][7]_i_18_n_0 ),
        .O(\w_mem[15][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6AA6A66A)) 
    \w_mem[15][3]_i_8 
       (.I0(\w_mem[15][3]_i_4_n_0 ),
        .I1(\w_mem[15][3]_i_14_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [3]),
        .I3(\core/w_mem_inst/p_5_in [1]),
        .I4(\core/w_mem_inst/p_5_in [26]),
        .O(\w_mem[15][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h566565566AA6A66A)) 
    \w_mem[15][3]_i_9 
       (.I0(\w_mem[15][3]_i_5_n_0 ),
        .I1(\core/w_mem_inst/w_mem_reg[0] [0]),
        .I2(\core/w_mem_inst/p_2_in [11]),
        .I3(\core/w_mem_inst/p_2_in [0]),
        .I4(\core/w_mem_inst/p_2_in [28]),
        .I5(\core/w_mem_inst/w_mem_reg[9] [0]),
        .O(\w_mem[15][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][4]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [4]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[4]),
        .O(\core/w_mem_inst/w_mem15_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][5]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [5]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[5]),
        .O(\core/w_mem_inst/w_mem15_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][6]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [6]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[6]),
        .O(\core/w_mem_inst/w_mem15_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][7]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [7]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[7]),
        .O(\core/w_mem_inst/w_mem15_new [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][7]_i_10 
       (.I0(\w_mem[15][7]_i_6_n_0 ),
        .I1(\w_mem[15][7]_i_15_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [29]),
        .I3(\core/w_mem_inst/p_5_in [4]),
        .I4(\core/w_mem_inst/p_5_in [6]),
        .I5(\w_mem[15][7]_i_16_n_0 ),
        .O(\w_mem[15][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][7]_i_11 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [6]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [6]),
        .I2(\core/w_mem_inst/p_2_in [17]),
        .I3(\core/w_mem_inst/p_2_in [6]),
        .I4(\core/w_mem_inst/p_2_in [2]),
        .O(\w_mem[15][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][7]_i_12 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [5]),
        .I1(\core/w_mem_inst/p_2_in [1]),
        .I2(\core/w_mem_inst/p_2_in [5]),
        .I3(\core/w_mem_inst/p_2_in [16]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [5]),
        .O(\w_mem[15][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][7]_i_13 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [5]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [5]),
        .I2(\core/w_mem_inst/p_2_in [16]),
        .I3(\core/w_mem_inst/p_2_in [5]),
        .I4(\core/w_mem_inst/p_2_in [1]),
        .O(\w_mem[15][7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][7]_i_14 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [4]),
        .I1(\core/w_mem_inst/p_2_in [0]),
        .I2(\core/w_mem_inst/p_2_in [4]),
        .I3(\core/w_mem_inst/p_2_in [15]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [4]),
        .O(\w_mem[15][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][7]_i_15 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [4]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [4]),
        .I2(\core/w_mem_inst/p_2_in [15]),
        .I3(\core/w_mem_inst/p_2_in [4]),
        .I4(\core/w_mem_inst/p_2_in [0]),
        .O(\w_mem[15][7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][7]_i_16 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [3]),
        .I1(\core/w_mem_inst/p_2_in [31]),
        .I2(\core/w_mem_inst/p_2_in [3]),
        .I3(\core/w_mem_inst/p_2_in [14]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [3]),
        .O(\w_mem[15][7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \w_mem[15][7]_i_17 
       (.I0(\core/w_mem_inst/w_mem_reg[0] [3]),
        .I1(\core/w_mem_inst/w_mem_reg[9] [3]),
        .I2(\core/w_mem_inst/p_2_in [14]),
        .I3(\core/w_mem_inst/p_2_in [3]),
        .I4(\core/w_mem_inst/p_2_in [31]),
        .O(\w_mem[15][7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \w_mem[15][7]_i_18 
       (.I0(\core/w_mem_inst/w_mem_reg[9] [2]),
        .I1(\core/w_mem_inst/p_2_in [30]),
        .I2(\core/w_mem_inst/p_2_in [2]),
        .I3(\core/w_mem_inst/p_2_in [13]),
        .I4(\core/w_mem_inst/w_mem_reg[0] [2]),
        .O(\w_mem[15][7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][7]_i_3 
       (.I0(\core/w_mem_inst/p_5_in [31]),
        .I1(\core/w_mem_inst/p_5_in [6]),
        .I2(\core/w_mem_inst/p_5_in [8]),
        .I3(\w_mem[15][7]_i_11_n_0 ),
        .I4(\w_mem[15][7]_i_12_n_0 ),
        .O(\w_mem[15][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][7]_i_4 
       (.I0(\core/w_mem_inst/p_5_in [30]),
        .I1(\core/w_mem_inst/p_5_in [5]),
        .I2(\core/w_mem_inst/p_5_in [7]),
        .I3(\w_mem[15][7]_i_13_n_0 ),
        .I4(\w_mem[15][7]_i_14_n_0 ),
        .O(\w_mem[15][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][7]_i_5 
       (.I0(\core/w_mem_inst/p_5_in [29]),
        .I1(\core/w_mem_inst/p_5_in [4]),
        .I2(\core/w_mem_inst/p_5_in [6]),
        .I3(\w_mem[15][7]_i_15_n_0 ),
        .I4(\w_mem[15][7]_i_16_n_0 ),
        .O(\w_mem[15][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \w_mem[15][7]_i_6 
       (.I0(\core/w_mem_inst/p_5_in [28]),
        .I1(\core/w_mem_inst/p_5_in [3]),
        .I2(\core/w_mem_inst/p_5_in [5]),
        .I3(\w_mem[15][7]_i_17_n_0 ),
        .I4(\w_mem[15][7]_i_18_n_0 ),
        .O(\w_mem[15][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][7]_i_7 
       (.I0(\w_mem[15][7]_i_3_n_0 ),
        .I1(\w_mem[15][11]_i_17_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [0]),
        .I3(\core/w_mem_inst/p_5_in [7]),
        .I4(\core/w_mem_inst/p_5_in [9]),
        .I5(\w_mem[15][11]_i_18_n_0 ),
        .O(\w_mem[15][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][7]_i_8 
       (.I0(\w_mem[15][7]_i_4_n_0 ),
        .I1(\w_mem[15][7]_i_11_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [31]),
        .I3(\core/w_mem_inst/p_5_in [6]),
        .I4(\core/w_mem_inst/p_5_in [8]),
        .I5(\w_mem[15][7]_i_12_n_0 ),
        .O(\w_mem[15][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \w_mem[15][7]_i_9 
       (.I0(\w_mem[15][7]_i_5_n_0 ),
        .I1(\w_mem[15][7]_i_13_n_0 ),
        .I2(\core/w_mem_inst/p_5_in [30]),
        .I3(\core/w_mem_inst/p_5_in [5]),
        .I4(\core/w_mem_inst/p_5_in [7]),
        .I5(\w_mem[15][7]_i_14_n_0 ),
        .O(\w_mem[15][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][8]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [8]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[8]),
        .O(\core/w_mem_inst/w_mem15_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[15][9]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_new [9]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[9]),
        .O(\core/w_mem_inst/w_mem15_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][0]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [0]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[448]),
        .O(\core/w_mem_inst/w_mem01_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][10]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [10]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[458]),
        .O(\core/w_mem_inst/w_mem01_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][11]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [11]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[459]),
        .O(\core/w_mem_inst/w_mem01_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][12]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [12]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[460]),
        .O(\core/w_mem_inst/w_mem01_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][13]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [13]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[461]),
        .O(\core/w_mem_inst/w_mem01_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][14]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [14]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[462]),
        .O(\core/w_mem_inst/w_mem01_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][15]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [15]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[463]),
        .O(\core/w_mem_inst/w_mem01_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][16]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [16]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[464]),
        .O(\core/w_mem_inst/w_mem01_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][17]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [17]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[465]),
        .O(\core/w_mem_inst/w_mem01_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][18]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [18]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[466]),
        .O(\core/w_mem_inst/w_mem01_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][19]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [19]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[467]),
        .O(\core/w_mem_inst/w_mem01_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][1]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [1]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[449]),
        .O(\core/w_mem_inst/w_mem01_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][20]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [20]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[468]),
        .O(\core/w_mem_inst/w_mem01_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][21]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [21]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[469]),
        .O(\core/w_mem_inst/w_mem01_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][22]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [22]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[470]),
        .O(\core/w_mem_inst/w_mem01_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][23]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [23]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[471]),
        .O(\core/w_mem_inst/w_mem01_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][24]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [24]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[472]),
        .O(\core/w_mem_inst/w_mem01_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][25]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [25]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[473]),
        .O(\core/w_mem_inst/w_mem01_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][26]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [26]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[474]),
        .O(\core/w_mem_inst/w_mem01_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][27]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [27]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[475]),
        .O(\core/w_mem_inst/w_mem01_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][28]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [28]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[476]),
        .O(\core/w_mem_inst/w_mem01_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][29]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [29]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[477]),
        .O(\core/w_mem_inst/w_mem01_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][2]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [2]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[450]),
        .O(\core/w_mem_inst/w_mem01_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][30]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [30]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[478]),
        .O(\core/w_mem_inst/w_mem01_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][31]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [31]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[479]),
        .O(\core/w_mem_inst/w_mem01_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][3]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [3]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[451]),
        .O(\core/w_mem_inst/w_mem01_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][4]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [4]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[452]),
        .O(\core/w_mem_inst/w_mem01_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][5]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [5]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[453]),
        .O(\core/w_mem_inst/w_mem01_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][6]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [6]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[454]),
        .O(\core/w_mem_inst/w_mem01_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][7]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [7]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[455]),
        .O(\core/w_mem_inst/w_mem01_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][8]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [8]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[456]),
        .O(\core/w_mem_inst/w_mem01_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[1][9]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[2] [9]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[457]),
        .O(\core/w_mem_inst/w_mem01_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][0]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [0]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[416]),
        .O(\core/w_mem_inst/w_mem02_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][10]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [10]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[426]),
        .O(\core/w_mem_inst/w_mem02_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][11]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [11]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[427]),
        .O(\core/w_mem_inst/w_mem02_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][12]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [12]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[428]),
        .O(\core/w_mem_inst/w_mem02_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][13]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [13]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[429]),
        .O(\core/w_mem_inst/w_mem02_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][14]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [14]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[430]),
        .O(\core/w_mem_inst/w_mem02_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][15]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [15]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[431]),
        .O(\core/w_mem_inst/w_mem02_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][16]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [16]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[432]),
        .O(\core/w_mem_inst/w_mem02_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][17]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [17]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[433]),
        .O(\core/w_mem_inst/w_mem02_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][18]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [18]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[434]),
        .O(\core/w_mem_inst/w_mem02_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][19]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [19]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[435]),
        .O(\core/w_mem_inst/w_mem02_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][1]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [1]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[417]),
        .O(\core/w_mem_inst/w_mem02_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][20]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [20]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[436]),
        .O(\core/w_mem_inst/w_mem02_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][21]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [21]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[437]),
        .O(\core/w_mem_inst/w_mem02_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][22]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [22]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[438]),
        .O(\core/w_mem_inst/w_mem02_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][23]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [23]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[439]),
        .O(\core/w_mem_inst/w_mem02_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][24]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [24]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[440]),
        .O(\core/w_mem_inst/w_mem02_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][25]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [25]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[441]),
        .O(\core/w_mem_inst/w_mem02_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][26]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [26]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[442]),
        .O(\core/w_mem_inst/w_mem02_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][27]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [27]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[443]),
        .O(\core/w_mem_inst/w_mem02_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][28]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [28]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[444]),
        .O(\core/w_mem_inst/w_mem02_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][29]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [29]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[445]),
        .O(\core/w_mem_inst/w_mem02_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][2]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [2]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[418]),
        .O(\core/w_mem_inst/w_mem02_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][30]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [30]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[446]),
        .O(\core/w_mem_inst/w_mem02_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][31]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [31]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[447]),
        .O(\core/w_mem_inst/w_mem02_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][3]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [3]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[419]),
        .O(\core/w_mem_inst/w_mem02_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][4]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [4]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[420]),
        .O(\core/w_mem_inst/w_mem02_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][5]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [5]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[421]),
        .O(\core/w_mem_inst/w_mem02_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][6]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [6]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[422]),
        .O(\core/w_mem_inst/w_mem02_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][7]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [7]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[423]),
        .O(\core/w_mem_inst/w_mem02_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][8]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [8]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[424]),
        .O(\core/w_mem_inst/w_mem02_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[2][9]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__2_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[3] [9]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[425]),
        .O(\core/w_mem_inst/w_mem02_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][0]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [0]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[384]),
        .O(\core/w_mem_inst/w_mem03_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][10]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [10]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[394]),
        .O(\core/w_mem_inst/w_mem03_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][11]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [11]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[395]),
        .O(\core/w_mem_inst/w_mem03_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][12]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [12]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[396]),
        .O(\core/w_mem_inst/w_mem03_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][13]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [13]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[397]),
        .O(\core/w_mem_inst/w_mem03_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][14]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [14]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[398]),
        .O(\core/w_mem_inst/w_mem03_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][15]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [15]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[399]),
        .O(\core/w_mem_inst/w_mem03_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][16]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [16]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[400]),
        .O(\core/w_mem_inst/w_mem03_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][17]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [17]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[401]),
        .O(\core/w_mem_inst/w_mem03_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][18]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [18]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[402]),
        .O(\core/w_mem_inst/w_mem03_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][19]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [19]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[403]),
        .O(\core/w_mem_inst/w_mem03_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][1]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [1]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[385]),
        .O(\core/w_mem_inst/w_mem03_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][20]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [20]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[404]),
        .O(\core/w_mem_inst/w_mem03_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][21]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [21]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[405]),
        .O(\core/w_mem_inst/w_mem03_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][22]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [22]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[406]),
        .O(\core/w_mem_inst/w_mem03_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][23]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [23]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[407]),
        .O(\core/w_mem_inst/w_mem03_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][24]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [24]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[408]),
        .O(\core/w_mem_inst/w_mem03_new [24]));
  LUT2 #(
    .INIT(4'h2)) 
    \w_mem[3][24]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[3][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][25]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [25]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[409]),
        .O(\core/w_mem_inst/w_mem03_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][26]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [26]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[410]),
        .O(\core/w_mem_inst/w_mem03_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][27]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [27]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[411]),
        .O(\core/w_mem_inst/w_mem03_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][28]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [28]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[412]),
        .O(\core/w_mem_inst/w_mem03_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][29]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [29]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[413]),
        .O(\core/w_mem_inst/w_mem03_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][2]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [2]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[386]),
        .O(\core/w_mem_inst/w_mem03_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][30]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [30]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[414]),
        .O(\core/w_mem_inst/w_mem03_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][31]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [31]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[415]),
        .O(\core/w_mem_inst/w_mem03_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][3]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [3]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[387]),
        .O(\core/w_mem_inst/w_mem03_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][4]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [4]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[388]),
        .O(\core/w_mem_inst/w_mem03_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][5]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [5]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[389]),
        .O(\core/w_mem_inst/w_mem03_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][6]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [6]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[390]),
        .O(\core/w_mem_inst/w_mem03_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][7]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [7]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[391]),
        .O(\core/w_mem_inst/w_mem03_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][8]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [8]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[392]),
        .O(\core/w_mem_inst/w_mem03_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[3][9]_i_1 
       (.I0(\w_mem[3][24]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[4] [9]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[393]),
        .O(\core/w_mem_inst/w_mem03_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][0]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [0]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[352]),
        .O(\core/w_mem_inst/w_mem04_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][10]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [10]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[362]),
        .O(\core/w_mem_inst/w_mem04_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][11]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [11]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[363]),
        .O(\core/w_mem_inst/w_mem04_new [11]));
  LUT2 #(
    .INIT(4'h2)) 
    \w_mem[4][11]_i_2 
       (.I0(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I1(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[4][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][12]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [12]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[364]),
        .O(\core/w_mem_inst/w_mem04_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][13]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [13]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[365]),
        .O(\core/w_mem_inst/w_mem04_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][14]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [14]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[366]),
        .O(\core/w_mem_inst/w_mem04_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][15]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [15]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[367]),
        .O(\core/w_mem_inst/w_mem04_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][16]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [16]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[368]),
        .O(\core/w_mem_inst/w_mem04_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][17]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [17]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[369]),
        .O(\core/w_mem_inst/w_mem04_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][18]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [18]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[370]),
        .O(\core/w_mem_inst/w_mem04_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][19]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [19]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[371]),
        .O(\core/w_mem_inst/w_mem04_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][1]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [1]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[353]),
        .O(\core/w_mem_inst/w_mem04_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][20]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [20]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[372]),
        .O(\core/w_mem_inst/w_mem04_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][21]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [21]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[373]),
        .O(\core/w_mem_inst/w_mem04_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][22]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [22]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[374]),
        .O(\core/w_mem_inst/w_mem04_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][23]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [23]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[375]),
        .O(\core/w_mem_inst/w_mem04_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][24]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [24]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[376]),
        .O(\core/w_mem_inst/w_mem04_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][25]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [25]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[377]),
        .O(\core/w_mem_inst/w_mem04_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][26]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [26]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[378]),
        .O(\core/w_mem_inst/w_mem04_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][27]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [27]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[379]),
        .O(\core/w_mem_inst/w_mem04_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][28]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [28]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[380]),
        .O(\core/w_mem_inst/w_mem04_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][29]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [29]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[381]),
        .O(\core/w_mem_inst/w_mem04_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][2]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [2]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[354]),
        .O(\core/w_mem_inst/w_mem04_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][30]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [30]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[382]),
        .O(\core/w_mem_inst/w_mem04_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][31]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [31]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[383]),
        .O(\core/w_mem_inst/w_mem04_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][3]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [3]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[355]),
        .O(\core/w_mem_inst/w_mem04_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][4]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [4]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[356]),
        .O(\core/w_mem_inst/w_mem04_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][5]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [5]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[357]),
        .O(\core/w_mem_inst/w_mem04_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][6]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [6]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[358]),
        .O(\core/w_mem_inst/w_mem04_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][7]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__3_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [7]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[359]),
        .O(\core/w_mem_inst/w_mem04_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][8]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [8]),
        .I4(\w_mem[4][8]_i_2_n_0 ),
        .I5(core_block[360]),
        .O(\core/w_mem_inst/w_mem04_new [8]));
  LUT4 #(
    .INIT(16'h000E)) 
    \w_mem[4][8]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[4][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[4][9]_i_1 
       (.I0(\w_mem[4][11]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[5] [9]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[361]),
        .O(\core/w_mem_inst/w_mem04_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][0]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [0]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[320]),
        .O(\core/w_mem_inst/w_mem05_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][10]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [10]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[330]),
        .O(\core/w_mem_inst/w_mem05_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][11]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [11]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[331]),
        .O(\core/w_mem_inst/w_mem05_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][12]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [12]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[332]),
        .O(\core/w_mem_inst/w_mem05_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][13]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [13]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[333]),
        .O(\core/w_mem_inst/w_mem05_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][14]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [14]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[334]),
        .O(\core/w_mem_inst/w_mem05_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][15]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [15]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[335]),
        .O(\core/w_mem_inst/w_mem05_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][16]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [16]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[336]),
        .O(\core/w_mem_inst/w_mem05_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][17]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [17]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[337]),
        .O(\core/w_mem_inst/w_mem05_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][18]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [18]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[338]),
        .O(\core/w_mem_inst/w_mem05_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][19]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [19]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[339]),
        .O(\core/w_mem_inst/w_mem05_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][1]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [1]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[321]),
        .O(\core/w_mem_inst/w_mem05_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][20]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [20]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[340]),
        .O(\core/w_mem_inst/w_mem05_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][21]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [21]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[341]),
        .O(\core/w_mem_inst/w_mem05_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][22]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [22]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[342]),
        .O(\core/w_mem_inst/w_mem05_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][23]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [23]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[343]),
        .O(\core/w_mem_inst/w_mem05_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][24]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [24]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[344]),
        .O(\core/w_mem_inst/w_mem05_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][25]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [25]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[345]),
        .O(\core/w_mem_inst/w_mem05_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][26]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [26]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[346]),
        .O(\core/w_mem_inst/w_mem05_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][27]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [27]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[347]),
        .O(\core/w_mem_inst/w_mem05_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][28]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [28]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[348]),
        .O(\core/w_mem_inst/w_mem05_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][29]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [29]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[349]),
        .O(\core/w_mem_inst/w_mem05_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][2]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [2]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[322]),
        .O(\core/w_mem_inst/w_mem05_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][30]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [30]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[350]),
        .O(\core/w_mem_inst/w_mem05_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][31]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [31]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[351]),
        .O(\core/w_mem_inst/w_mem05_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][3]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [3]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[323]),
        .O(\core/w_mem_inst/w_mem05_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][4]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [4]),
        .I4(\w_mem[5][4]_i_2_n_0 ),
        .I5(core_block[324]),
        .O(\core/w_mem_inst/w_mem05_new [4]));
  LUT4 #(
    .INIT(16'h000E)) 
    \w_mem[5][4]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(\core/FSM_sequential_sha256_ctrl_reg_reg[0]_rep_n_0 ),
        .I3(\core/FSM_sequential_sha256_ctrl_reg_reg[1]_rep_n_0 ),
        .O(\w_mem[5][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][5]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [5]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[325]),
        .O(\core/w_mem_inst/w_mem05_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][6]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [6]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[326]),
        .O(\core/w_mem_inst/w_mem05_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][7]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [7]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[327]),
        .O(\core/w_mem_inst/w_mem05_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][8]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [8]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[328]),
        .O(\core/w_mem_inst/w_mem05_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[5][9]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg [4]),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[6] [9]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[329]),
        .O(\core/w_mem_inst/w_mem05_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][0]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [0]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[288]),
        .O(\core/w_mem_inst/w_mem06_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][10]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [10]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[298]),
        .O(\core/w_mem_inst/w_mem06_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][11]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [11]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[299]),
        .O(\core/w_mem_inst/w_mem06_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][12]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [12]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[300]),
        .O(\core/w_mem_inst/w_mem06_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][13]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [13]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[301]),
        .O(\core/w_mem_inst/w_mem06_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][14]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [14]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[302]),
        .O(\core/w_mem_inst/w_mem06_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][15]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [15]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[303]),
        .O(\core/w_mem_inst/w_mem06_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][16]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [16]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[304]),
        .O(\core/w_mem_inst/w_mem06_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][17]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [17]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[305]),
        .O(\core/w_mem_inst/w_mem06_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][18]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [18]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[306]),
        .O(\core/w_mem_inst/w_mem06_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][19]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [19]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[307]),
        .O(\core/w_mem_inst/w_mem06_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][1]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [1]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[289]),
        .O(\core/w_mem_inst/w_mem06_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][20]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [20]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[308]),
        .O(\core/w_mem_inst/w_mem06_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][21]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [21]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[309]),
        .O(\core/w_mem_inst/w_mem06_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][22]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [22]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[310]),
        .O(\core/w_mem_inst/w_mem06_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][23]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [23]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[311]),
        .O(\core/w_mem_inst/w_mem06_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][24]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [24]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[312]),
        .O(\core/w_mem_inst/w_mem06_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][25]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [25]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[313]),
        .O(\core/w_mem_inst/w_mem06_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][26]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [26]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[314]),
        .O(\core/w_mem_inst/w_mem06_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][27]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [27]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[315]),
        .O(\core/w_mem_inst/w_mem06_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][28]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [28]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[316]),
        .O(\core/w_mem_inst/w_mem06_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][29]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [29]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[317]),
        .O(\core/w_mem_inst/w_mem06_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][2]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [2]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[290]),
        .O(\core/w_mem_inst/w_mem06_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][30]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [30]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[318]),
        .O(\core/w_mem_inst/w_mem06_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][31]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [31]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[319]),
        .O(\core/w_mem_inst/w_mem06_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][3]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [3]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[291]),
        .O(\core/w_mem_inst/w_mem06_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][4]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [4]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[292]),
        .O(\core/w_mem_inst/w_mem06_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][5]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [5]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[293]),
        .O(\core/w_mem_inst/w_mem06_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][6]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [6]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[294]),
        .O(\core/w_mem_inst/w_mem06_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][7]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [7]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[295]),
        .O(\core/w_mem_inst/w_mem06_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][8]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [8]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[296]),
        .O(\core/w_mem_inst/w_mem06_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[6][9]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[7] [9]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[297]),
        .O(\core/w_mem_inst/w_mem06_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][0]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [0]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[256]),
        .O(\core/w_mem_inst/w_mem07_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][10]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [10]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[266]),
        .O(\core/w_mem_inst/w_mem07_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][11]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [11]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[267]),
        .O(\core/w_mem_inst/w_mem07_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][12]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [12]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[268]),
        .O(\core/w_mem_inst/w_mem07_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][13]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [13]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[269]),
        .O(\core/w_mem_inst/w_mem07_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][14]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [14]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[270]),
        .O(\core/w_mem_inst/w_mem07_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][15]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [15]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[271]),
        .O(\core/w_mem_inst/w_mem07_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][16]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [16]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[272]),
        .O(\core/w_mem_inst/w_mem07_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][17]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [17]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[273]),
        .O(\core/w_mem_inst/w_mem07_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][18]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [18]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[274]),
        .O(\core/w_mem_inst/w_mem07_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][19]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [19]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[275]),
        .O(\core/w_mem_inst/w_mem07_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][1]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [1]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[257]),
        .O(\core/w_mem_inst/w_mem07_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][20]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [20]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[276]),
        .O(\core/w_mem_inst/w_mem07_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][21]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [21]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[277]),
        .O(\core/w_mem_inst/w_mem07_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][22]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [22]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[278]),
        .O(\core/w_mem_inst/w_mem07_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][23]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [23]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[279]),
        .O(\core/w_mem_inst/w_mem07_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][24]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [24]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[280]),
        .O(\core/w_mem_inst/w_mem07_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][25]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [25]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[281]),
        .O(\core/w_mem_inst/w_mem07_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][26]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [26]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[282]),
        .O(\core/w_mem_inst/w_mem07_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][27]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [27]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[283]),
        .O(\core/w_mem_inst/w_mem07_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][28]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [28]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[284]),
        .O(\core/w_mem_inst/w_mem07_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][29]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [29]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[285]),
        .O(\core/w_mem_inst/w_mem07_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][2]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [2]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[258]),
        .O(\core/w_mem_inst/w_mem07_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][30]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [30]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[286]),
        .O(\core/w_mem_inst/w_mem07_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][31]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [31]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[287]),
        .O(\core/w_mem_inst/w_mem07_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][3]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [3]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[259]),
        .O(\core/w_mem_inst/w_mem07_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][4]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [4]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[260]),
        .O(\core/w_mem_inst/w_mem07_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][5]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [5]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[261]),
        .O(\core/w_mem_inst/w_mem07_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][6]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [6]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[262]),
        .O(\core/w_mem_inst/w_mem07_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][7]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [7]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[263]),
        .O(\core/w_mem_inst/w_mem07_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][8]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [8]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[264]),
        .O(\core/w_mem_inst/w_mem07_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[7][9]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[8] [9]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[265]),
        .O(\core/w_mem_inst/w_mem07_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][0]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [0]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[224]),
        .O(\core/w_mem_inst/w_mem08_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][10]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [10]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[234]),
        .O(\core/w_mem_inst/w_mem08_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][11]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [11]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[235]),
        .O(\core/w_mem_inst/w_mem08_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][12]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [12]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[236]),
        .O(\core/w_mem_inst/w_mem08_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][13]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [13]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[237]),
        .O(\core/w_mem_inst/w_mem08_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][14]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [14]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[238]),
        .O(\core/w_mem_inst/w_mem08_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][15]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [15]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[239]),
        .O(\core/w_mem_inst/w_mem08_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][16]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [16]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[240]),
        .O(\core/w_mem_inst/w_mem08_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][17]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [17]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[241]),
        .O(\core/w_mem_inst/w_mem08_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][18]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [18]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[242]),
        .O(\core/w_mem_inst/w_mem08_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][19]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [19]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[243]),
        .O(\core/w_mem_inst/w_mem08_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][1]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [1]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[225]),
        .O(\core/w_mem_inst/w_mem08_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][20]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [20]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[244]),
        .O(\core/w_mem_inst/w_mem08_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][21]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [21]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[245]),
        .O(\core/w_mem_inst/w_mem08_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][22]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [22]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[246]),
        .O(\core/w_mem_inst/w_mem08_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][23]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [23]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[247]),
        .O(\core/w_mem_inst/w_mem08_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][24]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [24]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[248]),
        .O(\core/w_mem_inst/w_mem08_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][25]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [25]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[249]),
        .O(\core/w_mem_inst/w_mem08_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][26]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [26]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[250]),
        .O(\core/w_mem_inst/w_mem08_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][27]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [27]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[251]),
        .O(\core/w_mem_inst/w_mem08_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][28]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [28]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[252]),
        .O(\core/w_mem_inst/w_mem08_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][29]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [29]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[253]),
        .O(\core/w_mem_inst/w_mem08_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][2]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [2]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[226]),
        .O(\core/w_mem_inst/w_mem08_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][30]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [30]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[254]),
        .O(\core/w_mem_inst/w_mem08_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][31]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__0_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [31]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[255]),
        .O(\core/w_mem_inst/w_mem08_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][3]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [3]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[227]),
        .O(\core/w_mem_inst/w_mem08_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][4]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [4]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[228]),
        .O(\core/w_mem_inst/w_mem08_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][5]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [5]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[229]),
        .O(\core/w_mem_inst/w_mem08_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][6]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [6]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[230]),
        .O(\core/w_mem_inst/w_mem08_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][7]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [7]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[231]),
        .O(\core/w_mem_inst/w_mem08_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][8]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [8]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[232]),
        .O(\core/w_mem_inst/w_mem08_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[8][9]_i_1 
       (.I0(\w_mem[10][20]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep__1_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__2_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[9] [9]),
        .I4(\w_mem[10][14]_i_2_n_0 ),
        .I5(core_block[233]),
        .O(\core/w_mem_inst/w_mem08_new [9]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][0]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [0]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[192]),
        .O(\core/w_mem_inst/w_mem09_new [0]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][10]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [10]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[202]),
        .O(\core/w_mem_inst/w_mem09_new [10]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][11]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [11]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[203]),
        .O(\core/w_mem_inst/w_mem09_new [11]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][12]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [12]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[204]),
        .O(\core/w_mem_inst/w_mem09_new [12]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][13]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [13]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[205]),
        .O(\core/w_mem_inst/w_mem09_new [13]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][14]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [14]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[206]),
        .O(\core/w_mem_inst/w_mem09_new [14]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][15]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [15]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[207]),
        .O(\core/w_mem_inst/w_mem09_new [15]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][16]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [16]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[208]),
        .O(\core/w_mem_inst/w_mem09_new [16]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][17]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [17]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[209]),
        .O(\core/w_mem_inst/w_mem09_new [17]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][18]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [18]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[210]),
        .O(\core/w_mem_inst/w_mem09_new [18]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][19]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [19]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[211]),
        .O(\core/w_mem_inst/w_mem09_new [19]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][1]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [1]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[193]),
        .O(\core/w_mem_inst/w_mem09_new [1]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][20]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [20]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[212]),
        .O(\core/w_mem_inst/w_mem09_new [20]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][21]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [21]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[213]),
        .O(\core/w_mem_inst/w_mem09_new [21]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][22]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [22]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[214]),
        .O(\core/w_mem_inst/w_mem09_new [22]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][23]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [23]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[215]),
        .O(\core/w_mem_inst/w_mem09_new [23]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][24]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [24]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[216]),
        .O(\core/w_mem_inst/w_mem09_new [24]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][25]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [25]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[217]),
        .O(\core/w_mem_inst/w_mem09_new [25]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][26]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [26]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[218]),
        .O(\core/w_mem_inst/w_mem09_new [26]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][27]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [27]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[219]),
        .O(\core/w_mem_inst/w_mem09_new [27]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][28]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [28]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[220]),
        .O(\core/w_mem_inst/w_mem09_new [28]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][29]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [29]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[221]),
        .O(\core/w_mem_inst/w_mem09_new [29]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][2]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [2]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[194]),
        .O(\core/w_mem_inst/w_mem09_new [2]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][30]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [30]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[222]),
        .O(\core/w_mem_inst/w_mem09_new [30]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][31]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [31]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[223]),
        .O(\core/w_mem_inst/w_mem09_new [31]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][3]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [3]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[195]),
        .O(\core/w_mem_inst/w_mem09_new [3]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][4]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [4]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[196]),
        .O(\core/w_mem_inst/w_mem09_new [4]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][5]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [5]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[197]),
        .O(\core/w_mem_inst/w_mem09_new [5]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][6]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [6]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[198]),
        .O(\core/w_mem_inst/w_mem09_new [6]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][7]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [7]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[199]),
        .O(\core/w_mem_inst/w_mem09_new [7]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][8]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [8]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[200]),
        .O(\core/w_mem_inst/w_mem09_new [8]));
  LUT6 #(
    .INIT(64'hFF57A800A800A800)) 
    \w_mem[9][9]_i_1 
       (.I0(\w_mem[11][1]_i_2_n_0 ),
        .I1(\core/w_mem_inst/w_ctr_reg_reg[4]_rep_n_0 ),
        .I2(\core/w_mem_inst/w_ctr_reg_reg[5]_rep__0_n_0 ),
        .I3(\core/w_mem_inst/w_mem_reg[10] [9]),
        .I4(\w_mem[11][10]_i_2_n_0 ),
        .I5(core_block[201]),
        .O(\core/w_mem_inst/w_mem09_new [9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][11]_i_2 
       (.CI(\w_mem_reg[15][7]_i_2_n_0 ),
        .CO({\w_mem_reg[15][11]_i_2_n_0 ,\NLW_w_mem_reg[15][11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][11]_i_3_n_0 ,\w_mem[15][11]_i_4_n_0 ,\w_mem[15][11]_i_5_n_0 ,\w_mem[15][11]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [11:8]),
        .S({\w_mem[15][11]_i_7_n_0 ,\w_mem[15][11]_i_8_n_0 ,\w_mem[15][11]_i_9_n_0 ,\w_mem[15][11]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][15]_i_2 
       (.CI(\w_mem_reg[15][11]_i_2_n_0 ),
        .CO({\w_mem_reg[15][15]_i_2_n_0 ,\NLW_w_mem_reg[15][15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][15]_i_3_n_0 ,\w_mem[15][15]_i_4_n_0 ,\w_mem[15][15]_i_5_n_0 ,\w_mem[15][15]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [15:12]),
        .S({\w_mem[15][15]_i_7_n_0 ,\w_mem[15][15]_i_8_n_0 ,\w_mem[15][15]_i_9_n_0 ,\w_mem[15][15]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][19]_i_2 
       (.CI(\w_mem_reg[15][15]_i_2_n_0 ),
        .CO({\w_mem_reg[15][19]_i_2_n_0 ,\NLW_w_mem_reg[15][19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][19]_i_3_n_0 ,\w_mem[15][19]_i_4_n_0 ,\w_mem[15][19]_i_5_n_0 ,\w_mem[15][19]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [19:16]),
        .S({\w_mem[15][19]_i_7_n_0 ,\w_mem[15][19]_i_8_n_0 ,\w_mem[15][19]_i_9_n_0 ,\w_mem[15][19]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][23]_i_2 
       (.CI(\w_mem_reg[15][19]_i_2_n_0 ),
        .CO({\w_mem_reg[15][23]_i_2_n_0 ,\NLW_w_mem_reg[15][23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][23]_i_3_n_0 ,\w_mem[15][23]_i_4_n_0 ,\w_mem[15][23]_i_5_n_0 ,\w_mem[15][23]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [23:20]),
        .S({\w_mem[15][23]_i_7_n_0 ,\w_mem[15][23]_i_8_n_0 ,\w_mem[15][23]_i_9_n_0 ,\w_mem[15][23]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][27]_i_2 
       (.CI(\w_mem_reg[15][23]_i_2_n_0 ),
        .CO({\w_mem_reg[15][27]_i_2_n_0 ,\NLW_w_mem_reg[15][27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][27]_i_3_n_0 ,\w_mem[15][27]_i_4_n_0 ,\w_mem[15][27]_i_5_n_0 ,\w_mem[15][27]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [27:24]),
        .S({\w_mem[15][27]_i_7_n_0 ,\w_mem[15][27]_i_8_n_0 ,\w_mem[15][27]_i_9_n_0 ,\w_mem[15][27]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][31]_i_2 
       (.CI(\w_mem_reg[15][27]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\w_mem[15][31]_i_3_n_0 ,\w_mem[15][31]_i_4_n_0 ,\w_mem[15][31]_i_5_n_0 }),
        .O(\core/w_mem_inst/w_new [31:28]),
        .S({\w_mem[15][31]_i_6_n_0 ,\w_mem[15][31]_i_7_n_0 ,\w_mem[15][31]_i_8_n_0 ,\w_mem[15][31]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][3]_i_2 
       (.CI(\<const0> ),
        .CO({\w_mem_reg[15][3]_i_2_n_0 ,\NLW_w_mem_reg[15][3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][3]_i_3_n_0 ,\w_mem[15][3]_i_4_n_0 ,\w_mem[15][3]_i_5_n_0 ,\w_mem[15][3]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [3:0]),
        .S({\w_mem[15][3]_i_7_n_0 ,\w_mem[15][3]_i_8_n_0 ,\w_mem[15][3]_i_9_n_0 ,\w_mem[15][3]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \w_mem_reg[15][7]_i_2 
       (.CI(\w_mem_reg[15][3]_i_2_n_0 ),
        .CO({\w_mem_reg[15][7]_i_2_n_0 ,\NLW_w_mem_reg[15][7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\w_mem[15][7]_i_3_n_0 ,\w_mem[15][7]_i_4_n_0 ,\w_mem[15][7]_i_5_n_0 ,\w_mem[15][7]_i_6_n_0 }),
        .O(\core/w_mem_inst/w_new [7:4]),
        .S({\w_mem[15][7]_i_7_n_0 ,\w_mem[15][7]_i_8_n_0 ,\w_mem[15][7]_i_9_n_0 ,\w_mem[15][7]_i_10_n_0 }));
  IBUF we_IBUF_inst
       (.I(we),
        .O(we_IBUF));
  IBUF \write_data_IBUF[0]_inst 
       (.I(write_data[0]),
        .O(write_data_IBUF[0]));
  IBUF \write_data_IBUF[10]_inst 
       (.I(write_data[10]),
        .O(write_data_IBUF[10]));
  IBUF \write_data_IBUF[11]_inst 
       (.I(write_data[11]),
        .O(write_data_IBUF[11]));
  IBUF \write_data_IBUF[12]_inst 
       (.I(write_data[12]),
        .O(write_data_IBUF[12]));
  IBUF \write_data_IBUF[13]_inst 
       (.I(write_data[13]),
        .O(write_data_IBUF[13]));
  IBUF \write_data_IBUF[14]_inst 
       (.I(write_data[14]),
        .O(write_data_IBUF[14]));
  IBUF \write_data_IBUF[15]_inst 
       (.I(write_data[15]),
        .O(write_data_IBUF[15]));
  IBUF \write_data_IBUF[16]_inst 
       (.I(write_data[16]),
        .O(write_data_IBUF[16]));
  IBUF \write_data_IBUF[17]_inst 
       (.I(write_data[17]),
        .O(write_data_IBUF[17]));
  IBUF \write_data_IBUF[18]_inst 
       (.I(write_data[18]),
        .O(write_data_IBUF[18]));
  IBUF \write_data_IBUF[19]_inst 
       (.I(write_data[19]),
        .O(write_data_IBUF[19]));
  IBUF \write_data_IBUF[1]_inst 
       (.I(write_data[1]),
        .O(write_data_IBUF[1]));
  IBUF \write_data_IBUF[20]_inst 
       (.I(write_data[20]),
        .O(write_data_IBUF[20]));
  IBUF \write_data_IBUF[21]_inst 
       (.I(write_data[21]),
        .O(write_data_IBUF[21]));
  IBUF \write_data_IBUF[22]_inst 
       (.I(write_data[22]),
        .O(write_data_IBUF[22]));
  IBUF \write_data_IBUF[23]_inst 
       (.I(write_data[23]),
        .O(write_data_IBUF[23]));
  IBUF \write_data_IBUF[24]_inst 
       (.I(write_data[24]),
        .O(write_data_IBUF[24]));
  IBUF \write_data_IBUF[25]_inst 
       (.I(write_data[25]),
        .O(write_data_IBUF[25]));
  IBUF \write_data_IBUF[26]_inst 
       (.I(write_data[26]),
        .O(write_data_IBUF[26]));
  IBUF \write_data_IBUF[27]_inst 
       (.I(write_data[27]),
        .O(write_data_IBUF[27]));
  IBUF \write_data_IBUF[28]_inst 
       (.I(write_data[28]),
        .O(write_data_IBUF[28]));
  IBUF \write_data_IBUF[29]_inst 
       (.I(write_data[29]),
        .O(write_data_IBUF[29]));
  IBUF \write_data_IBUF[2]_inst 
       (.I(write_data[2]),
        .O(write_data_IBUF[2]));
  IBUF \write_data_IBUF[30]_inst 
       (.I(write_data[30]),
        .O(write_data_IBUF[30]));
  IBUF \write_data_IBUF[31]_inst 
       (.I(write_data[31]),
        .O(write_data_IBUF[31]));
  IBUF \write_data_IBUF[3]_inst 
       (.I(write_data[3]),
        .O(write_data_IBUF[3]));
  IBUF \write_data_IBUF[4]_inst 
       (.I(write_data[4]),
        .O(write_data_IBUF[4]));
  IBUF \write_data_IBUF[5]_inst 
       (.I(write_data[5]),
        .O(write_data_IBUF[5]));
  IBUF \write_data_IBUF[6]_inst 
       (.I(write_data[6]),
        .O(write_data_IBUF[6]));
  IBUF \write_data_IBUF[7]_inst 
       (.I(write_data[7]),
        .O(write_data_IBUF[7]));
  IBUF \write_data_IBUF[8]_inst 
       (.I(write_data[8]),
        .O(write_data_IBUF[8]));
  IBUF \write_data_IBUF[9]_inst 
       (.I(write_data[9]),
        .O(write_data_IBUF[9]));
endmodule
