<h1 id="LibraryFlow-ProposalDocument">Proposal Document</h1><p class="media-group"><a href="/wiki/spaces/ENGR/pages/17956950/Library+Flow?preview=%2F17956950%2F5047885%2FLibrary+v4.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Library v4.pptx</span></a></p><h1 id="LibraryFlow-FlowDemonstration">Flow Demonstration</h1><p><a class="external-link" href="https://arteris-my.sharepoint.com/:v:/r/personal/john_coddington_arteris_com/Documents/Recordings/Testbenches%20for%20library%20elements-20220610_160457-Meeting%20Recording.mp4?csf=1&amp;web=1&amp;e=WGSuGg" rel="nofollow">Testbenches for library elements-20220610_160457-Meeting Recording.mp4</a></p><h1 id="LibraryFlow-HelperScripts">Helper Scripts</h1><p><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-lib/-/blob/master/js/getCfgJsons.js" rel="nofollow">http://gitlab.arteris.com/hardware/hw-lib/-/blob/master/js/getCfgJsons.js</a></p><p><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-lib/-/blob/master/js/runLibVerFrJasonDir.js" rel="nofollow">http://gitlab.arteris.com/hardware/hw-lib/-/blob/master/js/runLibVerFrJasonDir.js</a></p><h2 id="LibraryFlow-getCfgJsons.js:">getCfgJsons.js:</h2><p><code>[jcodd@pomerol regress]$ $WORK_TOP/../../hw-lib/js/getCfgJsons.js</code><br/><code>ERROR - /scratch/jcodd/regress/hw-lib/js/getCfgJsons.js: Missing required options.</code><br/><code>/scratch/jcodd/regress/hw-lib/js/getCfgJsons.js Usage -id instData -bl blockList -o outDir &lt;-h&gt;</code><br/><code>    Takes in an instanceData.json file and writes the parameter jsons for all the modules</code><br/><code>    in blockList json file. Used to drive Library verification</code><br/><br/>        <code>instData:     Required. Path to instanceData.json file  </code><br/>        <code>blockList:    Required. Path to a json file that holds an array of module names  </code><br/>        <code>outDir:       Required. Path to directory to write output jsons to  </code><br/>        <code>-h:           Optional. Prints out this message</code></p><p>NOTE: This script can be used to get the JSONs for any module, not just the library blocks or software visible blocks.</p><h2 id="LibraryFlow-blockList:">blockList:</h2><p>A json file that contains an array of the block names that you want to extract jsons for.</p><p><code>[jcodd@pomerol library_bench]$ cat blockList.json</code><br/><code>[</code><br/>    <code>&quot;sym_switch&quot;,</code><br/>    <code>&quot;rdy_vld_pipe&quot;,</code><br/>    <code>&quot;smi_async_adapter&quot;,</code><br/>    <code>&quot;bits2cnt&quot;,</code><br/>    <code>&quot;gen_async_adapter&quot;,</code><br/>    <code>&quot;apb_async_adapter&quot;,</code><br/>    <code>&quot;sym_nRate_adapter&quot;</code><br/><code>]</code></p><h2 id="LibraryFlow-instData:">instData:</h2><p>Anywhere TACHL is run, in the output directory there is an instanceData.json file. It contains a complete set of all the parameters passed to blocks for a given TACHL generation. For an Ncore simulation this will typically be located in output/rtl/design.</p><h2 id="LibraryFlow-outDir:">outDir:</h2><p>A directory you want to dump the JSONs to. It must exist before you run the script.</p><p><code>[jcodd@pomerol library_bench]$ mkdir block_jsons                                                                                                                                                                                                            [jcodd@pomerol library_bench]$ $WORK_TOP/../../hw-lib/js/getCfgJsons.js -id /scratch/jcodd/regress/hw-sym/dv/debug/top_axi_apb/hw_cfg_9_csr/rtl/instanceData.json -bl ./blockList.json -o block_jsons</code></p><p><code>instData:  /scratch/jcodd/regress/hw-sym/dv/debug/top_axi_apb/hw_cfg_9_csr/rtl/instanceData.json</code><br/><code>blockList: /home/jcodd/work/debug/library_bench/blockList.json</code><br/><code>outDir:    block_jsons</code><br/><code>[jcodd@pomerol library_bench]$ ls block_jsons</code><br/><code>apb_async_adapter_a_gen.json  gen_async_adapter_c_gen.json  rdy_vld_pipe_ab.json  rdy_vld_pipe_f.json  rdy_vld_pipe_l.json  rdy_vld_pipe_r.json  rdy_vld_pipe_x.json  sym_switch_d.json</code><br/><code>apb_async_adapter_a.json      gen_async_adapter_c.json      rdy_vld_pipe_a.json   rdy_vld_pipe_g.json  rdy_vld_pipe_m.json  rdy_vld_pipe_s.json  rdy_vld_pipe_y.json  sym_switch_e.json</code><br/><code>gen_async_adapter_a_gen.json  gen_async_adapter_d_gen.json  rdy_vld_pipe_b.json   rdy_vld_pipe_h.json  rdy_vld_pipe_n.json  rdy_vld_pipe_t.json  rdy_vld_pipe_z.json  sym_switch_f.json</code><br/><code>gen_async_adapter_a.json      gen_async_adapter_d.json      rdy_vld_pipe_c.json   rdy_vld_pipe_i.json  rdy_vld_pipe_o.json  rdy_vld_pipe_u.json  sym_switch_a.json</code><br/><code>gen_async_adapter_b_gen.json  gen_async_adapter_e_gen.json  rdy_vld_pipe_d.json   rdy_vld_pipe_j.json  rdy_vld_pipe_p.json  rdy_vld_pipe_v.json  sym_switch_b.json</code><br/><code>gen_async_adapter_b.json      rdy_vld_pipe_aa.json          rdy_vld_pipe_e.json   rdy_vld_pipe_k.json  rdy_vld_pipe_q.json  rdy_vld_pipe_w.json  sym_switch_c.json</code></p><h2 id="LibraryFlow-runLibVerFrJasonDir:">runLibVerFrJasonDir:</h2><p><code>[jcodd@pomerol library_bench]$ $WORK_TOP/../../hw-lib/js/runLibVerFrJasonDir.js                                                                                                                            </code><br/><code>ERROR - runLibVerFrJasonDir.js: Missing required options.</code><br/><code>runLibVerFrJasonDir.js Usage -i inDir -bl blockList -o outDir &lt;-cpr cprPath -mt maxTime -assertOn -jitterOn -l logFile -h&gt;</code><br/><code>    Takes in a directory of json param files and a list of modules</code><br/><code>    and runs library verification of the selected blocks and jsons</code></p><p><code>    inDir:        Required. Path to director of json param files. form block_?.json</code><br/><code>    blockList:    Required. Path to a json file that holds an array of module names</code><br/><code>    outDir:       Required. Path to directory to run benches in.</code><br/><code>                            outDir can be same as inDir</code><br/><code>    cprPath:      Optional. Sort of. Some blocks (sym_switch) need a path to cpr defs</code><br/><code>    maxTime:      Optional. Default 10000. MaxTime in event ticks to end sim</code><br/><code>    logFile:      Optional. Path to write log file</code><br/><code>    -assertOn:    Optional. Runs sims with global assertOn = true</code><br/><code>    -jitterOn:    Optional. Runs sims with global jitterOn = true</code><br/><code>    -h:           Optional. Prints out this message</code></p><p>Once you have directory of JSONs, this script can run library regressions against them.</p><h2 id="LibraryFlow-cprDir:">cprDir:</h2><p>When you have elements that require packet definitions, you need to point at the directory that contains the javascript objects that describe them. In an Ncore simulation, they are typically in output/debug/hack directory.</p><h2 id="LibraryFlow-outDir:.1">outDir:</h2><p>A directory you want to run simulations in. It must exist before you run the script. Only the results of the last sim of a block remain. If you create a log file, you can cut the command that caused the failing simulation and run it stand alone.</p><p><code>[j[jcodd@pomerol library_bench]$ $WORK_TOP/../../hw-lib/js/runLibVerFrJasonDir.js -i block_jsons -bl blockList.json -o block_jsons -cpr $WORK_TOP/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr/ -mt 100000 -l block_jsons/verif.log</code><br/><code>blockList: blockList.json</code><br/><code>inDir:     block_jsons</code><br/><code>outDir:    block_jsons</code><br/><code>cprPath:   /scratch/jcodd/regress/hw-sym/dv/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr/</code><br/><code>Running command: cd block_jsons; /scratch/jcodd/regress/hw-lib/library_dut/apb_async_adapter.js -i /home/jcodd/work/debug/library_bench/block_jsons/apb_async_adapter_a.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr/</code><br/><code>### Block apb_async_adapter using apb_async_adapter_a.json bench PASSED ###</code><br/><code>Running command: cd block_jsons; /scratch/jcodd/regress/hw-lib/library_dut/apb_async_adapter.js -i /home/jcodd/work/debug/library_bench/block_jsons/apb_async_adapter_a_gen.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr/</code><br/><code>### Block apb_async_adapter using apb_async_adapter_a_gen.json bench PASSED ###</code><br/><code>Running command: cd block_jsons; /scratch/jcodd/regress/hw-lib/library_dut/gen_async_adapter.js -i /home/jcodd/work/debug/library_bench/block_jsons/gen_async_adapter_a.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr/</code><br/><code> .</code><br/><code> .</code><br/><code> . </code><br/><code>### Block sym_switch using sym_switch_e.json bench PASSED ###</code><br/><code>Running command: cd block_jsons; /scratch/jcodd/regress/hw-lib/library_dut/sym_switch.js -i /home/jcodd/work/debug/library_bench/block_jsons/sym_switch_f.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr/</code><br/><code>### Block sym_switch using sym_switch_f.json bench PASSED ###</code><br/><code>Summary:</code><br/><code>  Fail: 0</code><br/><code>  Pass: 45</code></p><p>Run one of the tests stand alone</p><p><code>[jcodd@pomerol library_bench]$ cd block_jsons</code><br/><code>[jcodd@pomerol block_jsons]$ /scratch/jcodd/regress/hw-lib/library_dut/sym_switch.js -i /home/jcodd/work/debug/library_bench/block_jsons/sym_switch_f.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/gen_cfg/ncore_cfg/axi_apb/hw_cfg_9_csr</code></p><p><code>script_name:  sym_switch.js</code><br/><code>script_path:  /scratch/jcodd/regress/hw-lib/library_dut/</code><br/><code>verilog_path: /scratch/jcodd/regress/hw-lib/verilog/</code><br/><code>block_name:   sym_switch</code><br/><code>local_dir:    /home/jcodd/work/debug/library_bench/block_jsons</code></p><p><code>Tachl version: /engr/dev/releases/tachl/versions/tachl-v1.7.16/bin/tachl-dbg.js</code></p><p><code>verilator version: /engr/dev/tools/verilator-v4.201/bin/verilator</code></p><p><code>vlog version: /engr/dev/tools/mentor/questa-2021.1_1/questasim/linux_x86_64/vlog</code></p><p><code>vopt version: /engr/dev/tools/mentor/questa-2021.1_1/questasim/linux_x86_64/vopt</code></p><p><code>vsim version: /engr/dev/tools/mentor/questa-2021.1_1/questasim/linux_x86_64/vsim</code></p><p><code>JSON file: /home/jcodd/work/debug/library_bench/block_jsons/sym_switch_f.json</code><br/><br/><code>-I '{&quot;assertOn&quot;: false, &quot;jitterOn&quot;: false, &quot;maxTime&quot;: 100000}' </code><br/><code>Running command: sh /home/jcodd/work/debug/library_bench/block_jsons/run_tachl /home/jcodd/work/debug/library_bench/block_jsons/sym_switch_f.json sym_switch_dut.tachl sym_switch</code><br/><code>### TACHL ran successfully ###</code><br/><code>Running command: verilator --lint-only --error-limit -Wall -Wno-UNUSED -I/home/jcodd/work/debug/library_bench/block_jsons/sym_switch /home/jcodd/work/debug/library_bench/block_jsons/sym_switch/sym_switch_a.v</code><br/><code>### verilator ran successfully ###</code><br/><code>Running command: cd /home/jcodd/work/debug/library_bench/block_jsons/sym_switch; vlog -sv -mfcu -64 -timescale=1ps/1ps +libext+.v+.vlib -writetoplevels toplevels.f -y /home/jcodd/work/debug/library_bench/block_jsons/sym_switch /home/jcodd/work/debug/library_bench/block_jsons/sym_switch/sym_switch_dut.v</code><br/><code>### verilog compile ran successfully ###</code><br/><code>Running command: cd /home/jcodd/work/debug/library_bench/block_jsons/sym_switch; vopt -j 4 -64 -f toplevels.f -o top_opt -stats=perf,verbose -svext=ias,idcl,iddp -permissive -l mti_vopt.log +acc=r</code><br/><code>### vopt ran successfully ###</code><br/><code>Running command: cd /home/jcodd/work/debug/library_bench/block_jsons/sym_switch; vsim -optunusedmem -batch -64 -lib /home/jcodd/work/debug/library_bench/block_jsons/sym_switch/work top_opt -do /home/jcodd/work/debug/library_bench/block_jsons/sym_switch/dofile</code><br/><code>### vsim ran successfully ###</code></p><p><code>SIMULATION PASSED!</code></p><h1 id="LibraryFlow-LegatoRegressionSetup">Legato Regression Setup</h1><p>As a part of the demonstration, a script has been written that runs all the library blocks that have stand alone library benches associated with them. The script is called:</p><p style="margin-left: 30.0px;">run_legato.sh</p><p>And is located at:</p><p style="margin-left: 30.0px;">hw-lib/library_dut</p><p>The script is not very automated. If blocks are added to the library, you will need to manually modify a file called blockList.json. The hope is this will eventually be integrated in runsim.</p><p>To run the script create a symphony area and run the legato regression</p><p style="margin-left: 30.0px;">/engr/dev/tools/script/setup_sym<br/>source SOURCEME<br/>runsim -l legato -g</p><p>Now, go to a directory any where and create a place to store the data:</p><p style="margin-left: 30.0px;">mkdir legato_lib_cover<br/>cd legato_lib_cover</p><p>In this directory you will need a file called:</p><p style="margin-left: 30.0px;">blockList.json</p><p>This file contains a json array of the library blocks you want extracted from the legato configs to run coverage on:</p><p style="margin-left: 30.0px;">[<br/>    &quot;sym_switch&quot;,<br/>    &quot;rdy_vld_pipe&quot;,<br/>    &quot;smi_async_adapter&quot;,<br/>    &quot;bits2cnt&quot;,<br/>    &quot;gen_async_adapter&quot;,<br/>    &quot;apb_async_adapter&quot;,<br/>    &quot;sym_nRate_adapter&quot;<br/>]</p><p>This is where you add and remove library elements from the run.</p><p>When you run a legato regression in symphony, there will be a results directory stored at:</p><p style="margin-left: 30.0px;">$WORK_TOP/regression</p><p>In this example, that directory for me was 2022_11_28_0821. You could have multiple directories under regression; you need to pick one that holds the results of the legato regression.</p><p>Run the command:</p><p style="margin-left: 30.0px;">$WORK_TOP/../../hw-lib/library_dut/run_legato.sh /scratch/jcodd/regress/hw-sym/dv/regression/2022_11_28_0821</p><p>You should see and output that looks like this:</p><p style="margin-left: 30.0px;">maestro_smi_ndn_32 PASSED json extraction<br/>maestro_smi_ndn_32 PASSED verification<br/>maestro_smi_dn_32 PASSED json extraction<br/>maestro_smi_dn_32 PASSED verification<br/>config_6_dn PASSED json extraction<br/>config_6_dn PASSED verification<br/>top_smi_mesh_16x16 PASSED json extraction<br/>top_smi_mesh_16x16 PASSED verification<br/>req_Nmesh_16x16 PASSED json extraction<br/>req_Nmesh_16x16 PASSED verification<br/>arb1_req_Nmesh PASSED json extraction<br/>arb1_req_Nmesh PASSED verification<br/>smi_buff_switch_12x12_333 PASSED json extraction<br/>smi_buff_switch_12x12_333 PASSED verification<br/>smi_buff_switch_12x12_cir_333 PASSED json extraction<br/>smi_buff_switch_12x12_cir_333 PASSED verification<br/>hw_cfg_9_csr PASSED json extraction<br/>hw_cfg_9_csr PASSED verification<br/>hw_cfg_30_csr_pipe PASSED json extraction<br/>hw_cfg_30_csr_pipe PASSED verification</p><p>run_legato.sh is not very automated. It doesn’t automatically find all the configs that are in legato, there is a line per bench. If you need to add a config, you will need to duplicate a line and update the information to point at a new config. If you need to remove a config, you will need to delete the line that runs the config from the script.</p><p>If ls the directory that you ran the regression in, you will see something like:</p><p style="margin-left: 30.0px;">[jcodd@mondavi legato_exp]$ <strong>ls -l</strong><br/>total 44<br/>drwxr-sr-x 1 jcodd employees  420 Dec  1 12:53 arb1_req_Nmesh<br/>-rw-r--r-- 1 jcodd employees  158 Dec  1 10:17 blockList.json<br/>drwxr-sr-x 1 jcodd employees 2112 Dec  1 12:19 config_6_dn<br/>drwxr-sr-x 1 jcodd employees 2400 Dec  1 14:24 hw_cfg_30_csr_pipe<br/>drwxr-sr-x 1 jcodd employees 1928 Dec  1 13:44 hw_cfg_9_csr<br/>drwxr-sr-x 1 jcodd employees 2676 Dec  1 11:47 maestro_smi_dn_32<br/>drwxr-sr-x 1 jcodd employees 1680 Dec  1 10:50 maestro_smi_ndn_32<br/>drwxr-sr-x 1 jcodd employees  420 Dec  1 12:45 req_Nmesh_16x16<br/>drwxr-sr-x 1 jcodd employees  420 Dec  1 13:02 smi_buff_switch_12x12_333<br/>drwxr-sr-x 1 jcodd employees  492 Dec  1 13:09 smi_buff_switch_12x12_cir_333<br/>drwxr-sr-x 1 jcodd employees  816 Dec  1 12:37 top_smi_mesh_16x16</p><p>Each directory represents a configuration configuration from the legato regression. If you go into one of the directories and list it, you will see something like:</p><p style="margin-left: 30.0px;">[jcodd@mondavi legato_exp]$ <strong>cd arb1_req_Nmesh</strong><br/>[jcodd@mondavi arb1_req_Nmesh]$ <strong>ls -l</strong><br/>total 44<br/>drwxr-sr-x 1 jcodd employees 1128 Dec  1 12:51 rdy_vld_pipe<br/>-rw-r--r-- 1 jcodd employees  180 Dec  1 12:45 rdy_vld_pipe_a.json<br/>-rw-r--r-- 1 jcodd employees  180 Dec  1 12:45 rdy_vld_pipe_b.json<br/>-rw-r--r-- 1 jcodd employees  180 Dec  1 12:45 rdy_vld_pipe_c.json<br/>-rw-r--r-- 1 jcodd employees  182 Dec  1 12:45 rdy_vld_pipe_d.json<br/>-rw-r--r-- 1 jcodd employees  182 Dec  1 12:45 rdy_vld_pipe_e.json<br/>-rw-r--r-- 1 jcodd employees  201 Dec  1 12:45 rdy_vld_pipe_f.json<br/>-rw-r--r-- 1 jcodd employees  811 Dec  1 12:51 run_tachl<br/>drwxr-sr-x 1 jcodd employees 2168 Dec  1 12:53 sym_switch<br/>-rw-r--r-- 1 jcodd employees 3418 Dec  1 12:45 sym_switch_a.json<br/>-rw-r--r-- 1 jcodd employees 2250 Dec  1 12:53 verif.log</p><p>The *.json files are all the various configs for all the blocks being regressed. verify.log contains the status and run command for every block that was run and looks something like:</p><p style="margin-left: 30.0px;">blockList: blockList.json<br/>inDir:     arb1_req_Nmesh<br/>outDir:    arb1_req_Nmesh<br/>cprPath:   /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/rdy_vld_pipe_a.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block rdy_vld_pipe using rdy_vld_pipe_a.json bench PASSED ###<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/rdy_vld_pipe_b.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block rdy_vld_pipe using rdy_vld_pipe_b.json bench PASSED ###<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/rdy_vld_pipe_c.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block rdy_vld_pipe using rdy_vld_pipe_c.json bench PASSED ###<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/rdy_vld_pipe_d.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block rdy_vld_pipe using rdy_vld_pipe_d.json bench PASSED ###<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/rdy_vld_pipe_e.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block rdy_vld_pipe using rdy_vld_pipe_e.json bench PASSED ###<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/rdy_vld_pipe_f.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block rdy_vld_pipe using rdy_vld_pipe_f.json bench PASSED ###<br/>Running command: cd arb1_req_Nmesh; /scratch/jcodd/regress/hw-lib/library_dut/sym_switch.js -i /home/jcodd/work/debug/legato_exp/arb1_req_Nmesh/sym_switch_a.json -mt 100000 -cpr /scratch/jcodd/regress/hw-sym/dv/tb/top/Nmesh/cpr<br/>### Block sym_switch using sym_switch_a.json bench PASSED ###<br/><br/>Summary:<br/>  Fail: 0<br/>  Pass: 7</p><p /><p>The directories are the run areas of the regressions, one per block type run. The directory only contains the data from the last run done for a block type. If you want to rerun a fail, just copy and paste the command in verif.log onto the command line while sitting at the level you ran run_legato.sh at.</p><p>There are options you can add to the block dut run command, block_name.js, </p><p style="margin-left: 30.0px;">[jcodd@pomerol regress]$ <strong>/scratch/jcodd/regress/hw-lib/library_dut/rdy_vld_pipe.js -h</strong><br/>.<br/>.<br/>.<br/>rdy_vld_pipe.js Usage -i infile_path -fp fp_path &lt;-mt maxTime -assertOn -jitterOn -d -cpr cpr_path -nf -h&gt;<br/>     infile_path:  Required. Path to input parameters file.<br/>     cpr_path:     Optional. Path(s) to cpr directories. (needed for packet defs<br/>     -assertOn:    Optional. Runs sims with global assertOn = true<br/>     -jitterOn:    Optional. Runs sims with global jitterOn = true<br/>     maxTime:      Optional. Default value 100. Number of cycles after which sim is forced stopped and failed.<br/>     -d:           Optional. Prints out commands stdout when no error, creates html for coverage<br/>     -nf:          Optional. Do not run formal, used during debug.<br/>     -h:           Optional. Prints out this message</p><p />