$date
	Tue Sep 02 23:57:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX2to1_tb $end
$var wire 1 ! f $end
$var reg 1 " s $end
$var reg 2 # w [1:0] $end
$scope module MUX2to1_ins $end
$var wire 1 " s $end
$var wire 2 $ w [0:1] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b1 #
0"
0!
$end
#20
1!
b10 #
b10 $
#40
