INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:35:21 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : collision_donut
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.400ns  (required time - arrival time)
  Source:                 buffer21/fifo/Memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            muli0/multiply_unit/q0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.115ns (13.977%)  route 6.863ns (86.023%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=665, unset)          0.537     0.537    buffer21/fifo/clk
                         FDRE                                         r  buffer21/fifo/Memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 f  buffer21/fifo/Memory_reg[0][0]/Q
                         net (fo=2, unplaced)         0.538     1.250    buffer21/fifo/Memory_reg[0]_3
                         LUT6 (Prop_lut6_I0_O)        0.123     1.373 r  buffer21/fifo/transmitValue_i_7__0/O
                         net (fo=7, unplaced)         0.305     1.678    buffer20/control/transmitValue_reg_16
                         LUT6 (Prop_lut6_I4_O)        0.043     1.721 r  buffer20/control/transmitValue_i_4__10/O
                         net (fo=15, unplaced)        0.295     2.016    buffer20/control/outputValid_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     2.059 f  buffer20/control/outs[0]_i_2__2/O
                         net (fo=3, unplaced)         0.288     2.347    fork31/control/generateBlocks[1].regblock/outputValid_i_2__11
                         LUT6 (Prop_lut6_I3_O)        0.043     2.390 f  fork31/control/generateBlocks[1].regblock/outputValid_i_4__0/O
                         net (fo=1, unplaced)         0.270     2.660    buffer19/fifo/control/outs_reg[0]_3
                         LUT6 (Prop_lut6_I3_O)        0.043     2.703 r  buffer19/fifo/control/outputValid_i_2__11/O
                         net (fo=23, unplaced)        0.305     3.008    buffer19/fifo/control/outputValid_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.043     3.051 f  buffer19/fifo/control/outputValid_i_5__0/O
                         net (fo=2, unplaced)         0.281     3.332    buffer19/fifo/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     3.375 f  buffer19/fifo/control/transmitValue_i_2__29/O
                         net (fo=2, unplaced)         0.418     3.793    fork33/control/generateBlocks[3].regblock/outs[0]_i_7
                         LUT6 (Prop_lut6_I0_O)        0.043     3.836 r  fork33/control/generateBlocks[3].regblock/transmitValue_i_3__14/O
                         net (fo=2, unplaced)         0.418     4.254    fork33/control/generateBlocks[3].regblock/outputValid_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.297 r  fork33/control/generateBlocks[3].regblock/transmitValue_i_2__2/O
                         net (fo=10, unplaced)        0.313     4.610    buffer17/fifo/outs_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.653 r  buffer17/fifo/transmitValue_i_2__1/O
                         net (fo=5, unplaced)         0.298     4.951    buffer21/fifo/emit_init_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     4.994 r  buffer21/fifo/transmitValue_i_2__0/O
                         net (fo=6, unplaced)         0.302     5.296    fork30/control/generateBlocks[0].regblock/outputValid_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.339 r  fork30/control/generateBlocks[0].regblock/transmitValue_i_2/O
                         net (fo=8, unplaced)         0.308     5.647    fork29/control/generateBlocks[0].regblock/emit_init_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.690 r  fork29/control/generateBlocks[0].regblock/emit_init_i_2__1/O
                         net (fo=3, unplaced)         0.288     5.978    fork29/control/generateBlocks[0].regblock/transmitValue_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.043     6.021 r  fork29/control/generateBlocks[0].regblock/transmitValue_i_5__7/O
                         net (fo=3, unplaced)         0.288     6.309    buffer20/control/transmitValue_reg_12
                         LUT4 (Prop_lut4_I1_O)        0.043     6.352 f  buffer20/control/transmitValue_i_2__8/O
                         net (fo=4, unplaced)         0.294     6.646    fork10/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT5 (Prop_lut5_I1_O)        0.043     6.689 f  fork10/control/generateBlocks[1].regblock/transmitValue_i_4__0/O
                         net (fo=1, unplaced)         0.270     6.959    fork10/control/generateBlocks[1].regblock/transmitValue_i_4__0_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     7.002 r  fork10/control/generateBlocks[1].regblock/transmitValue_i_2__7/O
                         net (fo=7, unplaced)         0.305     7.307    fork8/control/generateBlocks[1].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.043     7.350 f  fork8/control/generateBlocks[1].regblock/transmitValue_i_3__0/O
                         net (fo=7, unplaced)         0.305     7.655    fork7/control/generateBlocks[1].regblock/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     7.698 f  fork7/control/generateBlocks[1].regblock/fullReg_i_3__1/O
                         net (fo=8, unplaced)         0.308     8.006    fork6/control/generateBlocks[0].regblock/q0_reg_0
                         LUT5 (Prop_lut5_I3_O)        0.043     8.049 r  fork6/control/generateBlocks[0].regblock/q0_reg_i_1/O
                         net (fo=49, unplaced)        0.466     8.515    muli0/multiply_unit/one_slot_break_dv_ready
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=665, unset)          0.510     5.510    muli0/multiply_unit/clk
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     5.115    muli0/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 -3.400    




