Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: NES_CONTROLLER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NES_CONTROLLER.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NES_CONTROLLER"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NES_CONTROLLER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\u0791587\Documents\ECE3710\Project\NES_CONTROLLER\NES_CONTROLLER.v" into library work
Parsing module <NES_CONTROLLER>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <NES_CONTROLLER>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NES_CONTROLLER>.
    Related source file is "C:\Users\u0791587\Documents\ECE3710\Project\NES_CONTROLLER\NES_CONTROLLER.v".
    Found 1-bit register for signal <controller_data<6>>.
    Found 1-bit register for signal <controller_data<5>>.
    Found 1-bit register for signal <controller_data<4>>.
    Found 1-bit register for signal <controller_data<3>>.
    Found 1-bit register for signal <controller_data<2>>.
    Found 1-bit register for signal <controller_data<1>>.
    Found 1-bit register for signal <controller_data<0>>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <controller_data<7>>.
    Found 32-bit adder for signal <count[31]_GND_1_o_add_51_OUT> created at line 201.
    Found 32-bit comparator greater for signal <latch> created at line 37
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_3_o> created at line 43
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_5_o> created at line 49
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_7_o> created at line 55
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_9_o> created at line 61
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_11_o> created at line 67
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_13_o> created at line 73
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_15_o> created at line 79
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_17_o> created at line 86
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_19_o> created at line 92
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_21_o> created at line 98
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_23_o> created at line 104
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_25_o> created at line 110
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_27_o> created at line 116
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_29_o> created at line 122
    Found 32-bit comparator greater for signal <count[31]_GND_1_o_LessThan_31_o> created at line 128
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <NES_CONTROLLER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 8
 32-bit register                                       : 1
# Comparators                                          : 16
 32-bit comparator greater                             : 16
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <NES_CONTROLLER>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <NES_CONTROLLER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 16
 32-bit comparator greater                             : 16
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <NES_CONTROLLER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NES_CONTROLLER, actual ratio is 3.
FlipFlop count_13 has been replicated 1 time(s)
FlipFlop count_17 has been replicated 1 time(s)
FlipFlop count_18 has been replicated 1 time(s)
FlipFlop count_19 has been replicated 1 time(s)
FlipFlop count_7 has been replicated 1 time(s)
FlipFlop count_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NES_CONTROLLER.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 406
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 6
#      LUT3                        : 11
#      LUT4                        : 17
#      LUT5                        : 175
#      LUT6                        : 18
#      MUXCY                       : 111
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 46
#      FD                          : 38
#      FDE_1                       : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  18224     0%  
 Number of Slice LUTs:                  261  out of   9112     2%  
    Number used as Logic:               261  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    266
   Number with an unused Flip Flop:     228  out of    266    85%  
   Number with an unused LUT:             5  out of    266     1%  
   Number of fully used LUT-FF pairs:    33  out of    266    12%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
pulse_OBUF(Mmux_pulse13:O)         | NONE(*)(controller_data_5)| 8     |
clock                              | BUFGP                     | 38    |
-----------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.477ns (Maximum Frequency: 223.381MHz)
   Minimum input arrival time before clock: 3.066ns
   Maximum output required time after clock: 10.157ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.477ns (frequency: 223.381MHz)
  Total number of paths / destination ports: 1832 / 38
-------------------------------------------------------------------------
Delay:               4.477ns (Levels of Logic = 3)
  Source:            count_16 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: count_16 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.447   1.568  count_16 (count_16)
     LUT5:I1->O            2   0.203   0.721  Mcount_count_val322 (Mcount_count_val321)
     LUT6:I4->O           17   0.203   1.028  Mcount_count_val325 (Mcount_count_val324)
     LUT5:I4->O            1   0.205   0.000  count_0_rstpot (count_0_rstpot)
     FD:D                      0.102          count_0
    ----------------------------------------
    Total                      4.477ns (1.160ns logic, 3.317ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pulse_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.910ns (Levels of Logic = 2)
  Source:            data (PAD)
  Destination:       controller_data_5 (FF)
  Destination Clock: pulse_OBUF falling

  Data Path: data to controller_data_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  data_IBUF (data_IBUF)
     INV:I->O              8   0.206   0.802  data_INV_4_o1_INV_0 (data_INV_4_o)
     FDE_1:D                   0.102          controller_data_5
    ----------------------------------------
    Total                      2.910ns (1.530ns logic, 1.380ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.066ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       count_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.539  reset_IBUF (reset_IBUF)
     LUT5:I1->O            1   0.203   0.000  count_0_rstpot (count_0_rstpot)
     FD:D                      0.102          count_0
    ----------------------------------------
    Total                      3.066ns (1.527ns logic, 1.539ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulse_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            controller_data_7 (FF)
  Destination:       controller_data<7> (PAD)
  Source Clock:      pulse_OBUF falling

  Data Path: controller_data_7 to controller_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  controller_data_7 (controller_data_7)
     OBUF:I->O                 2.571          controller_data_7_OBUF (controller_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 845 / 2
-------------------------------------------------------------------------
Offset:              10.157ns (Levels of Logic = 10)
  Source:            count_12 (FF)
  Destination:       pulse (PAD)
  Source Clock:      clock rising

  Data Path: count_12 to pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.447   1.650  count_12 (count_12)
     LUT5:I0->O            0   0.203   0.000  Mcompar_count[31]_GND_1_o_LessThan_23_o_lutdi (Mcompar_count[31]_GND_1_o_LessThan_23_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<1> (Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<2> (Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<3> (Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<4> (Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<4>)
     LUT5:I4->O            4   0.205   1.048  Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<5> (Mcompar_count[31]_GND_1_o_LessThan_23_o_cy<5>)
     LUT6:I0->O            1   0.203   0.808  Mmux_pulse11 (Mmux_pulse1)
     LUT6:I3->O            1   0.205   0.808  Mmux_pulse12 (Mmux_pulse11)
     LUT6:I3->O            9   0.205   0.829  Mmux_pulse13 (pulse_OBUF)
     OBUF:I->O                 2.571          pulse_OBUF (pulse)
    ----------------------------------------
    Total                     10.157ns (4.435ns logic, 5.722ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.477|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pulse_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    8.084|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.45 secs
 
--> 

Total memory usage is 257772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

