--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf pins.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2468 paths analyzed, 653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.800ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_18 (SLICE_X26Y120.A5), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_15 (FF)
  Destination:          comm_fpga_fx2/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.230 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_15 to comm_fpga_fx2/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.CQ     Tcko                  0.447   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_15
    SLICE_X6Y119.D2      net (fanout=3)        4.132   comm_fpga_fx2/count<15>
    SLICE_X6Y119.COUT    Topcyd                0.261   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<15>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CMUX    Tcinc                 0.261   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.A5     net (fanout=1)        4.279   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<18>
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/Mmux_count_next192
                                                       comm_fpga_fx2/count_18
    -------------------------------------------------  ---------------------------
    Total                                      9.751ns (1.258ns logic, 8.493ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_14 (FF)
  Destination:          comm_fpga_fx2/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.230 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_14 to comm_fpga_fx2/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.AQ     Tcko                  0.447   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_14
    SLICE_X6Y119.C4      net (fanout=3)        3.937   comm_fpga_fx2/count<14>
    SLICE_X6Y119.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<14>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CMUX    Tcinc                 0.261   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.A5     net (fanout=1)        4.279   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<18>
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/Mmux_count_next192
                                                       comm_fpga_fx2/count_18
    -------------------------------------------------  ---------------------------
    Total                                      9.572ns (1.274ns logic, 8.298ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_18 (FF)
  Destination:          comm_fpga_fx2/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_18 to comm_fpga_fx2/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.447   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/count_18
    SLICE_X6Y120.C2      net (fanout=3)        1.596   comm_fpga_fx2/count<18>
    SLICE_X6Y120.CMUX    Topcc                 0.413   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<18>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.A5     net (fanout=1)        4.279   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<18>
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/Mmux_count_next192
                                                       comm_fpga_fx2/count_18
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (1.149ns logic, 5.875ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_20 (SLICE_X27Y121.A4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_15 (FF)
  Destination:          comm_fpga_fx2/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_15 to comm_fpga_fx2/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.CQ     Tcko                  0.447   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_15
    SLICE_X6Y119.D2      net (fanout=3)        4.132   comm_fpga_fx2/count<15>
    SLICE_X6Y119.COUT    Topcyd                0.261   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<15>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y121.AMUX    Tcina                 0.202   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y121.A4     net (fanout=1)        4.195   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<20>
    SLICE_X27Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next242
                                                       comm_fpga_fx2/count_20
    -------------------------------------------------  ---------------------------
    Total                                      9.720ns (1.308ns logic, 8.412ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_20 (FF)
  Destination:          comm_fpga_fx2/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.648ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_20 to comm_fpga_fx2/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.AQ     Tcko                  0.391   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_20
    SLICE_X6Y121.A2      net (fanout=3)        4.370   comm_fpga_fx2/count<20>
    SLICE_X6Y121.AMUX    Topaa                 0.370   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<20>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y121.A4     net (fanout=1)        4.195   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<20>
    SLICE_X27Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next242
                                                       comm_fpga_fx2/count_20
    -------------------------------------------------  ---------------------------
    Total                                      9.648ns (1.083ns logic, 8.565ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_14 (FF)
  Destination:          comm_fpga_fx2/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_14 to comm_fpga_fx2/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.AQ     Tcko                  0.447   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_14
    SLICE_X6Y119.C4      net (fanout=3)        3.937   comm_fpga_fx2/count<14>
    SLICE_X6Y119.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<14>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y121.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y121.AMUX    Tcina                 0.202   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y121.A4     net (fanout=1)        4.195   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<20>
    SLICE_X27Y121.CLK    Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next242
                                                       comm_fpga_fx2/count_20
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (1.324ns logic, 8.217ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_19 (SLICE_X26Y120.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_15 (FF)
  Destination:          comm_fpga_fx2/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.230 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_15 to comm_fpga_fx2/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.CQ     Tcko                  0.447   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_15
    SLICE_X6Y119.D2      net (fanout=3)        4.132   comm_fpga_fx2/count<15>
    SLICE_X6Y119.COUT    Topcyd                0.261   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<15>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.DMUX    Tcind                 0.302   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.C4     net (fanout=1)        4.190   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<19>
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/Mmux_count_next212
                                                       comm_fpga_fx2/count_19
    -------------------------------------------------  ---------------------------
    Total                                      9.703ns (1.299ns logic, 8.404ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_14 (FF)
  Destination:          comm_fpga_fx2/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.230 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_14 to comm_fpga_fx2/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y119.AQ     Tcko                  0.447   comm_fpga_fx2/count<15>
                                                       comm_fpga_fx2/count_14
    SLICE_X6Y119.C4      net (fanout=3)        3.937   comm_fpga_fx2/count<14>
    SLICE_X6Y119.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<14>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.CIN     net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X6Y120.DMUX    Tcind                 0.302   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.C4     net (fanout=1)        4.190   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<19>
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/Mmux_count_next212
                                                       comm_fpga_fx2/count_19
    -------------------------------------------------  ---------------------------
    Total                                      9.524ns (1.315ns logic, 8.209ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_18 (FF)
  Destination:          comm_fpga_fx2/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_18 to comm_fpga_fx2/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.447   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/count_18
    SLICE_X6Y120.C2      net (fanout=3)        1.596   comm_fpga_fx2/count<18>
    SLICE_X6Y120.DMUX    Topcd                 0.435   comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_lut<18>_INV_0
                                                       comm_fpga_fx2/Msub_GND_29_o_GND_29_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.C4     net (fanout=1)        4.190   comm_fpga_fx2/GND_29_o_GND_29_o_sub_18_OUT<19>
    SLICE_X26Y120.CLK    Tas                   0.289   comm_fpga_fx2/count<19>
                                                       comm_fpga_fx2/Mmux_count_next212
                                                       comm_fpga_fx2/count_19
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (1.171ns logic, 5.786ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point col_send_0 (SLICE_X25Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               col_0 (FF)
  Destination:          col_send_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: col_0 to col_send_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y92.DMUX    Tshcko                0.238   module_enable<1>
                                                       col_0
    SLICE_X25Y92.BX      net (fanout=3)        0.103   col<0>
    SLICE_X25Y92.CLK     Tckdi       (-Th)    -0.059   col_send<0>
                                                       col_send_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.297ns logic, 0.103ns route)
                                                       (74.3% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point reg0_6 (SLICE_X12Y99.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg0_6 (FF)
  Destination:          reg0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg0_6 to reg0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y99.DQ      Tcko                  0.200   reg0<6>
                                                       reg0_6
    SLICE_X12Y99.D6      net (fanout=7)        0.026   reg0<6>
    SLICE_X12Y99.CLK     Tah         (-Th)    -0.190   reg0<6>
                                                       reg0_6_dpot1
                                                       reg0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point Arow1_count_4 (SLICE_X12Y107.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Arow1_count_4 (FF)
  Destination:          Arow1_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Arow1_count_4 to Arow1_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.AQ     Tcko                  0.200   Arow1_count<5>
                                                       Arow1_count_4
    SLICE_X12Y107.A6     net (fanout=4)        0.037   Arow1_count<4>
    SLICE_X12Y107.CLK    Tah         (-Th)    -0.190   Arow1_count<5>
                                                       Arow1_count_4_dpot1
                                                       Arow1_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.473ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: r1/Mmac_n0022/CLK
  Logical resource: r1/Mmac_n0022/CLK
  Location pin: DSP48_X1Y22.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 17.473ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: r2/Mmac_n0022/CLK
  Logical resource: r2/Mmac_n0022/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    9.800|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2468 paths, 0 nets, and 1038 connections

Design statistics:
   Minimum period:   9.800ns{1}   (Maximum frequency: 102.041MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 18:31:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 296 MB



