{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673293286940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673293286941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 22:41:26 2023 " "Processing started: Mon Jan 09 22:41:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673293286941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673293286941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cypher_detector -c cypher_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off cypher_detector -c cypher_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673293286941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1673293287279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ control.v(2) " "Verilog HDL Declaration information at control.v(2): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673293287333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673293287335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673293287335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673293287338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673293287338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cypher_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file cypher_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 cypher_detector " "Found entity 1: cypher_detector" {  } { { "cypher_detector.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/cypher_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673293287340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673293287340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cypher_detector_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cypher_detector_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cypher_detector_tb " "Found entity 1: cypher_detector_tb" {  } { { "cypher_detector_tb.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/cypher_detector_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673293287343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673293287343 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_found cypher_detector.v(15) " "Verilog HDL Implicit Net warning at cypher_detector.v(15): created implicit net for \"t_found\"" {  } { { "cypher_detector.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/cypher_detector.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673293287343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cypher_detector " "Elaborating entity \"cypher_detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673293287375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_found cypher_detector.v(15) " "Verilog HDL or VHDL warning at cypher_detector.v(15): object \"t_found\" assigned a value but never read" {  } { { "cypher_detector.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/cypher_detector.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673293287376 "|cypher_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "cypher_detector.v" "ctrl" { Text "D:/org/CSE343-Computer-Organization/Bonus/cypher_detector.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673293287378 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673293287379 "|cypher_detector|control:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_found control.v(77) " "Verilog HDL Always Construct warning at control.v(77): inferring latch(es) for variable \"wr_found\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673293287379 "|cypher_detector|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_found control.v(77) " "Inferred latch for \"wr_found\" at control.v(77)" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287379 "|cypher_detector|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.END control.v(31) " "Inferred latch for \"nextState.END\" at control.v(31)" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287380 "|cypher_detector|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.UPDATE control.v(31) " "Inferred latch for \"nextState.UPDATE\" at control.v(31)" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287380 "|cypher_detector|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.CHECK control.v(31) " "Inferred latch for \"nextState.CHECK\" at control.v(31)" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287380 "|cypher_detector|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.READ control.v(31) " "Inferred latch for \"nextState.READ\" at control.v(31)" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287380 "|cypher_detector|control:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.START control.v(31) " "Inferred latch for \"nextState.START\" at control.v(31)" {  } { { "control.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287380 "|cypher_detector|control:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dtp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dtp\"" {  } { { "cypher_detector.v" "dtp" { Text "D:/org/CSE343-Computer-Organization/Bonus/cypher_detector.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673293287389 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextCypherInput datapath.v(39) " "Verilog HDL Always Construct warning at datapath.v(39): inferring latch(es) for variable \"nextCypherInput\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/datapath.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673293287390 "|cypher_detector|datapath:dtp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextCypherInput\[0\] datapath.v(48) " "Inferred latch for \"nextCypherInput\[0\]\" at datapath.v(48)" {  } { { "datapath.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/datapath.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287390 "|cypher_detector|datapath:dtp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextCypherInput\[1\] datapath.v(48) " "Inferred latch for \"nextCypherInput\[1\]\" at datapath.v(48)" {  } { { "datapath.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/datapath.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287390 "|cypher_detector|datapath:dtp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextCypherInput\[2\] datapath.v(48) " "Inferred latch for \"nextCypherInput\[2\]\" at datapath.v(48)" {  } { { "datapath.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/datapath.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287390 "|cypher_detector|datapath:dtp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextCypherInput\[3\] datapath.v(48) " "Inferred latch for \"nextCypherInput\[3\]\" at datapath.v(48)" {  } { { "datapath.v" "" { Text "D:/org/CSE343-Computer-Organization/Bonus/datapath.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673293287390 "|cypher_detector|datapath:dtp"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1673293287942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1673293288059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/org/CSE343-Computer-Organization/Bonus/output_files/cypher_detector.map.smsg " "Generated suppressed messages file D:/org/CSE343-Computer-Organization/Bonus/output_files/cypher_detector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1673293288096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673293288180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673293288180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673293288284 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673293288284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673293288284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673293288284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673293288317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 22:41:28 2023 " "Processing ended: Mon Jan 09 22:41:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673293288317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673293288317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673293288317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673293288317 ""}
