
*** Running vivado
    with args -log design_1_invaes_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_invaes_ip_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_invaes_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/invaes_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.cache/ip 
Command: synth_design -top design_1_invaes_ip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 830.695 ; gain = 176.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_invaes_ip_0_1' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_invaes_ip_0_1/synth/design_1_invaes_ip_0_1.vhd:83]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'invaes_ip_v1_0' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0.vhd:5' bound to instance 'U0' of component 'invaes_ip_v1_0' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_invaes_ip_0_1/synth/design_1_invaes_ip_0_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'invaes_ip_v1_0' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'invaes_ip_v1_0_S_AXI' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:7' bound to instance 'invaes_ip_v1_0_S_AXI_inst' of component 'invaes_ip_v1_0_S_AXI' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'invaes_ip_v1_0_S_AXI' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'aes_one_os' is read in the process but is not in the sensitivity list [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:424]
WARNING: [Synth 8-614] signal 'data_os' is read in the process but is not in the sensitivity list [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:424]
INFO: [Synth 8-3491] module 'InvAES' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:7' bound to instance 'InvAES_1' of component 'InvAES' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:477]
INFO: [Synth 8-638] synthesizing module 'InvAES' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:17]
INFO: [Synth 8-3491] module 'KeyExpansion_table' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/KeyExpansion_table.vhd:8' bound to instance 'U0' of component 'KeyExpansion_table' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:68]
INFO: [Synth 8-638] synthesizing module 'KeyExpansion_table' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/KeyExpansion_table.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'KeyExpansion_table' (1#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/KeyExpansion_table.vhd:13]
INFO: [Synth 8-3491] module 'FSM_InvAES' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/FSM_InvAES.vhd:7' bound to instance 'U1' of component 'FSM_InvAES' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:73]
INFO: [Synth 8-638] synthesizing module 'FSM_InvAES' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/FSM_InvAES.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'FSM_InvAES' (2#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/FSM_InvAES.vhd:22]
INFO: [Synth 8-3491] module 'InvAESRound' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:6' bound to instance 'U2' of component 'InvAESRound' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:88]
INFO: [Synth 8-638] synthesizing module 'InvAESRound' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:16]
INFO: [Synth 8-3491] module 'InvShiftRows' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvShiftRows.vhd:7' bound to instance 'U0' of component 'InvShiftRows' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:59]
INFO: [Synth 8-638] synthesizing module 'InvShiftRows' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvShiftRows.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'InvShiftRows' (3#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvShiftRows.vhd:12]
INFO: [Synth 8-3491] module 'InvSubBytes' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:7' bound to instance 'U1' of component 'InvSubBytes' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:64]
INFO: [Synth 8-638] synthesizing module 'InvSubBytes' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:12]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-638] synthesizing module 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'InvSBOX' (4#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:12]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-3491] module 'InvSBOX' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSBOX.vhd:7' bound to instance 'U0' of component 'InvSBOX' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'InvSubBytes' (5#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvSubBytes.vhd:12]
INFO: [Synth 8-3491] module 'AddRoundKey' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/AddRoundKey.vhd:7' bound to instance 'U2' of component 'AddRoundKey' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:73]
INFO: [Synth 8-638] synthesizing module 'AddRoundKey' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/AddRoundKey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'AddRoundKey' (6#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/AddRoundKey.vhd:13]
INFO: [Synth 8-3491] module 'InvMixColumns' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:7' bound to instance 'U3' of component 'InvMixColumns' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'InvMixColumns' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:13]
INFO: [Synth 8-3491] module 'matrixMultiplier' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/matrixMultiplier.vhd:7' bound to instance 'U0' of component 'matrixMultiplier' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:21]
INFO: [Synth 8-638] synthesizing module 'matrixMultiplier' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/matrixMultiplier.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'matrixMultiplier' (7#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/matrixMultiplier.vhd:12]
INFO: [Synth 8-3491] module 'matrixMultiplier' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/matrixMultiplier.vhd:7' bound to instance 'U0' of component 'matrixMultiplier' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:21]
INFO: [Synth 8-3491] module 'matrixMultiplier' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/matrixMultiplier.vhd:7' bound to instance 'U0' of component 'matrixMultiplier' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:21]
INFO: [Synth 8-3491] module 'matrixMultiplier' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/matrixMultiplier.vhd:7' bound to instance 'U0' of component 'matrixMultiplier' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:21]
WARNING: [Synth 8-5856] 3D RAM data_o_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'InvMixColumns' (8#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvMixColumns.vhd:13]
WARNING: [Synth 8-5856] 3D RAM data_s_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM data_os_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'InvAESRound' (9#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAESRound.vhd:16]
INFO: [Synth 8-3491] module 'Counter' declared at 'c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/Counter.vhd:8' bound to instance 'U3' of component 'Counter' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Counter' [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/Counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Counter' (10#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/Counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'InvAES' (11#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/Vivado_Design_Suite/InvAES.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:252]
WARNING: [Synth 8-3848] Net done_o in module/entity invaes_ip_v1_0_S_AXI does not have driver. [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'invaes_ip_v1_0_S_AXI' (12#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0_S_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'invaes_ip_v1_0' (13#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/04a6/hdl/invaes_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_invaes_ip_0_1' (14#1) [c:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_invaes_ip_0_1/synth/design_1_invaes_ip_0_1.vhd:83]
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port done_o
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design invaes_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 898.785 ; gain = 244.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 898.785 ; gain = 244.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 898.785 ; gain = 244.301
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1019.918 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'FSM_InvAES'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           000001 |                              000
                    hold |                           000010 |                              001
                  rounda |                           000100 |                              100
                  roundn |                           001000 |                              011
                  round0 |                           010000 |                              010
                    done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'FSM_InvAES'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 84    
	   9 Input      8 Bit         XORs := 8     
	   8 Input      8 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 80    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_InvAES 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module AddRoundKey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
Module matrixMultiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 17    
	   9 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
Module InvMixColumns 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module InvAESRound 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module InvAES 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module invaes_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port done_o
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_invaes_ip_0_1 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/invaes_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/invaes_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/invaes_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/invaes_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/invaes_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/invaes_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------+---------------+----------------+
|Module Name | RTL Object                | Depth x Width | Implemented As | 
+------------+---------------------------+---------------+----------------+
|InvSBOX     | sboxtab[0]                | 256x8         | LUT            | 
|InvSubBytes | Pc[0].Pr[0].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[0].Pr[1].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[0].Pr[2].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[0].Pr[3].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[1].Pr[0].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[1].Pr[1].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[1].Pr[2].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[1].Pr[3].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[2].Pr[0].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[2].Pr[1].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[2].Pr[2].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[2].Pr[3].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[3].Pr[0].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[3].Pr[1].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[3].Pr[2].U0/sboxtab[0] | 256x8         | LUT            | 
|InvSubBytes | Pc[3].Pr[3].U0/sboxtab[0] | 256x8         | LUT            | 
+------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1019.918 ; gain = 365.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1029.980 ; gain = 375.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    37|
|3     |LUT3  |    14|
|4     |LUT4  |    62|
|5     |LUT5  |   462|
|6     |LUT6  |   812|
|7     |MUXF7 |   287|
|8     |FDCE  |   263|
|9     |FDPE  |     3|
|10    |FDRE  |   200|
|11    |FDSE  |     5|
+------+------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |  2147|
|2     |  U0                          |invaes_ip_v1_0       |  2147|
|3     |    invaes_ip_v1_0_S_AXI_inst |invaes_ip_v1_0_S_AXI |  2147|
|4     |      InvAES_1                |InvAES               |  1882|
|5     |        U1                    |FSM_InvAES           |   222|
|6     |        U2                    |InvAESRound          |   384|
|7     |          U1                  |InvSubBytes          |   256|
|8     |            \Pc[0].Pr[0].U0   |InvSBOX              |    16|
|9     |            \Pc[0].Pr[1].U0   |InvSBOX_0            |    16|
|10    |            \Pc[0].Pr[2].U0   |InvSBOX_1            |    16|
|11    |            \Pc[0].Pr[3].U0   |InvSBOX_2            |    16|
|12    |            \Pc[1].Pr[0].U0   |InvSBOX_3            |    16|
|13    |            \Pc[1].Pr[1].U0   |InvSBOX_4            |    16|
|14    |            \Pc[1].Pr[2].U0   |InvSBOX_5            |    16|
|15    |            \Pc[1].Pr[3].U0   |InvSBOX_6            |    16|
|16    |            \Pc[2].Pr[0].U0   |InvSBOX_7            |    16|
|17    |            \Pc[2].Pr[1].U0   |InvSBOX_8            |    16|
|18    |            \Pc[2].Pr[2].U0   |InvSBOX_9            |    16|
|19    |            \Pc[2].Pr[3].U0   |InvSBOX_10           |    16|
|20    |            \Pc[3].Pr[0].U0   |InvSBOX_11           |    16|
|21    |            \Pc[3].Pr[1].U0   |InvSBOX_12           |    16|
|22    |            \Pc[3].Pr[2].U0   |InvSBOX_13           |    16|
|23    |            \Pc[3].Pr[3].U0   |InvSBOX_14           |    16|
|24    |        U3                    |Counter              |  1053|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1044.793 ; gain = 390.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1044.793 ; gain = 269.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1044.793 ; gain = 390.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1060.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1060.891 ; gain = 676.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1060.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.runs/design_1_invaes_ip_0_1_synth_1/design_1_invaes_ip_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_invaes_ip_0_1, cache-ID = 6f9356064e87ea53
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1060.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleves/Documents/Embedded-System-Design-Flow-on-Zynq/projet_invaes/project_1/project_1.runs/design_1_invaes_ip_0_1_synth_1/design_1_invaes_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_invaes_ip_0_1_utilization_synth.rpt -pb design_1_invaes_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 22:43:51 2022...
