Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/dsmek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keyring","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62ax/clocks","5_soc_doc/am62ax/devices","5_soc_doc/am62ax/dma_cfg","5_soc_doc/am62ax/firewalls","5_soc_doc/am62ax/hosts","5_soc_doc/am62ax/interrupt_cfg","5_soc_doc/am62ax/pll_data","5_soc_doc/am62ax/processors","5_soc_doc/am62ax/proxy_cfg","5_soc_doc/am62ax/psil_cfg","5_soc_doc/am62ax/ra_cfg","5_soc_doc/am62ax/resasg_types","5_soc_doc/am62ax/sec_proxy","5_soc_doc/am62ax/soc_devgrps","5_soc_doc/am62px/clocks","5_soc_doc/am62px/devices","5_soc_doc/am62px/dma_cfg","5_soc_doc/am62px/firewalls","5_soc_doc/am62px/hosts","5_soc_doc/am62px/interrupt_cfg","5_soc_doc/am62px/pll_data","5_soc_doc/am62px/processors","5_soc_doc/am62px/proxy_cfg","5_soc_doc/am62px/psil_cfg","5_soc_doc/am62px/ra_cfg","5_soc_doc/am62px/resasg_types","5_soc_doc/am62px/sec_proxy","5_soc_doc/am62px/soc_devgrps","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/firewalls","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","5_soc_doc/j784s4/clocks","5_soc_doc/j784s4/devices","5_soc_doc/j784s4/dma_cfg","5_soc_doc/j784s4/firewalls","5_soc_doc/j784s4/hosts","5_soc_doc/j784s4/interrupt_cfg","5_soc_doc/j784s4/pll_data","5_soc_doc/j784s4/processors","5_soc_doc/j784s4/proxy_cfg","5_soc_doc/j784s4/psil_cfg","5_soc_doc/j784s4/ra_cfg","5_soc_doc/j784s4/resasg_types","5_soc_doc/j784s4/sec_proxy","5_soc_doc/j784s4/soc_devgrps","6_topic_user_guides/authentication","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/keyring","6_topic_user_guides/otp_revision","6_topic_user_guides/saul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/dsmek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keyring.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62ax/clocks.rst","5_soc_doc/am62ax/devices.rst","5_soc_doc/am62ax/dma_cfg.rst","5_soc_doc/am62ax/firewalls.rst","5_soc_doc/am62ax/hosts.rst","5_soc_doc/am62ax/interrupt_cfg.rst","5_soc_doc/am62ax/pll_data.rst","5_soc_doc/am62ax/processors.rst","5_soc_doc/am62ax/proxy_cfg.rst","5_soc_doc/am62ax/psil_cfg.rst","5_soc_doc/am62ax/ra_cfg.rst","5_soc_doc/am62ax/resasg_types.rst","5_soc_doc/am62ax/sec_proxy.rst","5_soc_doc/am62ax/soc_devgrps.rst","5_soc_doc/am62px/clocks.rst","5_soc_doc/am62px/devices.rst","5_soc_doc/am62px/dma_cfg.rst","5_soc_doc/am62px/firewalls.rst","5_soc_doc/am62px/hosts.rst","5_soc_doc/am62px/interrupt_cfg.rst","5_soc_doc/am62px/pll_data.rst","5_soc_doc/am62px/processors.rst","5_soc_doc/am62px/proxy_cfg.rst","5_soc_doc/am62px/psil_cfg.rst","5_soc_doc/am62px/ra_cfg.rst","5_soc_doc/am62px/resasg_types.rst","5_soc_doc/am62px/sec_proxy.rst","5_soc_doc/am62px/soc_devgrps.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/firewalls.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","5_soc_doc/j784s4/clocks.rst","5_soc_doc/j784s4/devices.rst","5_soc_doc/j784s4/dma_cfg.rst","5_soc_doc/j784s4/firewalls.rst","5_soc_doc/j784s4/hosts.rst","5_soc_doc/j784s4/interrupt_cfg.rst","5_soc_doc/j784s4/pll_data.rst","5_soc_doc/j784s4/processors.rst","5_soc_doc/j784s4/proxy_cfg.rst","5_soc_doc/j784s4/psil_cfg.rst","5_soc_doc/j784s4/ra_cfg.rst","5_soc_doc/j784s4/resasg_types.rst","5_soc_doc/j784s4/sec_proxy.rst","5_soc_doc/j784s4/soc_devgrps.rst","6_topic_user_guides/authentication.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/keyring.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/saul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":29,"01b":29,"02000000011a00006a37657300000000":191,"02a6000001000200cffc17b20bcbf96a":191,"0bb88ba99d3a8b1d92075c67bcc047d2":191,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":191,"0x0":[3,7,14,20,183],"0x00":[3,7,24,45,59,73,87,101,116,132,146,161,175,183],"0x0000":188,"0x00000000":[24,37,51,65,79,93,108,124,138,153,167],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[20,24,191],"0x0000006e":186,"0x0000007f":186,"0x0000b000":138,"0x0000efff":138,"0x0001":26,"0x00014000":[153,167],"0x00016fff":[153,167],"0x0002":26,"0x0002u":3,"0x0004":26,"0x0005u":8,"0x0008":26,"0x000au":[3,27],"0x000bu":[26,27],"0x000cu":[27,29],"0x000du":[27,30],"0x000eu":[27,28],"0x001":[45,73,87],"0x0010":26,"0x0020":26,"0x0020u":3,"0x0021u":3,"0x0022u":3,"0x003":[45,59,73,87,101,116],"0x00300000":[37,51,65,79,93,108,138],"0x003000ff":[37,51,65,79,93,108,138],"0x0040":[45,73,87],"0x00420000":167,"0x00420fff":167,"0x005":[45,59,73,87],"0x006":[45,59,73,87],"0x00a":175,"0x00a00000":[37,51,65,79,93,108,124,138,153,167],"0x00a003ff":[93,108],"0x00a007ff":[37,51,65,79,124,138,153,167],"0x00a10000":[93,108,124,138,153,167],"0x00a107ff":[93,108,124,138,153,167],"0x00a20000":[93,108,124,138,153,167],"0x00a207ff":[93,108,124,138,153,167],"0x00a60000":138,"0x00a61fff":138,"0x00a70000":138,"0x00a71fff":138,"0x00ac0000":138,"0x00ac0fff":138,"0x00ad0000":138,"0x00ad0fff":138,"0x00b":175,"0x00c0":[45,59,73,87,101,116],"0x01":[5,41,55,69,83,97,101,112,116,128,132,142,146,157,161,171,175,183,191],"0x0100":5,"0x01000000":79,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[45,59,73,87],"0x0180":[45,59,73,87],"0x01a":[45,59,73,87],"0x01c":[45,59,73,87],"0x01cc0000":186,"0x01e":[45,59,73,87],"0x01ff0000":186,"0x02":[45,59,73,83,87,97,101,112,116,128,132,142,146,157,161,171,175,183,191],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":26,"0x021":[45,59,73,87],"0x0280":175,"0x02c0":175,"0x03":[41,45,55,59,73,87,101,116,132,142,146,161,175,183],"0x0300":7,"0x03007":33,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x0306":7,"0x0306u":7,"0x0307":7,"0x0307u":7,"0x04":[41,101,116,142,146,161,175,183],"0x04210000":[37,51,65,79],"0x042101ff":[37,51,65,79],"0x05":[101,116,132,146,161,175,183],"0x053f0000":[124,153,167],"0x053f00ff":[124,153,167],"0x06":[83,128,132,142,146,157,161,171,175,183],"0x061":[101,116],"0x062":[101,116],"0x064":[101,116],"0x0682":[45,59,73,87],"0x0683":[45,59,73,87],"0x068d":[45,59,73,87],"0x068e":[45,59,73,87],"0x068f":[45,59,73,87],"0x06a0":[45,59,73,87],"0x06a1":[45,59,73,87],"0x06a2":[45,59,73,87],"0x07":[83,101,116,128,132,142,146,157,161,171,175,183],"0x070a":[45,59,73,87],"0x070d":[45,59,73,87],"0x070f":[45,59,73,87],"0x0710":[45,59,73,87],"0x0711":[45,59,73,87],"0x0712":[45,59,73,87],"0x0713":[45,59,73,87],"0x0714":[45,59,73,87],"0x0715":[45,59,73,87],"0x0716":[45,59,73,87],"0x0717":[45,59,73,87],"0x0718":[45,59,73,87],"0x0719":[45,59,73,87],"0x071a":[45,59,73,87],"0x071b":[45,59,73,87],"0x071c":[45,59,73,87],"0x071d":[45,73,87],"0x071e":[45,73,87],"0x0783":[45,59,73,87],"0x079":[146,161],"0x0790":[45,59,73,87],"0x0791":[45,59,73,87],"0x0792":[45,59,73,87],"0x0793":[45,59,73,87],"0x0794":87,"0x0795":87,"0x0796":[45,59,73,87],"0x0797":[45,59,73,87],"0x0798":[45,59,73,87],"0x0799":[45,59,73,87],"0x079a":[45,59,73,87],"0x079b":[45,59,73,87],"0x079c":87,"0x079d":87,"0x07a":[146,161],"0x07a3":[45,59,73,87],"0x07a4":[45,59,73,87],"0x07a5":[45,59,73,87],"0x07a6":[45,59,73,87],"0x07a7":87,"0x07a8":87,"0x07a9":[45,59,73,87],"0x07aa":[45,59,73,87],"0x07ab":[45,59,73,87],"0x07ac":[45,59,73,87],"0x07ad":[45,59,73,87],"0x07ae":[45,59,73,87],"0x07af":[45,59,73,87],"0x07b":[132,146],"0x07b0":[45,59,73,87],"0x07b1":[45,59,73,87],"0x07b2":[45,59,73,87],"0x07b3":[45,59,73,87],"0x07b4":[45,59,73,87],"0x07b5":87,"0x07b6":87,"0x07b7":87,"0x07b8":87,"0x07c":161,"0x07d":161,"0x08":[132,142,146,157,161,171,175,183],"0x080":[132,146],"0x082":[132,146],"0x083":[132,146],"0x0840":[45,59,73,87],"0x084a":[45,59,73,87],"0x084c":87,"0x086":146,"0x087":146,"0x088":[132,146],"0x089":[132,146],"0x09":[142,157,171],"0x091":[101,116],"0x094":161,"0x096":161,"0x09c":[101,116],"0x0a":[45,59,73,87,101,116,132,146,161,171,175],"0x0ad":175,"0x0ae":175,"0x0b":[101,116,132,146,161,171,175],"0x0b0":175,"0x0b1":175,"0x0b3":[101,116],"0x0b4":[101,116],"0x0b5":[101,116],"0x0b6":[101,116],"0x0b9":[101,116],"0x0bb":[101,116],"0x0bc":[101,116],"0x0bd":[101,116],"0x0be":[101,116],"0x0bf":[101,116],"0x0c":[87,132,146,161,175],"0x0c2":[101,116],"0x0c3":[101,116],"0x0c7":[45,59],"0x0c8":[45,59],"0x0cf":[132,146],"0x0d":[45,59,73,87,101,116,132,146,161,175],"0x0d0":[132,146],"0x0d1":[132,146],"0x0d2":[132,146],"0x0d3":[132,146],"0x0d4":[132,146],"0x0d5":[132,146],"0x0e":[45,59,73,87,101,116,146,161,175],"0x0e1":161,"0x0e3":161,"0x0e9":[132,146],"0x0ea":[132,146],"0x0eb":[132,146],"0x0ec":[132,146],"0x0ed":[132,146],"0x0f":[45,59,73,87,101,116,132,146,161,175],"0x0fe":161,"0x0fe0":33,"0x0ff":161,"0x1":[7,14,33],"0x10":[3,7,45,59,73,87,132,146,161,175],"0x100":161,"0x1000":[9,33,43,57,71,85,99,114,130,144,159,173],"0x1000u":9,"0x1001":[9,99,114],"0x1001u":9,"0x1017":85,"0x1018":85,"0x1019":85,"0x101c":[43,57,71],"0x1029":85,"0x103":161,"0x103b":130,"0x1054":[159,173],"0x107":161,"0x1077":[99,114],"0x108b":144,"0x109":161,"0x10c":161,"0x10f":161,"0x11":[24,27,45,59,73,87,161,175],"0x110":161,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":12,"0x111":161,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1120":12,"0x1120u":12,"0x1129800":183,"0x113":161,"0x119":175,"0x11b":175,"0x12":[45,59,73,87,161,175],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":26,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x13":[45,59,73,87,161,175],"0x1300":10,"0x1300u":10,"0x136":175,"0x137":175,"0x138":175,"0x13b":175,"0x13f":175,"0x14":[45,59,73,87,161,175],"0x141":175,"0x144":175,"0x147":175,"0x148":175,"0x149":175,"0x14b":175,"0x15":[45,59,73,87],"0x1500u":29,"0x16":[45,59,73,87],"0x17":[45,59,73,87],"0x18":[45,59,69,73,83,87],"0x1840":[101,116],"0x1880":[101,116],"0x19":[45,59,73,87],"0x1900":[101,116],"0x1a":[45,59,73,87],"0x1b":[45,59,73,87],"0x1c":[45,59,73,87],"0x1d":[45,73,87,183],"0x1e":[45,73,87],"0x1e40":[146,161],"0x1e80":[146,161],"0x1ec0":[132,146],"0x1f00":161,"0x1f40":161,"0x1u":[47,61,75,89,104,119,134,148,149,163,177],"0x2":[7,14,33],"0x20":[3,7,24,41,45,55,59,69,73,83,87,97,99,112,114,128,130,142,144,157,159,171,173,191],"0x2000":[43,57,71,85,132,146,159,173],"0x200f":[159,173],"0x2013":85,"0x2015":[43,71],"0x2018":57,"0x20210102":[24,191],"0x2080":[132,146],"0x20c0":[132,146],"0x21":[41,45,55,57,59,69,73,83,87,97,112,128,142,157,161,171,175,191],"0x2180":146,"0x21c0":146,"0x22":[24,41,45,55,59,69,73,87,97,112,161,171,175,191],"0x2200":[132,146],"0x2223":[24,191],"0x2240":[132,146],"0x23":[41,45,55,59,69,73,87,97,112,171,191],"0x23be":30,"0x24":[43,45,57,59,73,87,171],"0x2440":[101,116],"0x25":[45,59,73,87,171],"0x2500":161,"0x2580":161,"0x26":[45,59,73,87,171],"0x27":[87,171],"0x2700":[101,116],"0x28":87,"0x2800u":[102,117],"0x283c0000":[93,108,124,138,153,167],"0x283c001f":[93,108,124,138,153,167],"0x28400000":[93,108,124,138,153,167],"0x28401fff":[93,108,124,138,153,167],"0x28440000":[93,108,124,138,153,167],"0x2847ffff":[93,108,124,138,153,167],"0x28480000":[93,108,124,138,153,167],"0x28481fff":[93,108,124,138,153,167],"0x284a0000":[93,108,124,138,153,167],"0x284a3fff":[93,108,124,138,153,167],"0x284c0000":[93,108,124,138,153,167],"0x284c3fff":[93,108,124,138,153,167],"0x28560000":[93,108,124,138,153,167],"0x28563fff":[93,108,124,153,167],"0x2856ffff":138,"0x28570000":[93,108,124,138,153,167],"0x2857007f":[93,108],"0x285701ff":[124,138,153,167],"0x28580000":[93,108,124,138,153,167],"0x28580fff":[93,108,124,138,153,167],"0x28590000":[93,108,124,138,153,167],"0x285900ff":[93,108,124,138,153,167],"0x285a0000":[93,108,124,138,153,167],"0x285a3fff":[93,108,124,138,153,167],"0x285b0000":[93,108,124,138,153,167],"0x285c0000":[93,108,124,138,153,167],"0x285c00ff":[93,108,124,138,153,167],"0x285d0000":[93,108,124,138,153,167],"0x285d03ff":[93,108,124,138,153,167],"0x29":[45,59,73,87],"0x2a":[45,59,73,87],"0x2a268000":[93,108,124,138,153,167],"0x2a2681ff":[93,108,124,138,153,167],"0x2a280000":[93,108,124,138,153,167],"0x2a29ffff":[93,108,124,138,153,167],"0x2a47ffff":[93,108,124,138,153,167],"0x2a480000":[153,167],"0x2a4fffff":[153,167],"0x2a500000":[93,108,124,138,153,167],"0x2a53ffff":[93,108,124,138,153,167],"0x2a580000":[93,108,124,138,153,167],"0x2a5bffff":[93,108,124,138,153,167],"0x2a600000":[93,108,124,138,153,167],"0x2a6fffff":[93,108,124,138,153,167],"0x2a700000":[93,108,124,138,153,167],"0x2a7fffff":[93,108,124,138,153,167],"0x2a800000":[93,108,124,138,153,167],"0x2a83ffff":[93,108,124,138,153,167],"0x2aa00000":[93,108,124,138,153,167],"0x2aa3ffff":[93,108,124,138,153,167],"0x2b":[45,59,73,87],"0x2b000000":[93,108,124,138,153,167],"0x2b3fffff":[93,108,124,138,153,167],"0x2b40":175,"0x2b80":175,"0x2b800000":[93,108,124,138,153,167],"0x2bbfffff":[93,108,124,138,153,167],"0x2c":[45,59,73,87],"0x2c00":175,"0x2c40":175,"0x2cca":[101,116],"0x2ccd":[101,116],"0x2d":[45,59,73,87],"0x2d0a":[101,116],"0x2d0d":[101,116],"0x2d4a":[101,116],"0x2d4d":[101,116],"0x2d80":[101,116],"0x2e":[45,59,73,87],"0x2e40":[101,116],"0x2ec0":[101,116],"0x2ec1":[101,116],"0x2ec2":[101,116],"0x2ec3":[101,116],"0x2ec4":[101,116],"0x2ec5":[101,116],"0x2ec7":[101,116],"0x2eca":[101,116],"0x2ecb":[101,116],"0x2f":[45,59,73,87],"0x2f00":[101,116],"0x2f01":[101,116],"0x2f02":[101,116],"0x2f03":[101,116],"0x2f0a":[101,116],"0x2f0b":[101,116],"0x2f0d":[101,116],"0x2f0e":[101,116],"0x2f0f":[101,116],"0x2f4a":[101,116],"0x2f4d":[101,116],"0x2f80":[101,116],"0x2fc0":[101,116],"0x3":[14,33],"0x30":[7,45,59,73,87,142,157,171],"0x30000":183,"0x3080":[101,116],"0x30800000":[93,108,124,138,153,167],"0x3080001f":[93,108,124,138,153,167],"0x30801000":[93,108,124,138,153,167],"0x3080101f":[93,108,124,138,153,167],"0x30802000":[93,108,124,138,153,167],"0x3080201f":[93,108,124,138,153,167],"0x3081":[101,116],"0x3082":[101,116],"0x3083":[101,116],"0x30880000":[153,167],"0x3088ffff":[153,167],"0x308a":[101,116],"0x308b":[101,116],"0x308d":[101,116],"0x308f":[101,116],"0x30900000":[93,108,124,138,153,167],"0x30901fff":[93,108,124,153,167],"0x30907fff":138,"0x30908000":[93,108,124,138,153,167],"0x30909fff":[93,108,124,153,167],"0x3090ffff":138,"0x30940000":[93,108,124,138,153,167],"0x3094ffff":[93,108,124,153,167],"0x3097ffff":138,"0x30b00000":[93,108,124,138,153,167],"0x30b03fff":124,"0x30b0ffff":[93,108],"0x30b1ffff":[138,153,167],"0x30c0":[101,116],"0x30c00000":[93,108,124,138,153,167],"0x30c03fff":124,"0x30c07fff":[153,167],"0x30c0ffff":[93,108,138],"0x30c1":[101,116],"0x30c2":[101,116],"0x30c3":[101,116],"0x30c5":[101,116],"0x30c7":[101,116],"0x30ca":[101,116],"0x30cb":[101,116],"0x30d00000":[93,108,124,138,153,167],"0x30d03fff":[124,153,167],"0x30d07fff":[93,108,138],"0x31":[45,59,73,87,157,171],"0x31040000":[93,108,124,138,153,167],"0x31043fff":[93,108,124,138,153,167],"0x31080000":[93,108,124,138,153,167],"0x310bffff":[93,108,124,138,153,167],"0x31100000":[93,108,124,138,153,167],"0x3110007f":[93,108],"0x31100fff":[124,138],"0x31101fff":[153,167],"0x31110000":[93,108,124,138,153,167],"0x31113fff":[93,108,124,138,153,167],"0x31120000":[93,108,124,138,153,167],"0x311200ff":[93,108,124,138,153,167],"0x31130000":[93,108,124,138,153,167],"0x31133fff":[93,108,124,138,153,167],"0x31140000":[93,108,124,138,153,167],"0x31150000":[93,108,124,138,153,167],"0x311500ff":[93,108,124,138,153,167],"0x31160000":[93,108,124,138,153,167],"0x311603ff":[93,108,124,138,153,167],"0x311a0000":[153,167],"0x311a00ff":[153,167],"0x31c2":[45,59],"0x31c3":[45,59],"0x31ce":[45,59],"0x31e1":[45,59],"0x31f78000":[93,108,124,138,153,167],"0x31f781ff":[93,108,124,138,153,167],"0x32":[45,59,73,87,171],"0x32000000":[93,108,124,138,153,167],"0x3201ffff":[93,108,124,138,153,167],"0x320a":[45,59],"0x320d":[45,59],"0x321a":59,"0x321b":59,"0x321c":[45,59],"0x321d":45,"0x321e":45,"0x328fffff":[93,108,124,138],"0x329fffff":[153,167],"0x33":[24,45,59,73,87,171],"0x33000000":[93,108,124,138,153,167],"0x3303ffff":[93,108,124,138,153,167],"0x33400000":[93,108,124,138,153,167],"0x3343ffff":[93,108,124,138,153,167],"0x33800000":[93,108,124,138,153,167],"0x339fffff":[93,108,124,138,153,167],"0x33c00000":[93,108,124,138,153,167],"0x33c3ffff":[93,108,124,138,153,167],"0x33c40000":[93,108,124,138,153,167],"0x33c7ffff":[93,108,124,138,153,167],"0x33ca":[132,146],"0x33cd":[132,146],"0x33d00000":[93,108,124,138,153,167],"0x33dfffff":[93,108,124,138,153,167],"0x34":[45,59,73,87],"0x34000000":[93,108,124,138,153,167],"0x3403ffff":124,"0x3407ffff":[153,167],"0x340a":[132,146],"0x340d":[132,146],"0x340fffff":[93,108,138],"0x344a":[132,146],"0x344d":[132,146],"0x3480":[132,146],"0x34c0":[132,146],"0x34c1":[132,146],"0x34c2":[132,146],"0x34c3":[132,146],"0x34c4":146,"0x34c5":[132,146],"0x34c6":[132,146],"0x34c7":[132,146],"0x34c8":[132,146],"0x34ca":[132,146],"0x34cb":[132,146],"0x35":87,"0x3500":[132,146],"0x35000000":[93,108,124,138,153,167],"0x3501":[132,146],"0x3502":[132,146],"0x3503":[132,146],"0x3503ffff":124,"0x350a":[132,146],"0x350b":[132,146],"0x350c":[132,146],"0x350d":[132,146],"0x350e":146,"0x350f":[132,146],"0x350fffff":[93,108],"0x3510":[132,146],"0x351fffff":[138,153,167],"0x3540":[132,146],"0x35840000":[153,167],"0x35840fff":[153,167],"0x35880000":[153,167],"0x35881fff":[153,167],"0x35900000":[153,167],"0x35903fff":[153,167],"0x35c00000":[153,167],"0x35c0ffff":[153,167],"0x35d00000":[153,167],"0x35d1ffff":[153,167],"0x35e00000":[153,167],"0x35e7ffff":[153,167],"0x36":87,"0x37":87,"0x38":87,"0x38000000":[93,108,124,138,153,167],"0x383fffff":[93,108,124,138,153,167],"0x3842":161,"0x3843":161,"0x384e":161,"0x384f":161,"0x3861":161,"0x3862":161,"0x38c0":161,"0x3a4a":[132,146],"0x3a4d":[132,146],"0x3a80":[132,146],"0x3ac0":[132,146],"0x3ac1":[132,146],"0x3ac2":[132,146],"0x3ac3":[132,146],"0x3ac5":[132,146],"0x3ac7":[132,146],"0x3aca":[132,146],"0x3acb":[132,146],"0x3b00":[132,146],"0x3b01":[132,146],"0x3b02":[132,146],"0x3b03":[132,146],"0x3b0a":[132,146],"0x3b0b":[132,146],"0x3b0d":[132,146],"0x3b0f":[132,146],"0x3b40":[132,146],"0x3c000000":[93,108,124,138,153,167],"0x3c3fffff":[93,108,124,138,153,167],"0x3f005000":[37,51,65],"0x3f8a":161,"0x3f8d":161,"0x3fca":161,"0x3fcd":161,"0x4":33,"0x40":[7,33],"0x4000":[85,99,114,144,159,161,173],"0x4001":[85,99,114],"0x4002":85,"0x4003":[85,99,114,144,159,173],"0x4081":30,"0x4081u":26,"0x40c0":161,"0x40c00000":[93,108,124,138,153,167],"0x40c000ff":[93,108,124,138,153,167],"0x40c1":161,"0x40c2":161,"0x40c3":161,"0x40c4":161,"0x40c5":161,"0x40c6":161,"0x40c7":161,"0x40c8":161,"0x40ca":161,"0x40cb":161,"0x41":7,"0x4100":[85,99,114,144],"0x4104":[85,99,114,144],"0x41c0":161,"0x41c00000":[93,108,124,138,153,167],"0x41c1":161,"0x41c2":161,"0x41c3":161,"0x41c7ffff":[93,108],"0x41ca":161,"0x41cb":161,"0x41cc":161,"0x41cd":161,"0x41ce":161,"0x41cf":161,"0x41cfffff":[124,138,153,167],"0x41d0":161,"0x4200":[85,99,114,144],"0x4204":[85,99,114,144],"0x42200000":[93,108,124,138,153,167],"0x422001ff":[93,108],"0x422003ff":[124,138,153,167],"0x424a":161,"0x424d":161,"0x424f":161,"0x4250":161,"0x4251":161,"0x4252":161,"0x4253":161,"0x4254":161,"0x42af":30,"0x4300":[43,57,71,85,99,114,130,144,159,161,173],"0x4301":130,"0x4302":144,"0x4303":[43,57,71,85,159,173],"0x4304":[43,57,71,85,99,114,130,144,159,173],"0x4305":[130,144,159,173],"0x4307":[43,57,71,85],"0x4308":[43,57,71,85],"0x430b":[43,57,71,85],"0x430c":[43,57,85],"0x430e":[43,57],"0x430f":85,"0x4310":85,"0x4311":85,"0x43600000":[37,65,153,167],"0x43601fff":[37,65],"0x43604000":[153,167],"0x43607fff":[153,167],"0x4360ffff":[37,65,153,167],"0x43701000":[37,51,65,153,167],"0x437013ff":[37,51,65,153,167],"0x43702000":[37,51,65,153,167],"0x43702fff":[37,51,65,153,167],"0x43935000":[37,51,65,153,167],"0x439350ff":[37,65,153,167],"0x43935fff":51,"0x43936000":[37,51,65,153,167],"0x439360ff":51,"0x43936fff":[37,65,153,167],"0x43a00000":[37,51,65,153,167],"0x43a00fff":[37,51,65,153,167],"0x43c0":161,"0x43c00000":[37,51,65,153,167],"0x43c2ffff":[37,51,65,153,167],"0x43c30000":[37,51,65,153,167],"0x43c3ffff":[37,51,65,153,167],"0x4400":[43,57,71,85,99,114,130,144,159,161,173],"0x4401":[43,57,71,99,114,161],"0x4402":[43,57,71,99,114,130,144,161],"0x4403":[43,57,71,85,161],"0x4404":[43,57,71,85,130,144,159,173],"0x44043000":33,"0x4405":[43,57,71,85,161],"0x4405f000":33,"0x4406":[43,57,71,85],"0x44060000":[79,192],"0x4406b000":33,"0x4407":[85,161],"0x44073fff":192,"0x44074000":192,"0x44076fff":192,"0x44077000":192,"0x44079fff":192,"0x4407bfff":79,"0x4407c000":[79,192],"0x4407ffff":[79,192],"0x4408":85,"0x44083000":33,"0x4409":85,"0x440a":161,"0x440b":[85,130,144,159,161,173],"0x440c":[71,85],"0x440e":[71,85],"0x440f":85,"0x4410":85,"0x44130000":124,"0x441307ff":124,"0x44234000":[37,51,65,79,93,108,124,138,153,167],"0x44234fff":[37,51,65,79,93,108,124,138,153,167],"0x44235000":[37,51,65,79,93,108,124,138,153,167],"0x44237fff":[37,51,65,79,93,108,124,138,153,167],"0x4423c000":[37,51,65,153,167],"0x4423cfff":[37,51,65,153,167],"0x4423d000":[37,51,65,153,167],"0x4423dfff":[37,51,65,153,167],"0x4440":161,"0x4441":161,"0x4442":161,"0x4443":161,"0x444a":161,"0x444b":161,"0x444d":161,"0x444f":161,"0x44800000":[37,51,65,153,167],"0x44801000":[37,51,65,153,167],"0x44801fff":[37,51,65,153,167],"0x44880000":[37,51,65,153,167],"0x44887fff":[37,51,65,153,167],"0x44914000":[37,51,65,153,167],"0x44915fff":[37,51,65,153,167],"0x44918000":[37,51,65,153,167],"0x44918fff":[37,51,65,153,167],"0x44940000":[37,51,65,153,167],"0x4494ffff":[37,51,65,153,167],"0x44960000":[37,51,65,153,167],"0x4496ffff":[37,51,65,153,167],"0x44ca":161,"0x44cd":161,"0x44ffffff":[37,51,65,153,167],"0x4500":[43,57,71,85,99,114,144],"0x45000000":[37,51,65,79,93,108,124,138,153,167,192],"0x4501":[43,57,71],"0x4502":[43,57,71],"0x4503":[99,114],"0x4504":[99,114],"0x4507":[99,114],"0x4508":[99,114,144],"0x450b":[99,114],"0x450c":[99,114],"0x450f":[99,114],"0x4510":[99,114],"0x4513":[99,114],"0x4514":[99,114],"0x4515":[99,114],"0x4516":[99,114],"0x45afffff":[37,51,65,79],"0x45b00000":[37,51,65,79,124,138,153,167],"0x45b08fff":79,"0x45b09000":79,"0x45b09fff":[37,51,65],"0x45b0a000":[37,51,65],"0x45b0b800":183,"0x45bfffff":[124,138,153,167],"0x45cfffff":[37,51,65,79],"0x45d00000":[37,51,65,79,93,108,124,138,153,167],"0x45dfffff":[37,51,65,79,93,108,124,138,153,167],"0x45e00000":[37,51,65,79],"0x45ffffff":[37,51,65,79,93,108,124,138,153,167,192],"0x4600":[43,57,71,99,114,130,144,159,173],"0x4601":[99,114],"0x4602":[99,114],"0x460a":144,"0x460c":[130,144,159,173],"0x460f":130,"0x4610":130,"0x4616":[130,144,159,173],"0x4618":[130,144,159,173],"0x461f":[130,159,173],"0x4622":[130,144,159,173],"0x4624":[130,144,159,173],"0x462e":[130,144,159,173],"0x4640":[159,173],"0x4642":175,"0x4643":175,"0x464e":175,"0x464f":175,"0x4661":175,"0x4662":175,"0x46c0":175,"0x4700":[71,99,114,130,144,159,173],"0x4701":[130,144],"0x4702":[130,144,159,173],"0x4703":[130,144,159,173],"0x4704":[130,144,159,173],"0x4707":[99,114],"0x4709":[130,144,159,173],"0x470a":130,"0x470c":[130,144,159,173],"0x471f":71,"0x4729":[130,144,159,173],"0x473f":[130,159,173],"0x4800":[99,114,144,159,173],"0x48100000":[37,51,65,79],"0x4811001f":[37,51,65,79],"0x48130000":[37,51,65,79],"0x481f":[99,114,144,159,173],"0x4820":[144,159,173],"0x482500ff":[37,51,65,79],"0x483f":144,"0x4840":144,"0x48400000":79,"0x48411fff":79,"0x48420000":[37,51,65,79],"0x48607fff":[37,51,65,79],"0x487f":144,"0x4880":144,"0x489f":144,"0x48ff":[159,173],"0x4900":[144,159,173],"0x49000000":79,"0x49013fff":79,"0x49074ea1":191,"0x4968b2e9":23,"0x49800000":[37,51,65,79],"0x49ff":[144,159,173],"0x4a00":[130,144,159,173],"0x4a07":[159,173],"0x4a40":[159,173],"0x4a4f":[159,173],"0x4a67ffff":[37,51,65,79],"0x4a811000":79,"0x4a812fff":79,"0x4aa18000":79,"0x4aa18fff":79,"0x4b8a0000":79,"0x4b8affff":79,"0x4b920000":79,"0x4b92ffff":79,"0x4c01ffff":[51,65,79],"0x4c41u":26,"0x4d000000":[37,51,65,79],"0x4d001fff":79,"0x4d004000":79,"0x4d005fff":79,"0x4d008000":79,"0x4d00bfff":79,"0x4d012000":79,"0x4d013fff":79,"0x4d016000":79,"0x4d017fff":79,"0x4d03a000":79,"0x4d04bfff":79,"0x4d8a":175,"0x4d8d":175,"0x4dca":175,"0x4dcd":175,"0x4e00":175,"0x4e000000":[37,51],"0x4e004000":[37,51,65,79],"0x4e013fff":[37,51,65,79],"0x4e01ffff":[37,51],"0x4e040000":[37,51],"0x4e0903ff":[37,51],"0x4e0b0000":[37,51],"0x4e0c001f":[37,51],"0x4e200000":[37,51],"0x4e2300ff":[37,51],"0x4e260000":[37,51],"0x4e2601ff":[37,51],"0x4e3fffff":[37,51,65,79],"0x4ec0":175,"0x4ec1":175,"0x4ec2":175,"0x4ec3":175,"0x4ec4":175,"0x4ec5":175,"0x4ec6":175,"0x4ec7":175,"0x4ec8":175,"0x4eca":175,"0x4ecb":175,"0x4fc0":175,"0x4fc1":175,"0x4fc2":175,"0x4fc3":175,"0x4fca":175,"0x4fcb":175,"0x4fcc":175,"0x4fcd":175,"0x4fce":175,"0x4fcf":175,"0x4fd0":175,"0x5":33,"0x50":7,"0x5000":[43,57],"0x501f":[43,57],"0x504a":175,"0x504d":175,"0x504f":175,"0x5050":175,"0x5051":175,"0x5052":175,"0x5053":175,"0x5054":175,"0x5100":175,"0x5170":30,"0x5170u":26,"0x51c0":175,"0x5200":175,"0x5201":175,"0x5202":175,"0x5203":175,"0x5205":175,"0x5207":175,"0x520a":175,"0x520b":175,"0x5240":175,"0x5241":175,"0x5242":175,"0x5243":175,"0x524a":175,"0x524b":175,"0x524d":175,"0x524f":175,"0x52ca":175,"0x52cd":175,"0x555555u":27,"0x5a":[17,24,30,191],"0x5aede0cd":191,"0x60":7,"0x6000":[99,114,130,144,159,173],"0x60000000":[93,108,124,138,153,167],"0x602d":[130,144,159,173],"0x602e":[130,144,159,173],"0x602f":[99,114,130,144,159,173],"0x608f":30,"0x6cffffff":[93,108,124,138,153,167],"0x6d000000":[93,108,124,138,153,167],"0x6dffffff":[93,108,124,138,153,167],"0x6e000000":[93,108,124,138,153,167],"0x6effffff":[93,108,124,138,153,167],"0x70":7,"0x7000":[99,114,130,144,159,173],"0x70000000":[93,108,124,138,153,167],"0x701c0000":[79,192],"0x701dffff":[79,192],"0x701e0000":192,"0x701fc000":[79,192],"0x701fcfff":192,"0x701fffff":[79,93,108,124,138,192],"0x703effff":153,"0x707effff":167,"0x707fff20":183,"0x71":7,"0x7100":[99,114,130,144,159,173],"0x7103":[99,114],"0x7106":[130,144,159,173],"0x7200":[99,114,130,144,159,173],"0x7203":[99,114],"0x7204":[99,114],"0x7207":[99,114,130,144,159,173],"0x7208":[99,114],"0x720b":[99,114],"0x720c":[99,114],"0x720e":[99,114],"0x720f":[99,114],"0x7211":[99,114],"0x7212":[99,114],"0x7300":[130,144,159,173],"0x7303":[130,144,159,173],"0x7400":[130,144,159,173],"0x7403":[130,144,159,173],"0x7500":[130,144,159,173],"0x7501":[130,144,159,173],"0x7502":[130,144,159,173],"0x7503":[130,144,159,173],"0x7504":[43,57,71],"0x750b":[43,57,71],"0x7b25u":26,"0x7bf1af4c":191,"0x7db145c8":191,"0x8":[99,114,130,144,159,173,183],"0x80":[7,30,41,55,69,157,171],"0x8000":11,"0x80b5ae71":23,"0x81":7,"0x8105u":27,"0x82":7,"0x8805u":27,"0x8d27":30,"0x8d27u":26,"0x90":7,"0x9000":[18,43,57,71,85,99,114,130,144,159,173],"0x9000u":18,"0x9001":[18,99,114],"0x9001u":18,"0x9002":[18,99,114],"0x9002u":18,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":22,"0x900cu":22,"0x9010":85,"0x9011":85,"0x9012":85,"0x9013":85,"0x9017":[43,57,71],"0x901c":85,"0x9021":22,"0x9021u":22,"0x9022":17,"0x9022u":17,"0x9023":17,"0x9023u":17,"0x9024":17,"0x9024u":17,"0x9025":17,"0x9025u":17,"0x9026":17,"0x9026u":17,"0x9029":15,"0x9029u":15,"0x9030":25,"0x9030u":25,"0x9031":20,"0x9031u":20,"0x9032":[21,188],"0x9032u":21,"0x9033":[21,188],"0x9033u":21,"0x9034":[21,188],"0x9034u":21,"0x9035":[21,188],"0x9035u":21,"0x9036":16,"0x9036u":16,"0x9037":16,"0x9037u":16,"0x9038":16,"0x9038u":16,"0x9039":19,"0x9039u":19,"0x903b":130,"0x9051":[159,173],"0x908b":144,"0x9095":[99,114],"0xa000":[43,57,71,85,159,173],"0xa013":85,"0xa018":57,"0xa01b":[43,71],"0xa01f":[159,173],"0xa5":[17,24],"0xa5c3u":26,"0xb100":[43,57],"0xb105":[43,57],"0xb30fade":191,"0xb89194c8":191,"0xc000":[14,85,99,114,144,159,173,192],"0xc000u":14,"0xc001":[14,85,99,114,144,159,173,192],"0xc001u":14,"0xc005":[14,192],"0xc005u":14,"0xc100":[14,85,99,114,144,192],"0xc100u":14,"0xc101":[14,192],"0xc101u":14,"0xc108":[85,99,114,144],"0xc120":[14,192],"0xc120u":14,"0xc1d3u":26,"0xc200":[85,99,114,144],"0xc208":[85,99,114,144],"0xc300":[43,57,71,85,99,114],"0xc303":[43,57,71,85],"0xc304":[43,57,71,85],"0xc307":[43,57,71,85],"0xc308":[43,57,71,85,99,114],"0xc30b":[43,57,71,85],"0xc30c":[43,57,85],"0xc30e":[43,57],"0xc30f":85,"0xc310":85,"0xc311":85,"0xc400":[14,43,57,71,85,99,114,130,144,159,173,192],"0xc400u":14,"0xc401":[14,43,57,71,99,114,192],"0xc401u":14,"0xc402":[43,57,71,99,114,130,144],"0xc403":[43,57,71,85],"0xc404":[43,57,71,85,130,144,159,173],"0xc405":[43,57,71,85],"0xc406":[43,57,71,85],"0xc407":85,"0xc408":85,"0xc409":85,"0xc40b":[85,130,144,159,173],"0xc40c":[71,85],"0xc40e":[71,85],"0xc500":[43,57,71,85,99,114,144],"0xc501":[43,57,71],"0xc502":[43,57,71],"0xc503":[99,114],"0xc504":[99,114],"0xc507":[85,99,114],"0xc508":[99,114,144],"0xc50b":[99,114],"0xc50c":[99,114],"0xc50f":[99,114],"0xc510":[99,114],"0xc513":[99,114],"0xc514":[99,114],"0xc515":[99,114],"0xc516":[99,114],"0xc600":[43,57,71,130,144,159,173],"0xc607":[43,57,71],"0xc60a":144,"0xc60c":[130,144,159,173],"0xc60f":130,"0xc610":130,"0xc616":[130,144,159,173],"0xc618":[130,144,159,173],"0xc61f":[130,159,173],"0xc622":[130,144,159,173],"0xc624":[130,144,159,173],"0xc62e":[130,144,159,173],"0xc640":[159,173],"0xc647":[159,173],"0xc700":[71,130,144,159,173],"0xc701":[130,144],"0xc702":[130,144,159,173],"0xc703":[130,144,159,173],"0xc704":[130,144,159,173],"0xc709":[130,144,159,173],"0xc70a":130,"0xc70c":[130,144,159,173],"0xc71f":71,"0xc729":[130,144,159,173],"0xc73f":[130,159,173],"0xc800":[99,114,144,159,173],"0xc81f":[99,114,144,159,173],"0xc820":[144,159,173],"0xc83f":144,"0xc840":144,"0xc87f":144,"0xc880":144,"0xc89f":144,"0xc8ff":[159,173],"0xc900":[144,159,173],"0xc9ff":[144,159,173],"0xca00":[130,144,159,173],"0xca07":[130,144,159,173],"0xca40":[159,173],"0xca47":[159,173],"0xcbd422da":191,"0xcc":186,"0xdd":186,"0xdead3a17":23,"0xdeadfa17":23,"0xe000":[99,114,130,144,159,173],"0xe02c":[130,144,159,173],"0xe02d":[130,144,159,173],"0xe02f":[99,114,130,144,159,173],"0xec01f2a5":191,"0xf000":[99,114,130,144,159,173],"0xf007":[99,114,130,144,159,173],"0xf100":[99,114,130,144,159,173],"0xf103":[99,114],"0xf106":[130,144,159,173],"0xf1ea":30,"0xf1eau":26,"0xf200":[99,114,130,144,159,173],"0xf203":[99,114],"0xf204":[99,114],"0xf207":[99,114,130,144,159,173],"0xf208":[99,114],"0xf20b":[99,114],"0xf20c":[99,114],"0xf20e":[99,114],"0xf20f":[99,114],"0xf211":[99,114],"0xf212":[99,114],"0xf300":[130,144,159,173],"0xf303":[130,144,159,173],"0xf3ff":[130,144,159,173],"0xf400":[130,144,159,173],"0xf500":[43,57,71,130,144,159,173],"0xf501":[130,144,159,173],"0xf503":[43,57,71],"0xff":7,"0xff82360":183,"0xffff":188,"0xffff0000":188,"0xffffffff":5,"0xfffffffffff":[37,51,65,79,93,108,124,138,153,167],"0xffffffu":27,"0xppppqqqq":191,"1000000000u":[40,54,68,82,127,141,156,170],"100000000u":[96,111],"1083801600u":141,"10b":[29,30],"1155000000u":[96,111],"1179648000u":141,"11b":29,"1200000000u":[40,54,141],"128u":30,"1500000000u":141,"15de4a0d4ee20fd61f6002b07cd9b0b7":191,"1600000000u":[68,82,156,170],"1700000000u":40,"1800000000u":[54,82,141,156,170],"1866000000u":141,"1866500000u":[40,54],"18u":26,"1mb":3,"2000000000u":[68,82,127,141,156,170],"2040000000u":[40,68],"2100000000u":54,"2133330000u":[156,170],"2160000000u":54,"2250000000u":40,"2359296000u":[127,156,170],"2380000000u":68,"2400000000u":[40,54,68,82,127,141,156,170],"2500000000u":[40,54,68,170],"250000000u":[96,111],"2600000000u":141,"2700000000u":141,"2750000000u":141,"2880000000u":[156,170],"2970000000u":[156,170],"2mb":3,"300000000u":[96,111],"3200000000u":127,"32bit":14,"32u":[15,16],"333333333u":[96,111],"3rd":0,"400000000u":[96,111],"41c02100":24,"41u":[15,16],"48kb":192,"4kb":[33,183],"64k":3,"70000fff":24,"7000ffff":24,"760d7d98a18f189760dfd0f23e2b0cb1":191,"7fe9ad875195527dc89491b8edad0fb3":191,"800000000u":[96,111],"8c712e8d732b48c3e09ac6c0951013c":191,"960000000u":[40,54,68,82,96,111,127,141,156,170],"abstract":[0,24],"break":5,"byte":[2,3,12,13,15,16,23,24,27,29,180,183,184,186,188,190,191],"case":[2,3,5,14,17,18,24,29,92,104,107,119,123,134,137,148,152,163,166,177,179,183,189,191],"catch":[94,109],"char":3,"class":14,"default":[5,8,13,14,23,24,28,29,33,37,51,65,79,92,93,107,108,120,123,124,137,138,152,153,166,167,183,188],"enum":[20,21],"export":[28,30],"final":[24,188],"function":[0,2,3,5,13,14,23,25,28,29,30,34,46,48,60,62,74,76,88,90,103,105,118,121,133,135,147,149,150,162,164,176,179,180,181,188,189,192],"import":[3,14],"int":[5,24],"long":[5,11,13,14,24,33,184,190],"new":[5,14,18,24,27,33,184,191],"null":13,"public":[2,23,24,26,29,178,183,184,186,188,191],"return":[2,3,5,9,10,11,12,13,14,15,16,18,23,28,29,178,180,182,188],"short":[13,14,33],"static":[13,26],"switch":14,"true":[17,24,37,51,65,79,93,108,124,138,153,167,180,186,188,191],"try":[5,14,179],"void":5,"while":[2,5,22,23,26,33,178,188,189,191],AES:[0,178,180,184,186,190],AND:14,Adding:24,BUT:14,BXS:[154,168],Bus:29,But:5,CCS:191,For:[0,2,5,6,9,11,14,17,18,20,22,23,24,26,27,28,29,37,51,65,79,93,108,124,138,153,167,179,180,181,184,189,191],IAs:29,IDs:[2,5,6,12,13,14,24,26,29,30,34,37,45,46,48,51,59,60,62,65,73,74,76,79,87,88,90,93,101,103,105,108,116,118,121,124,132,133,135,138,146,147,150,153,161,162,164,167,175,176,183],IPs:5,IRs:29,Ids:5,Its:178,NOT:[2,12,13,14,179,181],Not:[14,27,39,53,67,81,95,110,126,140,155,169,183,189],OES:[9,13,33,95,110,126,140,155,169],OSes:0,One:[21,24,26,33,34,48,62,76,90,105,121,135,150,164,183],PEs:[45,46,59,60,73,74,87,88,101,103,116,118,132,133,146,147,161,162,175,176],QoS:[26,29,33],SMS:[0,14,40,54,68,187],SYS:27,Such:179,TIs:189,TRs:13,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,26,27,28,29,30,33,34,35,36,37,38,39,40,43,44,45,48,49,50,51,52,53,54,57,58,59,62,63,64,65,66,67,68,71,72,73,76,77,78,79,80,81,82,85,86,87,90,91,92,93,94,95,96,98,99,100,101,105,106,107,108,109,110,111,113,114,115,116,121,122,123,124,125,126,127,129,130,131,132,135,136,137,138,139,140,141,143,144,145,146,150,151,152,153,154,155,156,158,159,160,161,164,165,166,167,168,169,170,172,173,174,175,178,179,180,181,182,183,184,186,187,188,189,190,191,192],Then:[29,191],There:[5,14,18,23,24,26,29,34,48,62,76,90,105,121,135,150,164,180,182,184,192],These:[0,12,14,24,26,29,30,34,41,46,47,48,55,60,61,62,69,74,75,76,83,88,89,90,97,103,104,105,112,118,119,121,128,133,134,135,142,147,148,149,150,157,162,163,164,171,176,177,182,183,186],USE:[12,13],Use:[14,30,33,39,53,67,81,110,126,140,155,169,184,186,190,191],Used:[27,94,109,189],Useful:9,Uses:24,Using:[15,17,26,30,185,190,193],With:23,YES:24,Yes:[3,6,7,14,15,16,17,18,19,20,21,22,25,26,30,183,184,189],__clz:188,_boardcfg:29,_bootvect_lo:14,a14e0749da22d4cb:191,a53:[38,52,66,80,94,109],a53_0:[38,46,52,60,66,74,80,88,94,103,109,118],a53_1:[38,46,52,60,66,74,80,88,94,103,109,118],a53_2:[38,46,52,60,66,74,80,88,94,103,109,118],a53_3:[38,46,52,60,66,74,80,88,94,103,109,118],a53_4:[38,46,52,60,66,74,80,88,94,103,109,118],a53_5:[94,103,109,118],a53_6:[94,103,109,118],a53_7:[94,103,109,118],a53_cl0_c0:[97,112,191],a53_cl0_c1:[97,112,191],a53_cl1_c0:[97,112,191],a53_cl1_c1:[97,112,191],a53_non_secure_supervisor:[37,51,65,79,93,108],a53_secure_supervisor:[37,51,65,79,93,108],a53ss0_core_0:[41,55,69,83],a53ss0_core_1:[41,55,69,83],a53ss0_core_2:[41,55,69],a53ss0_core_3:[41,55,69],a5f201ec4caff17bcde0ed5ac845b17d:191,a72:[125,139,154,168],a72_0:[125,133,139,147,154,162,168,176],a72_1:[125,133,139,147,154,162,168,176],a72_2:[125,133,139,147,154,162,168,176],a72_3:[125,133,139,147,154,162,168,176],a72_4:[125,133,139,147,154,162,168,176],a72_5:[168,176],a72_6:[168,176],a72_7:[168,176],a72_non_secure_supervisor:[124,138,153,167],a72_secure_supervisor:[124,138,153,167],a72ss0_core0:[142,157,171],a72ss0_core0_0:128,a72ss0_core0_1:128,a72ss0_core1:[142,157,171],a72ss0_core2:171,a72ss0_core3:171,a72ss1_core0:171,a72ss1_core1:171,a72ss1_core2:171,a72ss1_core3:171,a87rb35w:[24,186,191],a93e069d2ccdac95420cca9c5f637a80:191,abi:[3,5,29,30],abi_major:3,abi_minor:3,abil:[2,33],abl:[2,13,29,33,92,107,123,137,152,166,191],abort:3,about:[0,3,5,7,14,24,27,33,184],abov:[0,2,3,6,28,29,30,33,178,179,180,183,184,186,187,190,191,192],absolut:179,acceler:[0,2,4,9,13,33,120,180,189],accept:[2,5,14,28,29,30],acces:30,access:[0,2,6,9,10,11,12,13,23,26,29,33,179,180,182,183,185,191,193],access_err:[95,110],accommod:182,accompani:24,accord:[9,13,24,28,29,178,191],account:[0,5,14],accumul:[28,29],accur:14,achiev:[5,6,14,104,119,134,148,163,177,179,187],acinactm:14,ack:[2,5,6,7,8,14,18,19,25,29,178],acp:14,acquir:30,acronym:0,across:[0,2,6,29,30,180,182,191],act:14,action:[2,5,178],action_flag:[24,186],activ:[5,14,22,23,24,28,29,179,183,184,186,187,190,191],actual:[2,3,5,6,7,14,15,16,24,26,41,55,69,83,97,112,128,142,157,171,186,191],acut:186,add:[9,24,33,179,180],addit:[2,5,6,8,13,14,18,24,29,30,33,37,38,51,52,65,66,79,80,93,94,108,109,124,125,138,139,153,154,167,168,178,179,180,182,183,184,189,192],addition:[5,37,38,51,52,65,66,79,80,93,94,108,109,124,125,138,139,153,154,167,168],addr:[33,183],addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,18,20,21,22,24,26,27,28,29,30,33,37,51,65,79,93,108,124,138,153,167,178,181,188,191,192],adjust:12,adpllljm_hsdiv_wrap_main_0:[96,111],adpllljm_hsdiv_wrap_main_2:[96,111],adpllljm_wrap_main_1:[96,111],adpllljm_wrap_main_3:[96,111],adpllljm_wrap_main_4:[96,111],adpllm_hsdiv_wrap_mcu_0:[96,111],adpllm_hsdiv_wrap_mcu_1:[96,111],adpllm_wrap_main_6:[96,111],adpllm_wrap_main_7:[96,111],advanc:[104,119,134,148,163,177],aes256:20,aesenc:186,aesenc_bmek:186,aesenc_bmpkh:186,aesenc_ext_otp:186,aesenc_smek:186,aesenc_smpkh:186,affect:14,aforement:33,after:[2,5,7,8,9,11,12,13,14,15,16,17,21,23,26,30,40,54,68,82,96,111,127,141,156,170,178,179,182,186,187,188],afterward:191,again:5,against:[12,24,33,38,52,66,80,94,109,125,139,154,168,178,180,188,191],agent:0,aggreg:[0,2,9,29,33,189],agnost:0,agre:178,aid:[92,107,123,137,152,166],aim:0,ainact:14,akin:2,albert:188,algorithm:186,align:[3,29],all:[0,2,6,10,14,17,23,24,26,27,28,29,30,33,94,109,178,180,182,184,186,188,189,191,192],alloc:[3,5,9,11,13,14,26,29,38,52,66,80,94,109,125,139,154,168],allow:[0,2,5,6,7,9,12,13,14,23,24,26,27,28,29,30,33,34,35,48,49,62,63,76,77,90,91,105,106,121,122,135,136,150,151,164,165,178,179,181,182,183,188,191,192],allow_debug_level_rsvd:30,allow_dkek_export_tisci:30,allow_jtag_unlock:[30,191],allow_wildcard_unlock:[30,191],allowed_atyp:29,allowed_orderid:29,allowed_prior:29,allowed_qo:29,allowed_sched_prior:29,along:[14,15,25,27,33,180,182,186,192],alongsid:[17,20],alphabet:[34,48,62,76,90,105,121,135,150,164],alreadi:[6,12,14,179],also:[0,2,5,6,9,14,22,23,24,27,29,30,34,36,38,48,50,52,62,64,66,76,78,80,90,92,94,105,107,109,121,123,125,135,137,139,150,152,154,164,166,168,182,183,184,186,188,190,191,192],alter:6,altern:[14,29,180,184,191],although:[3,5,6,8,14,26,28,29,30],altough:6,alwai:[2,3,6,14,24,26,33,180,182,191],am62:7,am62_main_sec_mmr_main_0:69,am62_wkup_sec_mmr_wkup_0:69,am62a:120,am62a_main_sec_mmr_main_0:41,am62a_mcu_sec_mmr_mcu_0:41,am62a_wkup_sec_mmr_wkup_0:41,am62ax:[0,8,14,17,33,42,182,189,193],am62ax_dev_a53_rs_bw_limiter0:[34,35,47],am62ax_dev_a53_ws_bw_limiter1:[34,35,47],am62ax_dev_a53ss0:[34,35,47],am62ax_dev_a53ss0_core_0:[34,35,47],am62ax_dev_a53ss0_core_1:[34,35,47],am62ax_dev_a53ss0_core_2:[34,35,47],am62ax_dev_a53ss0_core_3:[34,35,47],am62ax_dev_board0:[34,35,47],am62ax_dev_c7x256v0:[35,47],am62ax_dev_c7x256v0_c7xv_core_0:[34,35,47],am62ax_dev_c7x256v0_clec:[35,39,47],am62ax_dev_c7x256v0_clk:[34,35,47],am62ax_dev_c7x256v0_core0:[34,35,47],am62ax_dev_c7x256v0_debug:[35,47],am62ax_dev_c7x256v0_gicss:[35,47],am62ax_dev_c7x256v0_pbist:[35,47],am62ax_dev_c7xv_rsws_bs_limiter6:[34,35,47],am62ax_dev_clk_32k_rc_sel_dev_vd:[34,35,47],am62ax_dev_cmp_event_introuter0:[34,35,39,45,47],am62ax_dev_codec0:[34,35,47],am62ax_dev_codec_rs_bw_limiter2:[34,35,47],am62ax_dev_codec_ws_bw_limiter3:[34,35,47],am62ax_dev_compute_cluster0:[35,47],am62ax_dev_compute_cluster0_pbist_0:[35,47],am62ax_dev_cpsw0:[34,35,39,47],am62ax_dev_cpt2_aggr0:[34,35,47],am62ax_dev_cpt2_aggr1:[34,35,47],am62ax_dev_csi_rx_if0:[34,35,47],am62ax_dev_dbgsuspendrouter0:[34,35,47],am62ax_dev_dcc0:[34,35,47],am62ax_dev_dcc1:[34,35,47],am62ax_dev_dcc2:[34,35,47],am62ax_dev_dcc3:[34,35,47],am62ax_dev_dcc4:[34,35,47],am62ax_dev_dcc5:[34,35,47],am62ax_dev_dcc6:[34,35,47],am62ax_dev_ddpa0:[34,35,47],am62ax_dev_ddr32ss0:[34,35,47],am62ax_dev_debugss0:[34,35,47],am62ax_dev_debugss_wrap0:[34,35,47],am62ax_dev_dmass0:[35,43,47],am62ax_dev_dmass0_bcdma_0:[34,35,36,44,45,47],am62ax_dev_dmass0_cbass_0:[34,35,47],am62ax_dev_dmass0_intaggr_0:[34,35,39,45,47],am62ax_dev_dmass0_ipcss_0:[34,35,47],am62ax_dev_dmass0_pktdma_0:[34,35,36,44,45,47],am62ax_dev_dmass0_ringacc_0:[34,35,39,44,45],am62ax_dev_dmass1:[35,43,47],am62ax_dev_dmass1_bcdma_0:[34,35,36,44,45,47],am62ax_dev_dmass1_intaggr_0:[34,35,39,45,47],am62ax_dev_dphy_rx0:[34,35,47],am62ax_dev_dss0:[34,35,47],am62ax_dev_ecap0:[34,35,47],am62ax_dev_ecap1:[34,35,47],am62ax_dev_ecap2:[34,35,47],am62ax_dev_elm0:[34,35,47],am62ax_dev_emif_cfg_iso_vd:[35,47],am62ax_dev_emif_data_iso_vd:[35,47],am62ax_dev_epwm0:[34,35,39,47],am62ax_dev_epwm1:[34,35,47],am62ax_dev_epwm2:[34,35,47],am62ax_dev_eqep0:[34,35,47],am62ax_dev_eqep1:[34,35,47],am62ax_dev_eqep2:[34,35,47],am62ax_dev_esm0:[34,35,47],am62ax_dev_fss0:[35,47],am62ax_dev_fss0_fsas_0:[34,35,47],am62ax_dev_fss0_ospi_0:[34,35,47],am62ax_dev_gicss0:[34,35,39,47],am62ax_dev_gpio0:[34,35,39,47],am62ax_dev_gpio1:[34,35,39,47],am62ax_dev_gpmc0:[34,35,47],am62ax_dev_hsm0:[34,35,39,47],am62ax_dev_i2c0:[34,35,47],am62ax_dev_i2c1:[34,35,47],am62ax_dev_i2c2:[34,35,47],am62ax_dev_i2c3:[34,35,47],am62ax_dev_jpgenc0:[34,35,47],am62ax_dev_jpgenc_rs_bw_limiter4:[34,35,47],am62ax_dev_jpgenc_ws_bw_limiter5:[34,35,47],am62ax_dev_led0:[34,35,47],am62ax_dev_mailbox0:[35,47],am62ax_dev_main2mcu_vd:[35,47],am62ax_dev_main_gpiomux_introuter0:[34,35,39,45,47],am62ax_dev_main_usb0_iso_vd:[35,47],am62ax_dev_main_usb1_iso_vd:[35,47],am62ax_dev_mcan0:[34,35,47],am62ax_dev_mcasp0:[34,35,47],am62ax_dev_mcasp1:[34,35,47],am62ax_dev_mcasp2:[34,35,47],am62ax_dev_mcrc64_0:[34,35,47],am62ax_dev_mcspi0:[34,35,47],am62ax_dev_mcspi1:[34,35,47],am62ax_dev_mcspi2:[34,35,47],am62ax_dev_mcu_cpt2_aggr0:[34,35,47],am62ax_dev_mcu_dcc0:[34,35,47],am62ax_dev_mcu_dcc1:[34,35,47],am62ax_dev_mcu_gpio0:[34,35,39,47],am62ax_dev_mcu_i2c0:[34,35,47],am62ax_dev_mcu_mcan0:[34,35,47],am62ax_dev_mcu_mcan1:[34,35,47],am62ax_dev_mcu_mcrc64_0:[34,35,47],am62ax_dev_mcu_mcspi0:[34,35,47],am62ax_dev_mcu_mcspi1:[34,35,47],am62ax_dev_mcu_mcu_16ff0:[34,35,47],am62ax_dev_mcu_obsclk_mux_sel_dev_vd:[34,35,47],am62ax_dev_mcu_pbist0:[34,35,47],am62ax_dev_mcu_r5fss0:[35,47],am62ax_dev_mcu_r5fss0_core0:[34,35,39,47],am62ax_dev_mcu_rti0:[34,35,47],am62ax_dev_mcu_timer0:[34,35,47],am62ax_dev_mcu_timer1:[34,35,47],am62ax_dev_mcu_timer2:[34,35,47],am62ax_dev_mcu_timer3:[34,35,47],am62ax_dev_mcu_uart0:[34,35,47],am62ax_dev_mmcsd0:[34,35,47],am62ax_dev_mmcsd1:[34,35,47],am62ax_dev_mmcsd2:[34,35,47],am62ax_dev_obsclk0_mux_sel_dev_vd:[34,35,47],am62ax_dev_pbist0:[34,35,47],am62ax_dev_pbist3:[34,35,47],am62ax_dev_psc0:[34,35,47],am62ax_dev_psc0_fw_0:[34,35,47],am62ax_dev_pscss0:[35,47],am62ax_dev_rti0:[34,35,47],am62ax_dev_rti1:[34,35,47],am62ax_dev_rti2:[34,35,47],am62ax_dev_rti3:[34,35,47],am62ax_dev_rti4:[34,35,47],am62ax_dev_sms0:[35,47],am62ax_dev_spinlock0:[34,35,47],am62ax_dev_stm0:[34,35,47],am62ax_dev_timer0:[34,35,39,47],am62ax_dev_timer1:[34,35,39,47],am62ax_dev_timer2:[34,35,39,47],am62ax_dev_timer3:[34,35,39,47],am62ax_dev_timer4:[34,35,47],am62ax_dev_timer5:[34,35,47],am62ax_dev_timer6:[34,35,47],am62ax_dev_timer7:[34,35,47],am62ax_dev_timesync_event_router0:[34,35,39,45,47],am62ax_dev_uart0:[34,35,47],am62ax_dev_uart1:[34,35,47],am62ax_dev_uart2:[34,35,47],am62ax_dev_uart3:[34,35,47],am62ax_dev_uart4:[34,35,47],am62ax_dev_uart5:[34,35,47],am62ax_dev_uart6:[34,35,47],am62ax_dev_usb0:[34,35,47],am62ax_dev_usb1:[34,35,47],am62ax_dev_vpac0:[34,35,47],am62ax_dev_vpac_rsws_bw_limiter7:[34,35,47],am62ax_dev_vpac_rsws_bw_limiter8:[34,35,47],am62ax_dev_wkup_clkout_sel_dev_vd:[34,35,47],am62ax_dev_wkup_deepsleep_sources0:[34,35,47],am62ax_dev_wkup_esm0:[34,35,39,47],am62ax_dev_wkup_gtc0:[34,35,39,47],am62ax_dev_wkup_i2c0:[34,35,47],am62ax_dev_wkup_mcu_gpiomux_introuter0:[34,35,39,45,47],am62ax_dev_wkup_pbist0:[34,35,47],am62ax_dev_wkup_pbist1:[35,47],am62ax_dev_wkup_psc0:[34,35,47],am62ax_dev_wkup_r5fss0:[35,47],am62ax_dev_wkup_r5fss0_core0:[34,35,39,47],am62ax_dev_wkup_r5fss0_ss0:[35,47],am62ax_dev_wkup_rtcss0:[34,35,47],am62ax_dev_wkup_rti0:[34,35,47],am62ax_dev_wkup_timer0:[34,35,47],am62ax_dev_wkup_timer1:[34,35,47],am62ax_dev_wkup_uart0:[34,35,47],am62ax_dev_wkup_vtm0:[34,35,47],am62px:[0,8,14,33,182,193],am62px_dev_a53_rs_bw_limiter0:[48,49,61],am62px_dev_a53_ws_bw_limiter1:[48,49,61],am62px_dev_a53ss0:[48,49,61],am62px_dev_a53ss0_core_0:[48,49,61],am62px_dev_a53ss0_core_1:[48,49,61],am62px_dev_a53ss0_core_2:[48,49,61],am62px_dev_a53ss0_core_3:[48,49,61],am62px_dev_board0:[48,49,61],am62px_dev_clk_32k_rc_sel_dev_vd:[48,49,61],am62px_dev_codec0:[48,49,61],am62px_dev_codec_rs_bw_limiter2:[48,49,61],am62px_dev_codec_ws_bw_limiter3:[48,49,61],am62px_dev_compute_cluster0:[49,61],am62px_dev_compute_cluster0_pbist_0:[49,61],am62px_dev_cpsw0:[48,49,53,61],am62px_dev_cpt2_aggr0:[48,49,61],am62px_dev_cpt2_aggr1:[48,49,61],am62px_dev_csi_rx_if0:[48,49,61],am62px_dev_dbgsuspendrouter0:[48,49,61],am62px_dev_dcc0:[48,49,61],am62px_dev_dcc1:[48,49,61],am62px_dev_dcc2:[48,49,61],am62px_dev_dcc3:[48,49,61],am62px_dev_dcc4:[48,49,61],am62px_dev_dcc5:[48,49,61],am62px_dev_dcc6:[48,49,61],am62px_dev_dcc7:[48,49,61],am62px_dev_dcc8:[48,49,61],am62px_dev_ddpa0:[48,49,61],am62px_dev_ddr32ss0:[48,49,61],am62px_dev_debugss0:[48,49,61],am62px_dev_debugss_wrap0:[48,49,61],am62px_dev_dmass0:[49,57,61],am62px_dev_dmass0_bcdma_0:[48,49,50,58,59,61],am62px_dev_dmass0_cbass_0:[48,49,61],am62px_dev_dmass0_intaggr_0:[48,49,53,59,61],am62px_dev_dmass0_ipcss_0:[48,49,61],am62px_dev_dmass0_pktdma_0:[48,49,50,58,59,61],am62px_dev_dmass0_ringacc_0:[48,49,53,58,59],am62px_dev_dmass1:[49,57,61],am62px_dev_dmass1_bcdma_0:[48,49,50,58,59,61],am62px_dev_dmass1_intaggr_0:[48,49,53,59,61],am62px_dev_dphy_rx0:[48,49,61],am62px_dev_dphy_tx0:[48,49,61],am62px_dev_dpi0_out_sel_dev_vd:[48,49,61],am62px_dev_dss0:[48,49,61],am62px_dev_dss1:[48,49,61],am62px_dev_dss1_dpi0_pllsel_dev_vd:[48,49,61],am62px_dev_dss1_dpi1_pllsel_dev_vd:[48,49,61],am62px_dev_dss_dsi0:[48,49,61],am62px_dev_ecap0:[48,49,61],am62px_dev_ecap1:[48,49,61],am62px_dev_ecap2:[48,49,61],am62px_dev_elm0:[48,49,61],am62px_dev_epwm0:[48,49,53,61],am62px_dev_epwm1:[48,49,61],am62px_dev_epwm2:[48,49,61],am62px_dev_eqep0:[48,49,61],am62px_dev_eqep1:[48,49,61],am62px_dev_eqep2:[48,49,61],am62px_dev_esm0:[48,49,61],am62px_dev_fss0:[49,61],am62px_dev_fss0_fsas_0:[48,49,61],am62px_dev_fss0_ospi_0:[48,49,61],am62px_dev_gicss0:[48,49,53,61],am62px_dev_gpio0:[48,49,53,61],am62px_dev_gpio1:[48,49,53,61],am62px_dev_gpmc0:[48,49,61],am62px_dev_gpu0:[48,49,61],am62px_dev_gpu0_core_vd:[49,61],am62px_dev_gpu_rs_bw_limiter9:[48,49,61],am62px_dev_gpu_ws_bw_limiter10:[48,49,61],am62px_dev_hsm0:[48,49,53,61],am62px_dev_i2c0:[48,49,61],am62px_dev_i2c1:[48,49,61],am62px_dev_i2c2:[48,49,61],am62px_dev_i2c3:[48,49,61],am62px_dev_led0:[48,49,61],am62px_dev_mailbox0:[49,61],am62px_dev_main2mcu_vd:[49,61],am62px_dev_main_emif_cfg_iso_vd:[49,61],am62px_dev_main_emif_data_iso_vd:[49,61],am62px_dev_main_gpiomux_introuter0:[48,49,53,59,61],am62px_dev_main_usb0_iso_vd:[49,61],am62px_dev_main_usb2_iso_vd:[49,61],am62px_dev_mcan0:[48,49,61],am62px_dev_mcan1:[48,49,61],am62px_dev_mcasp0:[48,49,61],am62px_dev_mcasp1:[48,49,61],am62px_dev_mcasp2:[48,49,61],am62px_dev_mcrc64_0:[48,49,61],am62px_dev_mcspi0:[48,49,61],am62px_dev_mcspi1:[48,49,61],am62px_dev_mcspi2:[48,49,61],am62px_dev_mcu_cpt2_aggr0:[48,49,61],am62px_dev_mcu_dcc0:[48,49,61],am62px_dev_mcu_dcc1:[48,49,61],am62px_dev_mcu_gpio0:[48,49,53,61],am62px_dev_mcu_i2c0:[48,49,61],am62px_dev_mcu_mcan0:[48,49,61],am62px_dev_mcu_mcan1:[48,49,61],am62px_dev_mcu_mcrc64_0:[48,49,61],am62px_dev_mcu_mcspi0:[48,49,61],am62px_dev_mcu_mcspi1:[48,49,61],am62px_dev_mcu_mcu_16ff0:[48,49,61],am62px_dev_mcu_obsclk_mux_sel_dev_vd:[48,49,61],am62px_dev_mcu_pbist0:[48,49,61],am62px_dev_mcu_r5fss0:[49,61],am62px_dev_mcu_r5fss0_core0:[48,49,53,61],am62px_dev_mcu_rti0:[48,49,61],am62px_dev_mcu_timer0:[48,49,53,61],am62px_dev_mcu_timer1:[48,49,53,61],am62px_dev_mcu_timer2:[48,49,53,61],am62px_dev_mcu_timer3:[48,49,53,61],am62px_dev_mcu_uart0:[48,49,61],am62px_dev_mmcsd0:[48,49,61],am62px_dev_mmcsd1:[48,49,61],am62px_dev_mmcsd2:[48,49,61],am62px_dev_obsclk0_mux_sel_dev_vd:[48,49,61],am62px_dev_oldi0_vd:[49,61],am62px_dev_oldi1_vd:[49,61],am62px_dev_oldi_tx_core0:[48,49,61],am62px_dev_oldi_tx_core1:[48,49,61],am62px_dev_pbist0:[48,49,61],am62px_dev_pbist1:[48,49,61],am62px_dev_pbist3:[48,49,61],am62px_dev_psc0:[48,49,61],am62px_dev_psc0_fw_0:[48,49,61],am62px_dev_pscss0:[49,61],am62px_dev_rti0:[48,49,61],am62px_dev_rti15:[48,49,61],am62px_dev_rti1:[48,49,61],am62px_dev_rti2:[48,49,61],am62px_dev_rti3:[48,49,61],am62px_dev_sms0:[49,61],am62px_dev_spinlock0:[48,49,61],am62px_dev_stm0:[48,49,61],am62px_dev_timer0:[48,49,53,61],am62px_dev_timer1:[48,49,53,61],am62px_dev_timer2:[48,49,53,61],am62px_dev_timer3:[48,49,53,61],am62px_dev_timer4:[48,49,53,61],am62px_dev_timer5:[48,49,53,61],am62px_dev_timer6:[48,49,53,61],am62px_dev_timer7:[48,49,53,61],am62px_dev_timesync_event_introuter0:[48,49,53,59,61],am62px_dev_uart0:[48,49,61],am62px_dev_uart1:[48,49,61],am62px_dev_uart2:[48,49,61],am62px_dev_uart3:[48,49,61],am62px_dev_uart4:[48,49,61],am62px_dev_uart5:[48,49,61],am62px_dev_uart6:[48,49,61],am62px_dev_usb0:[48,49,61],am62px_dev_usb1:[48,49,61],am62px_dev_wkup_clkout_sel_dev_vd:[48,49,61],am62px_dev_wkup_deepsleep_sources0:[48,49,61],am62px_dev_wkup_esm0:[48,49,53,61],am62px_dev_wkup_gtc0:[48,49,53,61],am62px_dev_wkup_i2c0:[48,49,61],am62px_dev_wkup_mcu_gpiomux_introuter0:[48,49,53,59,61],am62px_dev_wkup_pbist0:[48,49,61],am62px_dev_wkup_pbist1:[49,61],am62px_dev_wkup_psc0:[48,49,61],am62px_dev_wkup_r5fss0:[49,61],am62px_dev_wkup_r5fss0_core0:[48,49,53,61],am62px_dev_wkup_r5fss0_ss0:[49,61],am62px_dev_wkup_rtcss0:[48,49,61],am62px_dev_wkup_rti0:[48,49,61],am62px_dev_wkup_timer0:[48,49,53,61],am62px_dev_wkup_timer1:[48,49,53,61],am62px_dev_wkup_uart0:[48,49,61],am62px_dev_wkup_vtm0:[48,49,61],am62x:[0,8,14,17,33,182,189,193],am62x_dev_a53_rs_bw_limiter0:[62,63,75],am62x_dev_a53_ws_bw_limiter1:[62,63,75],am62x_dev_a53ss0:[62,63,75],am62x_dev_a53ss0_core_0:[62,63,75],am62x_dev_a53ss0_core_1:[62,63,75],am62x_dev_a53ss0_core_2:[62,63,75],am62x_dev_a53ss0_core_3:[62,63,75],am62x_dev_board0:[62,63,75],am62x_dev_clk_32k_rc_sel_dev_vd:[62,63,75],am62x_dev_cmp_event_introuter0:[62,63,67,73,75],am62x_dev_compute_cluster0:[63,75],am62x_dev_compute_cluster0_pbist_0:[63,75],am62x_dev_cpsw0:[62,63,67,75],am62x_dev_cpt2_aggr0:[62,63,75],am62x_dev_cpt2_aggr1:[62,63,75],am62x_dev_csi_rx_if0:[62,63,75],am62x_dev_dbgsuspendrouter0:[62,63,75],am62x_dev_dcc0:[62,63,75],am62x_dev_dcc1:[62,63,75],am62x_dev_dcc2:[62,63,75],am62x_dev_dcc3:[62,63,75],am62x_dev_dcc4:[62,63,75],am62x_dev_dcc5:[62,63,75],am62x_dev_dcc6:[62,63,75],am62x_dev_ddpa0:[62,63,75],am62x_dev_ddr16ss0:[62,63,75],am62x_dev_debugss0:[62,63,75],am62x_dev_debugss_wrap0:[62,63,75],am62x_dev_dmass0:[63,71,75],am62x_dev_dmass0_bcdma_0:[62,63,64,72,73,75],am62x_dev_dmass0_cbass_0:[62,63,75],am62x_dev_dmass0_intaggr_0:[62,63,67,73,75],am62x_dev_dmass0_ipcss_0:[62,63,75],am62x_dev_dmass0_pktdma_0:[62,63,64,72,73,75],am62x_dev_dmass0_ringacc_0:[62,63,67,72,73],am62x_dev_dphy_rx0:[62,63,75],am62x_dev_dss0:[62,63,75],am62x_dev_ecap0:[62,63,75],am62x_dev_ecap1:[62,63,75],am62x_dev_ecap2:[62,63,75],am62x_dev_elm0:[62,63,75],am62x_dev_emif_cfg_iso_vd:[63,75],am62x_dev_emif_data_iso_vd:[63,75],am62x_dev_epwm0:[62,63,67,75],am62x_dev_epwm1:[62,63,75],am62x_dev_epwm2:[62,63,75],am62x_dev_eqep0:[62,63,75],am62x_dev_eqep1:[62,63,75],am62x_dev_eqep2:[62,63,75],am62x_dev_esm0:[62,63,75],am62x_dev_fss0:[63,75],am62x_dev_fss0_fsas_0:[62,63,75],am62x_dev_fss0_ospi_0:[62,63,75],am62x_dev_gicss0:[62,63,67,75],am62x_dev_gpio0:[62,63,67,75],am62x_dev_gpio1:[62,63,67,75],am62x_dev_gpmc0:[62,63,75],am62x_dev_gpu0:[62,63,75],am62x_dev_gpu_rs_bw_limiter2:[62,63,75],am62x_dev_gpu_ws_bw_limiter3:[62,63,75],am62x_dev_hsm0:[62,63,67,75],am62x_dev_i2c0:[62,63,75],am62x_dev_i2c1:[62,63,75],am62x_dev_i2c2:[62,63,75],am62x_dev_i2c3:[62,63,75],am62x_dev_icssm0:[62,63,67,75],am62x_dev_led0:[62,63,75],am62x_dev_mailbox0:[63,75],am62x_dev_main2mcu_vd:[63,75],am62x_dev_main_gpiomux_introuter0:[62,63,67,73,75],am62x_dev_main_usb0_iso_vd:[63,75],am62x_dev_main_usb1_iso_vd:[63,75],am62x_dev_mcan0:[62,63,75],am62x_dev_mcasp0:[62,63,75],am62x_dev_mcasp1:[62,63,75],am62x_dev_mcasp2:[62,63,75],am62x_dev_mcrc64_0:[62,63,75],am62x_dev_mcspi0:[62,63,75],am62x_dev_mcspi1:[62,63,75],am62x_dev_mcspi2:[62,63,75],am62x_dev_mcu2main_vd:[63,75],am62x_dev_mcu_dcc0:[62,63,75],am62x_dev_mcu_gpio0:[62,63,67,75],am62x_dev_mcu_i2c0:[62,63,75],am62x_dev_mcu_m4fss0:[63,75],am62x_dev_mcu_m4fss0_cbass_0:[62,63,75],am62x_dev_mcu_m4fss0_core0:[62,63,67,75],am62x_dev_mcu_mcan0:[62,63,75],am62x_dev_mcu_mcan1:[62,63,75],am62x_dev_mcu_mcrc64_0:[62,63,75],am62x_dev_mcu_mcspi0:[62,63,75],am62x_dev_mcu_mcspi1:[62,63,75],am62x_dev_mcu_mcu_16ff0:[62,63,75],am62x_dev_mcu_obsclk_mux_sel_dev_vd:[62,63,75],am62x_dev_mcu_rti0:[62,63,75],am62x_dev_mcu_timer0:[62,63,75],am62x_dev_mcu_timer1:[62,63,75],am62x_dev_mcu_timer2:[62,63,75],am62x_dev_mcu_timer3:[62,63,75],am62x_dev_mcu_uart0:[62,63,75],am62x_dev_mmcsd0:[62,63,75],am62x_dev_mmcsd1:[62,63,75],am62x_dev_mmcsd2:[62,63,75],am62x_dev_pbist0:[62,63,75],am62x_dev_pbist1:[62,63,75],am62x_dev_psc0:[62,63,75],am62x_dev_psc0_fw_0:[62,63,75],am62x_dev_pscss0:[63,75],am62x_dev_rti0:[62,63,75],am62x_dev_rti15:[62,63,75],am62x_dev_rti1:[62,63,75],am62x_dev_rti2:[62,63,75],am62x_dev_rti3:[62,63,75],am62x_dev_sms0:[63,75],am62x_dev_spinlock0:[62,63,75],am62x_dev_stm0:[62,63,75],am62x_dev_timer0:[62,63,67,75],am62x_dev_timer1:[62,63,67,75],am62x_dev_timer2:[62,63,67,75],am62x_dev_timer3:[62,63,67,75],am62x_dev_timer4:[62,63,75],am62x_dev_timer5:[62,63,75],am62x_dev_timer6:[62,63,75],am62x_dev_timer7:[62,63,75],am62x_dev_timesync_event_router0:[62,63,67,73,75],am62x_dev_uart0:[62,63,75],am62x_dev_uart1:[62,63,75],am62x_dev_uart2:[62,63,75],am62x_dev_uart3:[62,63,75],am62x_dev_uart4:[62,63,75],am62x_dev_uart5:[62,63,75],am62x_dev_uart6:[62,63,75],am62x_dev_usb0:[62,63,75],am62x_dev_usb1:[62,63,75],am62x_dev_wkup_deepsleep_sources0:[62,63,75],am62x_dev_wkup_esm0:[62,63,67,75],am62x_dev_wkup_gtc0:[62,63,67,75],am62x_dev_wkup_i2c0:[62,63,75],am62x_dev_wkup_mcu_gpiomux_introuter0:[62,63,67,73,75],am62x_dev_wkup_pbist0:[62,63,75],am62x_dev_wkup_psc0:[62,63,75],am62x_dev_wkup_r5fss0:[63,75],am62x_dev_wkup_r5fss0_core0:[62,63,67,75],am62x_dev_wkup_r5fss0_ss0:[63,75],am62x_dev_wkup_rtcss0:[62,63,75],am62x_dev_wkup_rti0:[62,63,75],am62x_dev_wkup_timer0:[62,63,75],am62x_dev_wkup_timer1:[62,63,75],am62x_dev_wkup_uart0:[62,63,75],am62x_dev_wkup_vtm0:[62,63,75],am64:[27,30,192],am64_main_sec_mmr_main_0:83,am64x:[0,8,17,33,182,189,193],am64x_dev_a53ss0:[76,77,89],am64x_dev_a53ss0_core_0:[76,77,89],am64x_dev_a53ss0_core_1:[76,77,89],am64x_dev_adc0:[76,77,89],am64x_dev_board0:[76,77,89],am64x_dev_cmp_event_introuter0:[76,77,81,87,89],am64x_dev_compute_cluster0:[77,89],am64x_dev_compute_cluster0_pbist_0:[77,89],am64x_dev_cpsw0:[76,77,81,89],am64x_dev_cpt2_aggr0:[76,77,89],am64x_dev_cpts0:[76,77,81,89],am64x_dev_dbgsuspendrouter0:[76,77,89],am64x_dev_dcc0:[76,77,89],am64x_dev_dcc1:[76,77,89],am64x_dev_dcc2:[76,77,89],am64x_dev_dcc3:[76,77,89],am64x_dev_dcc4:[76,77,89],am64x_dev_dcc5:[76,77,89],am64x_dev_ddpa0:[76,77,89],am64x_dev_ddr16ss0:[76,77,89],am64x_dev_debugss_wrap0:[76,77,89],am64x_dev_dmass0:[77,85,89],am64x_dev_dmass0_bcdma_0:[76,77,78,86,87,89],am64x_dev_dmass0_cbass_0:[76,77,89],am64x_dev_dmass0_intaggr_0:[76,77,81,87,89],am64x_dev_dmass0_ipcss_0:[76,77,89],am64x_dev_dmass0_pktdma_0:[76,77,78,86,87,89],am64x_dev_dmass0_ringacc_0:[76,77,81,86,87],am64x_dev_dmsc0:[77,89],am64x_dev_ecap0:[76,77,89],am64x_dev_ecap1:[76,77,89],am64x_dev_ecap2:[76,77,89],am64x_dev_elm0:[76,77,89],am64x_dev_emif_data_0_vd:[77,89],am64x_dev_epwm0:[76,77,81,89],am64x_dev_epwm1:[76,77,89],am64x_dev_epwm2:[76,77,89],am64x_dev_epwm3:[76,77,81,89],am64x_dev_epwm4:[76,77,89],am64x_dev_epwm5:[76,77,89],am64x_dev_epwm6:[76,77,81,89],am64x_dev_epwm7:[76,77,89],am64x_dev_epwm8:[76,77,89],am64x_dev_eqep0:[76,77,89],am64x_dev_eqep1:[76,77,89],am64x_dev_eqep2:[76,77,89],am64x_dev_esm0:[76,77,89],am64x_dev_fsirx0:[76,77,89],am64x_dev_fsirx1:[76,77,89],am64x_dev_fsirx2:[76,77,89],am64x_dev_fsirx3:[76,77,89],am64x_dev_fsirx4:[76,77,89],am64x_dev_fsirx5:[76,77,89],am64x_dev_fsitx0:[76,77,89],am64x_dev_fsitx1:[76,77,89],am64x_dev_fss0:[77,89],am64x_dev_fss0_fsas_0:[76,77,89],am64x_dev_fss0_ospi_0:[76,77,89],am64x_dev_gicss0:[76,77,81,89],am64x_dev_gpio0:[76,77,81,89],am64x_dev_gpio1:[76,77,81,89],am64x_dev_gpmc0:[76,77,89],am64x_dev_gtc0:[76,77,81,89],am64x_dev_i2c0:[76,77,89],am64x_dev_i2c1:[76,77,89],am64x_dev_i2c2:[76,77,89],am64x_dev_i2c3:[76,77,89],am64x_dev_led0:[76,77,89],am64x_dev_mailbox0:[77,89],am64x_dev_main2mcu_vd:[77,89],am64x_dev_main_gpiomux_introuter0:[76,77,81,87,89],am64x_dev_mcan0:[76,77,89],am64x_dev_mcan1:[76,77,89],am64x_dev_mcspi0:[76,77,89],am64x_dev_mcspi1:[76,77,89],am64x_dev_mcspi2:[76,77,89],am64x_dev_mcspi3:[76,77,89],am64x_dev_mcspi4:[76,77,89],am64x_dev_mcu2main_vd:[77,89],am64x_dev_mcu_dcc0:[76,77,89],am64x_dev_mcu_esm0:[76,77,81,89],am64x_dev_mcu_gpio0:[76,77,81,89],am64x_dev_mcu_i2c0:[76,77,89],am64x_dev_mcu_i2c1:[76,77,89],am64x_dev_mcu_m4fss0:[77,89],am64x_dev_mcu_m4fss0_cbass_0:[76,77,89],am64x_dev_mcu_m4fss0_core0:[76,77,81,89],am64x_dev_mcu_mcrc64_0:[76,77,89],am64x_dev_mcu_mcspi0:[76,77,89],am64x_dev_mcu_mcspi1:[76,77,89],am64x_dev_mcu_mcu_gpiomux_introuter0:[76,77,81,87,89],am64x_dev_mcu_psc0:[76,77,89],am64x_dev_mcu_rti0:[76,77,89],am64x_dev_mcu_timer0:[76,77,89],am64x_dev_mcu_timer1:[76,77,89],am64x_dev_mcu_timer2:[76,77,89],am64x_dev_mcu_timer3:[76,77,89],am64x_dev_mcu_uart0:[76,77,89],am64x_dev_mcu_uart1:[76,77,89],am64x_dev_mmcsd0:[76,77,89],am64x_dev_mmcsd1:[76,77,89],am64x_dev_pbist0:[76,77,89],am64x_dev_pbist1:[76,77,89],am64x_dev_pbist2:[76,77,89],am64x_dev_pbist3:[76,77,89],am64x_dev_pcie0:[76,77,81,89],am64x_dev_pru_icssg0:[76,77,81,89],am64x_dev_pru_icssg1:[76,77,81,89],am64x_dev_psc0:[76,77,89],am64x_dev_r5fss0:[77,89],am64x_dev_r5fss0_core0:[76,77,81,89],am64x_dev_r5fss0_core1:[76,77,81,89],am64x_dev_r5fss1:[77,89],am64x_dev_r5fss1_core0:[76,77,81,89],am64x_dev_r5fss1_core1:[76,77,81,89],am64x_dev_rti0:[76,77,89],am64x_dev_rti10:[76,77,89],am64x_dev_rti11:[76,77,89],am64x_dev_rti1:[76,77,89],am64x_dev_rti8:[76,77,89],am64x_dev_rti9:[76,77,89],am64x_dev_sa2_ul0:[76,77,89,189],am64x_dev_serdes_10g0:[76,77,89],am64x_dev_spinlock0:[76,77,89],am64x_dev_stm0:[76,77,89],am64x_dev_timer0:[76,77,81,89],am64x_dev_timer10:[76,77,89],am64x_dev_timer11:[76,77,89],am64x_dev_timer1:[76,77,81,89],am64x_dev_timer2:[76,77,81,89],am64x_dev_timer3:[76,77,81,89],am64x_dev_timer4:[76,77,89],am64x_dev_timer5:[76,77,89],am64x_dev_timer6:[76,77,89],am64x_dev_timer7:[76,77,89],am64x_dev_timer8:[76,77,89],am64x_dev_timer9:[76,77,89],am64x_dev_timermgr0:[76,77,89],am64x_dev_timesync_event_introuter0:[76,77,81,87,89],am64x_dev_uart0:[76,77,89],am64x_dev_uart1:[76,77,89],am64x_dev_uart2:[76,77,89],am64x_dev_uart3:[76,77,89],am64x_dev_uart4:[76,77,89],am64x_dev_uart5:[76,77,89],am64x_dev_uart6:[76,77,89],am64x_dev_usb0:[76,77,89],am64x_dev_vtm0:[76,77,89],am65x:[0,33,94,109,182,183,184,188,189,191,193],am65x_sr1:[5,28,120],am65x_sr2:[29,120,184],am65xx:2,am67_main_sec_mmr_main_0:55,am67_mcu_sec_mmr_mcu_0:55,am67_wkup_sec_mmr_wkup_0:55,am6:[14,29,91,92,95,97,98,99,100,101,102,103,104,106,112,117,118,119],am6_dev_board0:[90,91,104,105,106,119],am6_dev_cal0:[90,91,95,104,105,106,110,119],am6_dev_cbass0:[90,91,95,104,105,106,110,119],am6_dev_cbass_debug0:[90,91,95,104,105,106,110,119],am6_dev_cbass_fw0:[90,91,95,104,105,106,110,119],am6_dev_cbass_infra0:[90,91,95,104,105,106,110,119],am6_dev_ccdebugss0:[90,91,95,104,105,106,110,119],am6_dev_cmpevent_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_compute_cluster_a53_0:[90,91,104,105,106,119],am6_dev_compute_cluster_a53_1:[90,91,104,105,106,119],am6_dev_compute_cluster_a53_2:[90,91,104,105,106,119],am6_dev_compute_cluster_a53_3:[90,91,104,105,106,119],am6_dev_compute_cluster_cpac0:[90,91,104,106,119],am6_dev_compute_cluster_cpac1:[90,91,104,106,119],am6_dev_compute_cluster_cpac_pbist0:[91,104,106,119],am6_dev_compute_cluster_cpac_pbist1:[91,104,106,119],am6_dev_compute_cluster_msmc0:[90,91,104,105,106,119],am6_dev_compute_cluster_pbist0:[91,104,105,106,119],am6_dev_cpt2_aggr0:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_cal0_0:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_dss_2:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[90,91,104,105,106,119],am6_dev_ctrl_mmr0:[90,91,95,104,105,106,110,119],am6_dev_dcc0:[90,91,95,104,105,106,110,119],am6_dev_dcc1:[90,91,95,104,105,106,110,119],am6_dev_dcc2:[90,91,95,104,105,106,110,119],am6_dev_dcc3:[90,91,95,104,105,106,110,119],am6_dev_dcc4:[90,91,95,104,105,106,110,119],am6_dev_dcc5:[90,91,95,104,105,106,110,119],am6_dev_dcc6:[90,91,95,104,105,106,110,119],am6_dev_dcc7:[90,91,95,104,105,106,110,119],am6_dev_ddrss0:[90,91,95,104,105,106,110,119],am6_dev_debugss0:[90,91,95,104,105,106,110,119],am6_dev_debugss_wrap0:[90,91,104,105,106,119],am6_dev_debugsuspendrtr0:[90,91,104,105,106,119],am6_dev_dftss0:[90,91,104,105,106,119],am6_dev_dss0:[90,91,95,104,105,106,110,119],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_dmsc_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_emif_data_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_main2mcu_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_mcu2main_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[91,104,106,119],am6_dev_ecap0:[90,91,95,104,105,106,110,119],am6_dev_ecc_aggr0:[90,91,104,105,106,119],am6_dev_ecc_aggr1:[90,91,104,105,106,119],am6_dev_ecc_aggr2:[90,91,104,105,106,119],am6_dev_efuse0:[90,91,104,105,106,119],am6_dev_ehrpwm0:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm1:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm2:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm3:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm4:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm5:[90,91,95,104,105,106,110,119],am6_dev_elm0:[90,91,95,104,105,106,110,119],am6_dev_eqep0:[90,91,95,104,105,106,110,119],am6_dev_eqep1:[90,91,95,104,105,106,110,119],am6_dev_eqep2:[90,91,95,104,105,106,110,119],am6_dev_esm0:[90,91,95,104,105,106,110,119],am6_dev_fss_mcu_0:[106,119],am6_dev_gic0:[90,91,95,104,105,106,110,119],am6_dev_gpio0:[90,91,95,104,105,106,110,119],am6_dev_gpio1:[90,91,95,104,105,106,110,119],am6_dev_gpiomux_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_gpmc0:[90,91,95,104,105,106,110,119],am6_dev_gpu0:[90,91,95,104,105,106,110,119],am6_dev_gs80prg_mcu_wrap_wkup_0:[90,91,104,105,106,119],am6_dev_gs80prg_soc_wrap_wkup_0:[90,91,104,105,106,119],am6_dev_gtc0:[90,91,95,104,105,106,110,119],am6_dev_i2c0:[90,91,95,104,105,106,110,119],am6_dev_i2c1:[90,91,95,104,105,106,110,119],am6_dev_i2c2:[90,91,95,104,105,106,110,119],am6_dev_i2c3:[90,91,95,104,105,106,110,119],am6_dev_icemelter_wkup_0:[91,104,106,119],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[90,91,104,105,106,119],am6_dev_k3_led_main_0:[91,104,106,119],am6_dev_main2mcu_lvl_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_main2mcu_pls_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_mcasp0:[90,91,95,104,105,106,110,119],am6_dev_mcasp1:[90,91,95,104,105,106,110,119],am6_dev_mcasp2:[90,91,95,104,105,106,110,119],am6_dev_mcspi0:[90,91,95,104,105,106,110,119],am6_dev_mcspi1:[90,91,95,104,105,106,110,119],am6_dev_mcspi2:[90,91,95,104,105,106,110,119],am6_dev_mcspi3:[90,91,95,104,105,106,110,119],am6_dev_mcspi4:[90,91,104,105,106,119],am6_dev_mcu_adc0:[90,91,104,105,106,119],am6_dev_mcu_adc1:[90,91,104,105,106,119],am6_dev_mcu_armss0:[90,91,104,106,119],am6_dev_mcu_armss0_cpu0:[90,91,95,104,105,106,110,119],am6_dev_mcu_armss0_cpu1:[90,91,95,104,105,106,110,119],am6_dev_mcu_cbass0:[90,91,104,105,106,119],am6_dev_mcu_cbass_debug0:[90,91,104,105,106,119],am6_dev_mcu_cbass_fw0:[90,91,104,105,106,119],am6_dev_mcu_cpsw0:[90,91,95,104,105,106,110,119],am6_dev_mcu_cpt2_aggr0:[90,91,104,105,106,119],am6_dev_mcu_ctrl_mmr0:[90,91,104,105,106,119],am6_dev_mcu_dcc0:[90,91,104,105,106,119],am6_dev_mcu_dcc1:[90,91,104,105,106,119],am6_dev_mcu_dcc2:[90,91,104,105,106,119],am6_dev_mcu_debugss0:[90,91,104,105,106,119],am6_dev_mcu_ecc_aggr0:[90,91,104,105,106,119],am6_dev_mcu_ecc_aggr1:[90,91,104,105,106,119],am6_dev_mcu_efuse0:[90,91,104,105,106,119],am6_dev_mcu_esm0:[90,91,104,105,106,119],am6_dev_mcu_fss0_fsas_0:[91,104,106,119],am6_dev_mcu_fss0_hyperbus0:[90,91,104,105,106,119],am6_dev_mcu_fss0_ospi_0:[90,91,104,105,106,119],am6_dev_mcu_fss0_ospi_1:[90,91,104,105,106,119],am6_dev_mcu_i2c0:[90,91,104,105,106,119],am6_dev_mcu_mcan0:[90,91,104,105,106,119],am6_dev_mcu_mcan1:[90,91,104,105,106,119],am6_dev_mcu_mcspi0:[90,91,104,105,106,119],am6_dev_mcu_mcspi1:[90,91,104,105,106,119],am6_dev_mcu_mcspi2:[90,91,104,105,106,119],am6_dev_mcu_msram0:[90,91,104,105,106,119],am6_dev_mcu_navss0:[90,91,99,104,105,106,114,119],am6_dev_mcu_navss0_intr_aggr_0:[91,95,101,104,106,110,116,119],am6_dev_mcu_navss0_intr_router_0:[91,95,101,104,106,110,116,119],am6_dev_mcu_navss0_mcrc0:[91,95,104,106,110,119],am6_dev_mcu_navss0_proxy0:[91,98,101,104,106,113,116,119],am6_dev_mcu_navss0_ringacc0:[91,95,100,101,104,106,110,115,116,119],am6_dev_mcu_navss0_udmap0:[91,92,95,101,104,106,107,110,116,119],am6_dev_mcu_pbist0:[90,91,104,105,106,119],am6_dev_mcu_pdma0:[90,91,104,105,106,119],am6_dev_mcu_pdma1:[90,91,104,105,106,119],am6_dev_mcu_pll_mmr0:[90,91,104,105,106,119],am6_dev_mcu_psram0:[90,91,104,105,106,119],am6_dev_mcu_rom0:[90,91,104,105,106,119],am6_dev_mcu_rti0:[90,91,104,105,106,119],am6_dev_mcu_rti1:[90,91,104,105,106,119],am6_dev_mcu_sec_mmr0:[90,91,104,105,106,119],am6_dev_mcu_timer0:[90,91,104,105,106,119],am6_dev_mcu_timer1:[90,91,104,105,106,119],am6_dev_mcu_timer2:[90,91,104,105,106,119],am6_dev_mcu_timer3:[90,91,104,105,106,119],am6_dev_mcu_uart0:[90,91,104,105,106,119],am6_dev_mmcsd0:[90,91,95,104,105,106,110,119],am6_dev_mmcsd1:[90,91,95,104,105,106,110,119],am6_dev_mx_efuse_main_chain_main_0:[90,91,104,106,119],am6_dev_mx_efuse_mcu_chain_mcu_0:[90,91,104,106,119],am6_dev_mx_wakeup_reset_sync_wkup_0:[91,104,106,119],am6_dev_navss0:[90,91,95,99,104,105,106,110,114,119],am6_dev_navss0_cpts0:[91,95,104,106,110,119],am6_dev_navss0_intr_router_0:[91,95,101,104,106,110,116,119],am6_dev_navss0_mailbox0_cluster0:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster10:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster11:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster1:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster2:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster3:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster4:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster5:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster6:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster7:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster8:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster9:[91,95,104,106,110,119],am6_dev_navss0_mcrc0:[91,95,104,106,110,119],am6_dev_navss0_modss_inta0:[91,95,101,104,106,110,116,119],am6_dev_navss0_modss_inta1:[91,95,101,104,106,110,116,119],am6_dev_navss0_proxy0:[91,98,101,104,106,113,116,119],am6_dev_navss0_pvu0:[91,95,104,106,110,119],am6_dev_navss0_pvu1:[91,95,104,106,110,119],am6_dev_navss0_ringacc0:[91,95,100,101,104,106,110,115,116,119],am6_dev_navss0_timer_mgr0:[91,104,106,119],am6_dev_navss0_timer_mgr1:[91,104,106,119],am6_dev_navss0_udmap0:[91,92,95,101,104,106,107,110,116,119],am6_dev_navss0_udmass_inta0:[91,95,101,104,106,110,116,119],am6_dev_oldi_tx_core_main_0:[90,91,104,105,106,119],am6_dev_pbist0:[90,91,104,105,106,119],am6_dev_pbist1:[90,91,104,105,106,119],am6_dev_pcie0:[90,91,95,104,105,106,110,119],am6_dev_pcie1:[90,91,95,104,105,106,110,119],am6_dev_pdma0:[90,91,104,105,106,119],am6_dev_pdma1:[90,91,95,104,105,106,110,119],am6_dev_pdma_debug0:[90,91,104,105,106,119],am6_dev_pll_mmr0:[90,91,104,105,106,119],am6_dev_pllctrl0:[90,91,104,105,106,119],am6_dev_pru_icssg0:[90,91,95,104,105,106,110,119],am6_dev_pru_icssg1:[90,91,95,104,105,106,110,119],am6_dev_pru_icssg2:[90,91,95,104,105,106,110,119],am6_dev_psc0:[90,91,104,105,106,119],am6_dev_psramecc0:[90,91,104,105,106,119],am6_dev_rti0:[90,91,104,105,106,119],am6_dev_rti1:[90,91,104,105,106,119],am6_dev_rti2:[90,91,104,105,106,119],am6_dev_rti3:[90,91,104,105,106,119],am6_dev_sa2_ul0:[90,91,95,104,105,106,110,119,189],am6_dev_serdes0:[90,91,104,105,106,119],am6_dev_serdes1:[90,91,104,105,106,119],am6_dev_stm0:[90,91,104,105,106,119],am6_dev_timer0:[90,91,95,104,105,106,110,119],am6_dev_timer10:[90,91,95,104,105,106,110,119],am6_dev_timer11:[90,91,95,104,105,106,110,119],am6_dev_timer1:[90,91,95,104,105,106,110,119],am6_dev_timer2:[90,91,95,104,105,106,110,119],am6_dev_timer3:[90,91,95,104,105,106,110,119],am6_dev_timer4:[90,91,95,104,105,106,110,119],am6_dev_timer5:[90,91,95,104,105,106,110,119],am6_dev_timer6:[90,91,95,104,105,106,110,119],am6_dev_timer7:[90,91,95,104,105,106,110,119],am6_dev_timer8:[90,91,95,104,105,106,110,119],am6_dev_timer9:[90,91,95,104,105,106,110,119],am6_dev_timesync_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_uart0:[90,91,95,104,105,106,110,119],am6_dev_uart1:[90,91,95,104,105,106,110,119],am6_dev_uart2:[90,91,95,104,105,106,110,119],am6_dev_usb3ss0:[90,91,95,104,105,106,110,119],am6_dev_usb3ss1:[90,91,95,104,105,106,110,119],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[91,104,106,119],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[91,104,106,119],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[91,104,106,119],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[91,104,106,119],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[91,104,106,119],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[91,104,106,119],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[91,104,106,119],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[91,104,106,119],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[91,104,106,119],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[91,104,106,119],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[91,104,106,119],am6_dev_wkup_cbass0:[90,91,104,105,106,119],am6_dev_wkup_cbass_fw0:[90,91,104,105,106,119],am6_dev_wkup_ctrl_mmr0:[90,91,104,105,106,119],am6_dev_wkup_dmsc0:[90,91,104,106,119],am6_dev_wkup_dmsc0_cortex_m3_0:[91,95,104,106,110,119],am6_dev_wkup_ecc_aggr0:[90,91,104,105,106,119],am6_dev_wkup_esm0:[90,91,95,104,105,106,110,119],am6_dev_wkup_gpio0:[90,91,95,104,105,106,110,119],am6_dev_wkup_gpiomux_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_wkup_i2c0:[90,91,104,105,106,119],am6_dev_wkup_pllctrl0:[90,91,104,105,106,119],am6_dev_wkup_psc0:[90,91,104,105,106,119],am6_dev_wkup_uart0:[90,91,104,105,106,119],am6_dev_wkup_vtm0:[90,91,104,105,106,119],am6x:[2,188],among:[5,187,192],amount:[24,33],ani:[0,2,5,6,9,11,12,13,14,15,16,20,24,27,28,29,30,33,37,40,42,51,54,56,65,68,70,79,82,84,93,96,108,111,124,127,138,141,153,156,167,170,178,179,180,182,187,189,191,192],anoth:[2,5,6,13,14,15,16,18,25,29,33,43,57,71,85,92,99,107,114,123,130,137,144,152,159,166,173,178,182,183],anti:24,anyon:7,api:[0,1,2,4,9,10,11,12,13,23,24,27,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,183,184,185,186,187,188,189,190,192,193],appdata:191,append:[5,20,24,29,184,187,190],appic:14,appli:[5,13,14,17,23,24,178,183,190,191],applic:[0,3,5,7,9,11,12,13,14,18,22,23,26,27,28,29,36,38,40,50,52,54,64,66,68,78,80,82,92,94,96,107,109,111,123,125,127,137,139,141,152,154,156,166,168,170,178,179,180,184,188,191,192],approach:[0,184],appropri:[5,6,14,27,190],aqcmpintr_level:[95,110],arbitrari:33,arch32:14,architectur:[9,26,29,179],area:[30,182],argument:[8,29,183,191,192],arm0:[40,54,68,82],arm:[0,33,96,111,127,141,156,170],arrai:[13,15,16,17,20,24,26,27,29,36,39,44,50,53,58,64,67,72,78,81,86,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,172,174,182,186,187,188,191],ascend:29,asel:12,asn1:[24,186,188,191],asn:24,assert:[6,14,23],assign:[10,12,13,18,26,33,36,38,39,44,50,52,53,58,64,66,67,72,78,80,81,86,92,94,95,98,100,107,109,110,113,115,120,123,125,126,129,131,137,139,140,143,145,152,154,155,158,160,166,168,169,172,174,182],associ:[18,23,26,28,34,38,48,52,62,66,76,80,90,94,105,109,121,125,135,139,150,154,164,168],assum:[10,12,13,29,180,191,192],assur:29,asymmetr:[22,24,184,187],atcm:14,atcm_en:14,attack:14,attempt:[5,6,12,14,23,24,29,33,178,179,183,187],attribut:[24,29,180,183],atyp:[29,33],audio:[127,141,156,170],auth_in_plac:24,auth_key_id:24,auth_keyring_id:24,auth_resource_own:30,auth_typ:24,authent:[0,2,7,19,24,27,28,30,33,184,185,187,189,193],authenticate_and_start_imag:14,authinplac:24,author:[24,27,183,191],automat:[3,5,23,27,183],aux_pk:187,auxiliari:187,avabl:189,avail:[0,2,3,5,13,14,15,16,17,18,19,21,22,23,25,27,28,29,30,33,38,52,66,80,94,109,125,139,154,168,180,186,192],availabler:189,avial:[14,15,17,18,21,22,25],avoid:[14,191,192],back:[2,3,10,11,12,17,26,27,38,52,66,80,94,109,125,139,154,168,183,189],backup:186,backward:[5,8,28,29,149,181],bad:33,bad_devic:33,base:[0,3,5,6,9,11,12,13,14,18,23,24,26,27,28,33,36,40,43,44,50,54,57,58,64,68,71,72,78,82,85,86,92,96,98,99,100,107,111,113,114,115,123,127,129,130,131,137,141,143,144,145,152,156,158,159,160,166,170,172,173,174,180,182,183,186,187,189,191],baseport:[8,26],basi:29,basic:[0,14,24],basicconstraint:[24,186,188,191],bc_lvl:[95,110],bcdma:[0,2,13],bcdma_cfg:[43,57],bcdma_chan_data_complet:[39,53,67,81],bcdma_chan_error:[39,53,67,81],bcdma_chan_ring_complet:[39,53,67,81],bcdma_rx:[43,57,71,85,159,173],bcdma_rx_chan_data_complet:[39,53,67,81,155,169],bcdma_rx_chan_error:[39,53,67,81,155,169],bcdma_rx_chan_ring_complet:[39,53,67,81,155,169],bcdma_tx:[43,57,71,85,159,173],bcdma_tx_chan_data_complet:[39,53,67,81,155,169],bcdma_tx_chan_error:[39,53,67,81,155,169],bcdma_tx_chan_ring_complet:[39,53,67,81,155,169],bcfg:24,bcfg_hash:24,becaus:[12,23,29,38,52,66,80,94,109,125,139,154,168,179],becom:[181,182,188],been:[2,5,17,19,23,29,33,182,187,192],beenabl:189,befor:[2,5,7,11,14,20,23,24,26,29,30,33,40,54,68,82,96,111,127,141,156,170,183,184,186,188,190,191],begin:[3,7,24,27],behav:[0,149],behavior:[3,6,8,29],behaviour:183,behind:[29,189],being:[2,5,6,9,13,14,24,26,28,30,36,45,50,59,64,73,78,87,92,101,107,116,123,132,137,146,152,161,166,175,179,180,183,188,191],belong:[5,24,33],below:[0,2,5,6,14,15,16,18,19,21,23,24,25,26,27,28,29,30,33,37,38,40,51,52,54,65,66,68,79,80,82,93,94,96,108,109,111,124,125,127,138,139,141,153,154,156,167,168,170,178,180,182,183,184,190,191,192],ber:24,best:5,better:[5,14],between:[2,6,9,12,14,23,29,187],beyond:[2,13,29],big:24,bin:24,binari:[0,14,20,24,27,29,178,180,183,184,185,186,187,188,193],binary_fil:29,bit:[2,3,5,6,7,9,10,11,12,13,14,17,18,19,20,21,23,24,26,27,28,29,30,33,45,59,73,87,101,116,132,146,161,175,179,180,181,182,183,186,188,191],bit_count:188,bitfield:[6,9,10,11,12,13,27,29,179,181],blob:[2,7,24,26,27,29,184,187],block:[0,2,5,6,13,24,29,36,50,64,78,186,191],block_copy_chan:[36,44,50,58,64,72,78,86],block_everyon:[37,51,65,79,93,108,124,138,153,167],blow:187,bmek:[20,186],bmpk:[20,186,187,188,191],bmpkh:[20,186],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,32,33,34,35,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,170,171,172,173,174,176,177,178,179,180,181,182,183,185,186,187,188,189,190,193],boardcfg:[0,21,24,27,28,29,30,33,37,51,65,79,93,108,124,138,153,167,184],boardcfg_abi_maj:26,boardcfg_abi_min:26,boardcfg_abi_rev:[26,30],boardcfg_cfg:26,boardcfg_control_magic_num:26,boardcfg_dbg_cfg:33,boardcfg_dbg_cfg_magic_num:26,boardcfg_desc_t:27,boardcfg_devgrp:26,boardcfg_dkek_cfg_magic_num:26,boardcfg_host_hierarchy_magic_num:26,boardcfg_max_main_host_count:26,boardcfg_max_mcu_host_count:26,boardcfg_msmc:3,boardcfg_msmc_magic_num:26,boardcfg_otp_cfg_magic_num:26,boardcfg_pm_devgrp:28,boardcfg_pm_siz:28,boardcfg_pmp_high:28,boardcfg_pmp_low:28,boardcfg_proc_acl_magic_num:26,boardcfg_rm_devgrp:29,boardcfg_rm_host_cfg:26,boardcfg_rm_host_cfg_magic_num:26,boardcfg_rm_resasg:26,boardcfg_rm_resasg_magic_num:26,boardcfg_rm_siz:29,boardcfg_rmp_high:29,boardcfg_rmp_low:29,boardcfg_sec:30,boardcfg_secproxy_magic_num:26,boardcfg_security_devgrp:30,boardcfg_security_s:30,boardcfg_securityp_high:30,boardcfg_securityp_low:30,boardcfg_siz:26,boardcfg_subhdr:26,boardcfghash:[24,184],boardcfgp_high:26,boardcfgp_low:26,boardconfig:[33,179,186,188],bodi:184,boot:[0,3,4,7,22,26,28,29,30,33,37,38,40,47,51,52,54,61,65,66,68,75,79,80,82,89,93,94,96,104,108,109,111,119,124,125,127,134,138,139,141,148,153,154,156,163,167,168,170,177,178,179,182,185,186,187,189,191,192,193],boot_cor:27,boot_seq:24,bootabl:24,bootcor:24,bootcoreopts_clr:24,bootcoreopts_set:24,bootload:[0,3,24,27,40,54,68,82,96,111,127,141,156,170,179],bootpin:[40,54,68,82,96,111,127,141,156,170],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,24,26,27,28,29,30,183,184,186,191,192],boundari:[29,183],bp_init_complet:33,brdcfg:[186,188],brddat:191,bring:[8,179,190],broadcast:29,btcm:14,btcm_en:14,buffer:[13,24,26],build:[27,33,102,117,187],built:[28,33],bulk:187,burnt:180,burst:[13,33],bus:[12,13,14,29],bus_intr_64:[103,118],bus_intr_65:[103,118],bus_intr_66:[103,118],bus_intr_67:[103,118],bus_spi_64:[103,118],bus_spi_65:[103,118],bus_spi_66:[103,118],bus_spi_67:[103,118],bus_spi_68:[103,118],bus_spi_69:[103,118],bus_spi_70:[103,118],bus_spi_71:[103,118],bus_spi_72:[103,118],bus_spi_73:[103,118],bus_spi_74:[103,118],bus_spi_75:[103,118],bus_spi_76:[103,118],bus_spi_77:[103,118],bus_spi_78:[103,118],bus_spi_79:[103,118],c47d9ca8d1aae57b8e8784a12f636b2b:191,c66:[14,141],c66_event_in_sync:140,c66_event_in_sync_4:147,c66_event_in_sync_5:147,c66_event_in_sync_6:147,c66_event_in_sync_7:147,c66ss0_core0:[142,147],c66ss1_core0:[142,147],c6x_0:139,c6x_0_0:[139,147],c6x_0_1:[139,147],c6x_1:139,c6x_1_0:[139,147],c6x_1_1:[139,147],c71ss0:142,c7x256v0_c7xv_core_0:41,c7x256v0_clec:46,c7x:[40,139,141,156,170],c7x_0:[38,139,147,154,168],c7x_0_0:[38,46,154,162,168,176],c7x_0_1:[154,162,168,176],c7x_1:[139,147,154,168],c7x_1_0:[154,162,168,176],c7x_1_1:[154,162,168,176],c7x_2:168,c7x_2_0:[168,176],c7x_2_1:[168,176],c7x_3:168,c7x_3_0:[168,176],c7x_3_1:[168,176],c89491b8edad0fb3:191,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:191,cach:[3,26,37,51,65,79,93,108,124,138,153,167,183],cacheabl:183,cal0_rx:[99,114],calc_val:2,calcul:[12,22,184,190],call:[5,7,8,9,14,27,28,178,179,180,181,184,192],caller:24,can:[0,2,5,6,7,8,9,11,12,13,14,18,20,21,23,24,25,26,27,28,29,30,33,34,35,37,38,40,48,49,51,52,54,62,63,65,66,68,76,77,79,80,82,90,91,92,93,94,96,105,106,107,108,109,111,121,122,123,124,125,127,135,136,137,138,139,141,150,151,152,153,154,156,164,165,166,167,168,170,178,179,180,181,182,186,187,188,189,191,192],can_io:7,cannot:[12,13,14,23,29,30,36,39,43,44,50,53,57,58,64,67,71,72,78,81,85,86,92,94,95,98,99,100,107,109,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,172,173,174,183,189,191],canon:24,capabl:[0,3,5,9,11,28,29,30,179],captur:[27,28,29],card:191,care:[6,28,179,184],carefulli:6,carri:[180,182],carv:187,carveout:7,cast:191,categori:[182,183],caus:[3,29,183,186,187],cba:0,cba_permission_0:[37,51,65,79,93,108,124,138,153,167],cba_permission_1:[37,51,65,79,93,108,124,138,153,167],cba_permission_2:[37,51,65,79,93,108,124,138,153,167],cba_permission_x:[37,51,65,79,93,108,124,138,153,167],cbc:[24,178,184,190],ccboard0:191,cccccccccccccccccccccccccccccccc:191,ccdc_intr_pend:140,ccs1010:191,ccs:191,ccs_base:191,ccs_version:191,center:3,cer:24,ceritif:188,cert_addr_hi:21,cert_addr_lo:21,certain:[2,3,5,6,8,25,27,38,52,66,80,94,109,125,139,154,168,186],certif:[4,14,20,21,22,23,27,30,33,186,187,190],certifc:186,certifi:180,certificate_address_hi:14,certificate_address_lo:14,certtyp:27,cfg:[12,13,14,20,29,30],chain:178,challeng:0,chanc:[186,188],chang:[5,9,13,33,184,188,190],channel:[2,9,10,11,12,18,26,29,33,38,52,66,80,94,95,109,110,125,126,139,140,154,155,168,169,183],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,27,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,183,193],charact:191,character:28,characterist:180,chart:5,check:[5,12,13,14,23,24,26,29,30,38,52,66,80,94,109,125,139,154,168,178,179,180,183,186,187,191],checkout:[18,37,51,65,79,93,108,124,138,153,167],chip:184,choic:[0,26],choos:[2,5,29,34,48,62,76,90,105,121,135,150,164,179,184,186,189,190,191],chose:2,chosen:[2,6,8,24,184,190],claim:[6,14,183,189],clarifi:14,cleanup:14,clear:[6,9,11,13,14,23,24,28,33,192],clk32:5,clk:[5,33],clk_gate:14,clk_id:5,clk_stop:14,clkout:[40,54,68,82,96,111,127,141,156,170],clock:[0,4,14,33,40,54,68,82,96,111,120,127,141,156,170],clock_dis:33,clock_en:33,clock_set_par:33,clock_set_r:33,clockstatu:5,close:[5,23,186,191],closest:5,clstr_cfg:14,club:[24,188],cluster:[14,41,55,69,83,97,112,128,142,157,171,191],cmac:180,cnt:[12,186,188],code:[2,5,14,28,29,33,187,188,191,192],coher:[14,26,29],cold:182,collect:0,column:[38,52,66,80,94,109,125,139,154,168],com:[24,29,186,188,191],combin:[0,3,9,12,20,23,24,28,29,31,37,51,65,79,93,108,124,138,153,167,184,186,191,193],come:[33,38,52,66,80,94,109,125,139,154,168,184],command:[4,5,14,22,27,191],comment:188,common:[13,17,18,19,22,27,29,33,92,107,123,137,152,166,191],commun:[0,3,23,28,38,46,52,60,66,74,80,88,94,103,109,118,125,133,139,147,154,162,168,176,179,191],comp:27,comp_opt:27,comp_siz:27,comp_typ:27,compact:[26,33],compait:149,compani:191,compar:[24,178,179,182,184,191],comparison:[13,14,33],compat:[0,8,24,26,28,29,181],compatibl:2,compil:188,complet:[2,6,7,9,12,13,14,19,23,26,28,29,30,33,40,54,68,82,96,111,127,141,156,170,179,180,190,192],complex:[0,190],complianc:6,complic:14,compon:[0,3,27],component1:27,component2:27,component3:27,component4:27,component5:27,compos:191,comprehend:33,comptyp:27,compulsorili:192,comput:[180,186],compute_cluster0_c71ss0_0:157,compute_cluster0_c71ss0_core0:171,compute_cluster0_c71ss1_0:157,compute_cluster0_c71ss1_core0:171,compute_cluster0_c71ss2_core0:171,compute_cluster0_c71ss3_core0:171,compute_cluster0_clec:[147,162,176],compute_cluster0_gic500ss:[133,147,162,176],compute_cluster0_msmc_1mb:133,compute_cluster0_msmc_en:133,compute_cluster_j7ae_main_0_dmsc_wrap_0:157,compute_cluster_j7ahp_main_0_dmsc_wrap_0:171,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:142,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:128,compute_cluster_msmc0:[97,112,191],concaten:[188,191],concept:[0,14,179,183],concern:179,concis:187,condit:[0,14],confidenti:178,config:[3,11,14,18,21,24,27,33,179,186,188,191],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[102,117],configflags_clr:24,configflags_set:24,configur:[0,1,2,3,4,8,9,15,16,17,19,20,21,22,23,25,32,34,35,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,170,171,172,173,174,176,177,179,180,181,185,187,188,189,190,193],configutaion:27,confirm:[5,14,189],confirugr:[102,117],conform:[29,183],confus:[41,55,69,83,97,112,128,142,157,171,179],conjunct:[6,14],connect:[5,7,9,28,40,54,68,82,95,96,111,127,141,156,170,191],consecut:14,consid:[2,3,10,12,13,14,28,29],consider:33,consist:[3,5,6,8,14,26,28,29,30],consol:[29,33],constant:13,constraint:[7,14,29,187],consum:29,contact:182,contain:[0,2,3,5,6,8,14,15,16,20,22,23,24,26,27,28,29,30,42,56,70,84,178,180,181,182,187,191],content:[0,3,18,24,29,33,186,191],context:[2,6,7,15,16,38,52,66,80,94,109,125,139,154,168,180,182],context_loss_count:6,contigu:[13,29,186],continu:[14,29,178,192],control0:24,control1:24,control:[0,4,9,10,13,18,23,24,26,29,30,34,38,47,48,52,61,62,66,75,76,80,89,90,94,104,105,109,119,121,125,134,135,139,148,150,154,163,164,168,177,179,180,183,189,192,193],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[179,191],convent:[33,191],convert:[12,186],copi:[5,13,24,29,36,50,64,78,178,188],copy_as_host:24,core:[0,2,3,7,14,24,25,27,30,33,38,52,66,80,94,109,125,139,154,168,180,181,182,183,190,191,192],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[24,191],coredbgsecen:[24,191],corepac:14,coresecdbgen:191,correct:[13,14,38,52,66,80,94,109,125,139,154,168,178,186,187],correctli:[2,30,192],correl:180,correspond:[2,5,9,10,12,13,14,24,27,34,37,48,51,62,65,76,79,90,93,105,108,121,124,135,138,150,153,164,167,179,181,183,184,186,191,192],corrupt:[26,186,187,188],cortex:[38,52,66,80,94,109,125,139,154,168],could:[8,14,19,26,29,38,52,66,80,94,109,125,139,154,168,179,182,188],count:[11,12,13,20,28,33,182,183,186,188],count_leading_zero:188,counter:[6,12,180,184],cover:[10,11,12,189],cpsw2_rx:[43,57,71,85],cpsw2_tx:[43,57,71,85],cpsw:[96,111,127,141,156,170],cpsw_rx_chan:[36,44,50,58,64,72,78,86],cpsw_tx_chan:[36,44,50,58,64,72,78,86],cpts0_comp:[95,110,126,140,155,169],cpts0_genf0:[95,110,126,140,155,169],cpts0_genf1:[95,110,126,140,155,169],cpts0_genf2:[95,110,126,140,155,169],cpts0_genf3:[95,110,126,140,155,169],cpts0_genf4:[95,110,126,140,155,169],cpts0_genf5:[95,110,126,140,155,169],cpts0_hw1_push:[95,110,126,140,155,169],cpts0_hw2_push:[95,110,126,140,155,169],cpts0_hw3_push:[95,110,126,140,155,169],cpts0_hw4_push:[95,110,126,140,155,169],cpts0_hw5_push:[95,110,126,140,155,169],cpts0_hw6_push:[95,110,126,140,155,169],cpts0_hw7_push:[95,110,126,140,155,169],cpts0_hw8_push:[95,110,126,140,155,169],cpts0_sync:[95,110,126,140,155,169],cpts_comp:[39,67,81,95,110,126,140,155,169],cpts_genf0:[39,53,67,81,95,110,126,140,155,169],cpts_genf1:[39,53,67,81,95,110,126,140,155,169],cpts_genf2:81,cpts_genf3:81,cpts_genf4:81,cpts_genf5:81,cpts_hw1_push:[39,53,67,81,126,140,169],cpts_hw2_push:[39,53,67,81,126,140,169],cpts_hw3_push:[39,53,67,81,95,110,126,140,155,169],cpts_hw4_push:[39,53,67,81,95,110,126,140,155,169],cpts_hw5_push:[39,53,67,81,126,140,169],cpts_hw6_push:[39,53,67,81,126,140,169],cpts_hw7_push:[39,53,67,81,126,140,169],cpts_hw8_push:[39,53,67,81,126,140,169],cpts_sync:[39,53,67,81,95,110,126,140,155,169],cpu0_intr:[39,53],cpu1:14,cpu:[0,14,180],creat:[3,5,6,8,14,26,28,29,30,180,184,186,187],credenti:[12,30],credit:[11,13,26,33],criteria:29,critic:[0,2,3,14,104,119,134,148,163,177,178,179],crl:187,cross:183,crypto:[0,2,189],cryptograph:189,cryptographi:178,crystal:[40,54,68,82,96,111,127,141,156,170],cs_dap:191,cs_dap_0:191,csi_err_irq:[140,155,169],csi_interrupt:[140,155,169],csi_irq:[140,155,169],csi_level:[140,155,169],csi_rx:[43,57,71],csi_tx:71,csl_efail:5,ctm_level:[95,110],ctrl:28,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[28,29],current:[3,5,6,14,17,18,21,24,26,28,29,30,33,45,59,73,87,101,116,132,146,161,175,178,183,186,188,191],current_st:[5,6],custmpk:191,custom:[0,5,20,23,24,26,29,178,182,186,187,191],cycl:7,dalla:188,dat:191,data0_v:12,data1_v:12,data:[0,2,10,12,14,20,24,38,52,66,80,94,109,125,139,154,168,178,179,180,182,183,186,188,189,191,193],databas:180,datatrack:178,dbg:191,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:191,ddr:[7,40,54,68,82,96,111,127,141,156,170],ddrss_control:[126,140,155,169],ddrss_hs_phy_global_error:[126,140,155,169],ddrss_pll_freq_change_req:[126,140,155,169],ddrss_v2a_other_err_lvl:[126,140,155,169],ddrss_v2h_other_err_lvl:[95,110],deal:[179,182],deassert:14,debug:[0,3,4,7,14,20,23,37,51,65,79,93,108,124,138,153,167,179,185,187,193],debug_cert_addr:22,debug_cfg:26,debug_core_sel:24,debug_dis:24,debug_flag:7,debug_ful:[24,191],debug_preserv:24,debug_priv_level:[24,191],debug_publ:[24,191],debug_public_us:[24,191],debug_respons:20,debug_secure_us:[24,191],debug_unlock_cert:191,debugauth:187,debugctrl:24,debugg:[23,191],debugss:23,debugtyp:191,debuguid:[24,191],decid:7,decis:[24,186,187,191],decod:[21,24,33,186],decoupl:12,decrypt:[2,7,19,20,24,27,180,182,184,185,189,190,193],dedic:[0,26,189],deep:3,def:27,defer:[30,33],defin:[0,2,7,8,9,10,11,12,13,18,24,26,27,28,29,30,33,34,35,48,49,62,63,76,77,90,91,94,102,105,106,109,117,121,122,135,136,149,150,151,164,165,178,179,180,181,183,184],definit:[2,8,26,29,178,187,191],deiniti:8,delai:[14,23],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[92,107,123,137,152,166],delegated_host:13,deliveri:182,demand:26,demonstr:24,denot:181,dep:33,depend:[6,8,9,14,23,24,27,28,29,30,33,179,182,191],deprec:[183,184],depth:[13,179],der:[24,186,191],deriv:[0,4,26,28,185,189,193],desc:27,describ:[0,2,3,5,6,7,8,9,12,13,14,22,23,24,26,27,29,30,33,34,36,39,43,44,48,50,53,57,58,62,64,67,71,72,76,78,81,85,86,90,92,95,98,99,100,105,107,110,113,114,115,121,123,126,129,130,131,135,137,140,143,144,145,150,152,155,158,159,160,164,166,169,172,173,174,178,180,182,183,184,186,187,189,190,191,192],descript:[2,3,4,5,6,7,8,23,24,26,27,28,29,30,34,48,62,76,90,105,120,121,135,150,164,178,179,180,181,182,183,186,187,188,189,191,192],descriptor:[13,27,33,187],desear:7,design:[3,5,30,33,38,52,66,80,94,109,125,139,154,168,192],desir:[2,5,6,9,14,30,179,180,183,184,192],desrib:0,dest_addr:27,destaddr:24,destin:[2,3,9,11,13,24,27,33,178,183],detail:[2,14,24,27,33,37,40,51,54,65,68,79,82,93,96,108,111,124,127,138,141,153,156,167,170,178,179,182,186,188,189],detect:[29,36,39,44,50,53,58,64,67,72,78,81,86,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,172,174,179],determin:[5,6,11,24,40,54,68,82,96,111,127,141,156,170,190,191],determinist:180,dev:[29,33],dev_a53_rs_bw_limiter0_clk_clk:[34,48,62],dev_a53_ws_bw_limiter1_clk_clk:[34,48,62],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:[34,48,62],dev_a53ss0_core_0_a53_core0_arm_clk_clk:[34,48,62,76],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[34,48,62,76],dev_a53ss0_core_2_a53_core2_arm_clk_clk:[34,48,62],dev_a53ss0_core_3_a53_core3_arm_clk_clk:[34,48,62],dev_a53ss0_corepac_arm_clk_clk:[34,48,62,76],dev_a53ss0_pll_ctrl_clk:[34,48,62,76],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:150,dev_a72ss0_arm0_clk_clk:164,dev_a72ss0_arm0_divh_clk8_obsclk_out_clk:164,dev_a72ss0_arm0_msmc_clk_clk:164,dev_a72ss0_arm0_pll_ctrl_clk_clk:164,dev_a72ss0_arm_clk_clk:[135,150],dev_a72ss0_core0_0_arm_clk_clk:121,dev_a72ss0_core0_1_arm_clk_clk:121,dev_a72ss0_core0_arm0_clk_clk:164,dev_a72ss0_core0_arm_clk_clk:[121,135,150],dev_a72ss0_core0_msmc_clk:121,dev_a72ss0_core0_pll_ctrl_clk:121,dev_a72ss0_core1_arm0_clk_clk:164,dev_a72ss0_core1_arm_clk_clk:[135,150],dev_a72ss0_core2_arm0_clk_clk:164,dev_a72ss0_core3_arm0_clk_clk:164,dev_a72ss0_msmc_clk:[135,150],dev_a72ss0_pll_ctrl_clk:[135,150],dev_a72ss1_arm1_clk_clk:164,dev_a72ss1_arm1_divh_clk8_obsclk_out_clk:164,dev_a72ss1_arm1_pll_ctrl_clk_clk:164,dev_a72ss1_core0_arm1_clk_clk:164,dev_a72ss1_core1_arm1_clk_clk:164,dev_a72ss1_core2_arm1_clk_clk:164,dev_a72ss1_core3_arm1_clk_clk:164,dev_aasrc0_rx0_sync:135,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx1_sync:135,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx2_sync:135,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx3_sync:135,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_sys_clk:135,dev_aasrc0_tx0_sync:135,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx1_sync:135,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx2_sync:135,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx3_sync:135,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_vbusp_clk:135,dev_acspcie_buffer0_clkin0:[135,150,164],dev_acspcie_buffer0_clkin0_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[150,164],dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct2_main_0_ref_der_out_clk:150,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct2_main_0_ref_out_clk:150,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_0_ref_der_out_clk:164,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_0_ref_out_clk:164,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:164,dev_acspcie_buffer0_clkin1:[135,150,164],dev_acspcie_buffer0_clkin1_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[150,164],dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct2_main_0_ref_der_out_clk:150,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct2_main_0_ref_out_clk:150,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_0_ref_der_out_clk:164,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_0_ref_out_clk:164,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:164,dev_acspcie_buffer0_clkout0_n:135,dev_acspcie_buffer0_clkout0_p:135,dev_acspcie_buffer0_clkout1_n:135,dev_acspcie_buffer0_clkout1_p:135,dev_acspcie_buffer0_pad0_m:[150,164],dev_acspcie_buffer0_pad0_p:[150,164],dev_acspcie_buffer0_pad1_m:[150,164],dev_acspcie_buffer0_pad1_p:[150,164],dev_acspcie_buffer1_clkin0:[135,164],dev_acspcie_buffer1_clkin0_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:164,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:164,dev_acspcie_buffer1_clkin0_parent_wiz16b8m4ct3_main_1_ref_out_clk:164,dev_acspcie_buffer1_clkin1:[135,164],dev_acspcie_buffer1_clkin1_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:164,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:164,dev_acspcie_buffer1_clkin1_parent_wiz16b8m4ct3_main_1_ref_out_clk:164,dev_acspcie_buffer1_clkout0_n:135,dev_acspcie_buffer1_clkout0_p:135,dev_acspcie_buffer1_clkout1_n:135,dev_acspcie_buffer1_clkout1_p:135,dev_acspcie_buffer1_pad0_m:164,dev_acspcie_buffer1_pad0_p:164,dev_acspcie_buffer1_pad1_m:164,dev_acspcie_buffer1_pad1_p:164,dev_adc0_adc_clk:76,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:76,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:76,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:76,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:76,dev_adc0_sys_clk:76,dev_adc0_vbus_clk:76,dev_aggr_atb0_dbg_clk:[150,164],dev_atl0_atl_clk:[121,135,150,164],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[121,150,164],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:135,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:135,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,164],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:121,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[135,150,164],dev_atl0_atl_io_port_atclk_out:[121,135,150,164],dev_atl0_atl_io_port_atclk_out_1:[121,135,150,164],dev_atl0_atl_io_port_atclk_out_2:[121,135,150,164],dev_atl0_atl_io_port_atclk_out_3:[121,135,150,164],dev_atl0_atl_io_port_aw:[150,164],dev_atl0_atl_io_port_aws_1:[150,164],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_2:[150,164],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_3:[150,164],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,164],dev_atl0_atl_io_port_bw:[150,164],dev_atl0_atl_io_port_bws_1:[150,164],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_2:[150,164],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_3:[150,164],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:[150,164],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:[150,164],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:[150,164],dev_atl0_vbus_clk:[121,135,150,164],dev_board0_audio_ext_refclk0_in:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:135,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,150,164],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[34,48,62],dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[34,48,62],dev_board0_audio_ext_refclk0_out:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:135,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,150,164],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[34,48,62],dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[34,48,62],dev_board0_audio_ext_refclk1_out:[34,48,62,121,135,150,164],dev_board0_audio_ext_refclk2_in:135,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:135,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:135,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_out:135,dev_board0_audio_ext_refclk3_in:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:135,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_out:135,dev_board0_bus_ccdc0_pclk_out:[90,105],dev_board0_bus_cpts_rft_clk_out:[90,105],dev_board0_bus_dss0extpclkin_out:[90,105],dev_board0_bus_dss0pclk_in:[90,105],dev_board0_bus_ext_refclk1_out:[90,105],dev_board0_bus_gpmcclk_out:[90,105],dev_board0_bus_mcasp0aclkr_out:[90,105],dev_board0_bus_mcasp0aclkx_out:[90,105],dev_board0_bus_mcasp0ahclkr_out:[90,105],dev_board0_bus_mcasp0ahclkx_out:[90,105],dev_board0_bus_mcasp1aclkr_out:[90,105],dev_board0_bus_mcasp1aclkx_out:[90,105],dev_board0_bus_mcasp1ahclkr_out:[90,105],dev_board0_bus_mcasp1ahclkx_out:[90,105],dev_board0_bus_mcasp2aclkr_out:[90,105],dev_board0_bus_mcasp2aclkx_out:[90,105],dev_board0_bus_mcasp2ahclkr_out:[90,105],dev_board0_bus_mcasp2ahclkx_out:[90,105],dev_board0_bus_mcu_clkout_in:[90,105],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[90,105],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[90,105],dev_board0_bus_mcu_cpts_rft_clk_out:[90,105],dev_board0_bus_mcu_ext_refclk0_out:[90,105],dev_board0_bus_mcu_hyperbus_clk_in:90,dev_board0_bus_mcu_hyperbus_nclk_in:90,dev_board0_bus_mcu_obsclk_in:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_board0_bus_mcu_ospi0clk_in:[90,105],dev_board0_bus_mcu_ospi0dqs_out:[90,105],dev_board0_bus_mcu_ospi0lbclko_in:[90,105],dev_board0_bus_mcu_ospi1clk_in:[90,105],dev_board0_bus_mcu_ospi1dqs_out:[90,105],dev_board0_bus_mcu_ospi1lbclko_in:[90,105],dev_board0_bus_mcu_rgmii1_rclk_out:[90,105],dev_board0_bus_mcu_rgmii1_tclk_out:[90,105],dev_board0_bus_mcu_rmii1_refclk_out:[90,105],dev_board0_bus_mcu_scl0_in:90,dev_board0_bus_mcu_spi0clk_out:[90,105],dev_board0_bus_mcu_spi1clk_out:[90,105],dev_board0_bus_mcu_sysclkout_in:[90,105],dev_board0_bus_obsclk_in:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[90,105],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:90,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:90,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:90,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:90,dev_board0_bus_pcie1refclkm_out:90,dev_board0_bus_pcie1refclkp_out:90,dev_board0_bus_prg0_rgmii1_rclk_out:[90,105],dev_board0_bus_prg0_rgmii1_tclk_in:90,dev_board0_bus_prg0_rgmii1_tclk_out:105,dev_board0_bus_prg0_rgmii2_rclk_out:[90,105],dev_board0_bus_prg0_rgmii2_tclk_in:90,dev_board0_bus_prg0_rgmii2_tclk_out:105,dev_board0_bus_prg1_rgmii1_rclk_out:[90,105],dev_board0_bus_prg1_rgmii1_tclk_in:90,dev_board0_bus_prg1_rgmii1_tclk_out:105,dev_board0_bus_prg1_rgmii2_rclk_out:[90,105],dev_board0_bus_prg1_rgmii2_tclk_out:105,dev_board0_bus_prg2_rgmii1_rclk_out:[90,105],dev_board0_bus_prg2_rgmii1_tclk_in:90,dev_board0_bus_prg2_rgmii1_tclk_out:105,dev_board0_bus_prg2_rgmii2_rclk_out:[90,105],dev_board0_bus_prg2_rgmii2_tclk_in:90,dev_board0_bus_prg2_rgmii2_tclk_out:105,dev_board0_bus_refclk0m_in:90,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:90,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:90,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:90,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:90,dev_board0_bus_refclk0p_in:[90,105],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[90,105],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_refclk1m_in:90,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:90,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:90,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:90,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:90,dev_board0_bus_refclk1p_in:[90,105],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[90,105],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_scl0_in:90,dev_board0_bus_scl1_in:90,dev_board0_bus_scl2_in:90,dev_board0_bus_scl3_in:90,dev_board0_bus_spi0clk_out:[90,105],dev_board0_bus_spi1clk_out:[90,105],dev_board0_bus_spi2clk_out:[90,105],dev_board0_bus_spi3clk_out:[90,105],dev_board0_bus_sysclkout_in:[90,105],dev_board0_bus_usb0refclkm_out:90,dev_board0_bus_usb0refclkp_out:90,dev_board0_bus_wkup_scl0_in:90,dev_board0_bus_wkup_tck_out:[90,105],dev_board0_clkout0_in:[34,48,62,76],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:76,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:76,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:[34,48,62],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:[34,48,62],dev_board0_clkout_in:[121,135],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[121,135],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[121,135],dev_board0_cp_gemac_cpts0_rft_clk_out:[34,48,62,76],dev_board0_cpts0_rft_clk_out:[76,121,135,150,164],dev_board0_csi0_rxclkn_out:[34,48,62,150,164],dev_board0_csi0_rxclkp_out:[34,48,62,150,164],dev_board0_csi0_txclkn_in:[150,164],dev_board0_csi0_txclkp_in:[150,164],dev_board0_csi1_rxclkn_out:[150,164],dev_board0_csi1_rxclkp_out:[150,164],dev_board0_csi1_txclkn_in:[150,164],dev_board0_csi1_txclkp_in:[150,164],dev_board0_csi2_rxclkn_out:164,dev_board0_csi2_rxclkp_out:164,dev_board0_ddr0_ck0_in:[34,48,62,135],dev_board0_ddr0_ck0_n_in:[34,62,135],dev_board0_ddr0_ck0_out:[34,62],dev_board0_dsi0_txclkn_in:[150,164],dev_board0_dsi0_txclkp_in:[150,164],dev_board0_dsi1_txclkn_in:[150,164],dev_board0_dsi1_txclkp_in:[150,164],dev_board0_dsi_txclkn_in:135,dev_board0_dsi_txclkp_in:135,dev_board0_ext_refclk1_out:[34,48,62,76,121,135,150,164],dev_board0_fsi_rx0_clk_out:76,dev_board0_fsi_rx1_clk_out:76,dev_board0_fsi_rx2_clk_out:76,dev_board0_fsi_rx3_clk_out:76,dev_board0_fsi_rx4_clk_out:76,dev_board0_fsi_rx5_clk_out:76,dev_board0_fsi_tx0_clk_in:76,dev_board0_fsi_tx1_clk_in:76,dev_board0_gpmc0_clk_in:[34,48,62,76,121,135],dev_board0_gpmc0_clk_out:[121,135,150,164],dev_board0_gpmc0_clklb_in:[34,48,62,76],dev_board0_gpmc0_clklb_out:[34,48,62,76],dev_board0_gpmc0_clkout_in:[121,150,164],dev_board0_gpmc0_fclk_mux_in:[34,48,62,76,121,135,150,164],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[34,62,76],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[34,62,76],dev_board0_hfosc1_clk_out:[90,105,121,135,150,164],dev_board0_hyp0_rxflclk_in:[150,164],dev_board0_hyp0_rxpmclk_out:[150,164],dev_board0_hyp0_txflclk_out:[150,164],dev_board0_hyp0_txpmclk_in:[150,164],dev_board0_hyp1_rxflclk_in:[150,164],dev_board0_hyp1_rxpmclk_out:[150,164],dev_board0_hyp1_txflclk_out:[150,164],dev_board0_hyp1_txpmclk_in:[150,164],dev_board0_i2c0_scl_in:[34,48,62,76,150,164],dev_board0_i2c0_scl_out:[34,48,62,76,121,135,150,164],dev_board0_i2c1_scl_in:[34,48,62,76,150,164],dev_board0_i2c1_scl_out:[34,48,62,76,121,135,150,164],dev_board0_i2c2_scl_in:[34,48,62,76,150,164],dev_board0_i2c2_scl_out:[34,48,62,76,121,135,150,164],dev_board0_i2c3_scl_in:[34,48,62,76,150,164],dev_board0_i2c3_scl_out:[34,48,62,76,121,135,150,164],dev_board0_i2c4_scl_in:[150,164],dev_board0_i2c4_scl_out:[121,135,150,164],dev_board0_i2c5_scl_in:[150,164],dev_board0_i2c5_scl_out:[121,135,150,164],dev_board0_i2c6_scl_in:[150,164],dev_board0_i2c6_scl_out:[121,135,150,164],dev_board0_i3c0_scl_in:[121,135],dev_board0_i3c0_scl_out:[121,135],dev_board0_led_clk_out:[76,121,135,150,164],dev_board0_mcan0_rx_out:[150,164],dev_board0_mcan10_rx_out:[150,164],dev_board0_mcan11_rx_out:[150,164],dev_board0_mcan12_rx_out:[150,164],dev_board0_mcan13_rx_out:[150,164],dev_board0_mcan14_rx_out:[150,164],dev_board0_mcan15_rx_out:[150,164],dev_board0_mcan16_rx_out:[150,164],dev_board0_mcan17_rx_out:[150,164],dev_board0_mcan1_rx_out:[150,164],dev_board0_mcan2_rx_out:[150,164],dev_board0_mcan3_rx_out:[150,164],dev_board0_mcan4_rx_out:[150,164],dev_board0_mcan5_rx_out:[150,164],dev_board0_mcan6_rx_out:[150,164],dev_board0_mcan7_rx_out:[150,164],dev_board0_mcan8_rx_out:[150,164],dev_board0_mcan9_rx_out:[150,164],dev_board0_mcasp0_aclkr_in:[34,48,62,121,135,150,164],dev_board0_mcasp0_aclkr_out:[34,48,62,121,135,150,164],dev_board0_mcasp0_aclkx_in:[34,48,62,121,135,150,164],dev_board0_mcasp0_aclkx_out:[34,48,62,121,135,150,164],dev_board0_mcasp0_afsr_in:[34,48,62],dev_board0_mcasp0_afsr_out:[48,135,150,164],dev_board0_mcasp0_afsx_in:[34,48,62],dev_board0_mcasp0_afsx_out:[48,135,150,164],dev_board0_mcasp10_aclkr_in:135,dev_board0_mcasp10_aclkr_out:135,dev_board0_mcasp10_aclkx_in:135,dev_board0_mcasp10_aclkx_out:135,dev_board0_mcasp10_afsr_out:135,dev_board0_mcasp10_afsx_out:135,dev_board0_mcasp11_aclkr_in:135,dev_board0_mcasp11_aclkr_out:135,dev_board0_mcasp11_aclkx_in:135,dev_board0_mcasp11_aclkx_out:135,dev_board0_mcasp11_afsr_out:135,dev_board0_mcasp11_afsx_out:135,dev_board0_mcasp1_aclkr_in:[34,48,62,121,135,150,164],dev_board0_mcasp1_aclkr_out:[34,48,62,121,135,150,164],dev_board0_mcasp1_aclkx_in:[34,48,62,121,135,150,164],dev_board0_mcasp1_aclkx_out:[34,48,62,121,135,150,164],dev_board0_mcasp1_afsr_in:[34,48,62],dev_board0_mcasp1_afsr_out:[48,135,150,164],dev_board0_mcasp1_afsx_in:[34,48,62],dev_board0_mcasp1_afsx_out:[48,135,150,164],dev_board0_mcasp2_aclkr_in:[34,48,62,121,135,150,164],dev_board0_mcasp2_aclkr_out:[34,48,62,121,135,150,164],dev_board0_mcasp2_aclkx_in:[34,48,62,121,135,150,164],dev_board0_mcasp2_aclkx_out:[34,48,62,121,135,150,164],dev_board0_mcasp2_afsr_in:[34,48,62],dev_board0_mcasp2_afsr_out:[48,135,150,164],dev_board0_mcasp2_afsx_in:[34,48,62],dev_board0_mcasp2_afsx_out:[48,135,150,164],dev_board0_mcasp3_aclkr_in:[135,150,164],dev_board0_mcasp3_aclkr_out:[135,150,164],dev_board0_mcasp3_aclkx_in:[135,150,164],dev_board0_mcasp3_aclkx_out:[135,150,164],dev_board0_mcasp3_afsr_out:[135,150,164],dev_board0_mcasp3_afsx_out:[135,150,164],dev_board0_mcasp4_aclkr_in:[135,150,164],dev_board0_mcasp4_aclkr_out:[135,150,164],dev_board0_mcasp4_aclkx_in:[135,150,164],dev_board0_mcasp4_aclkx_out:[135,150,164],dev_board0_mcasp4_afsr_out:[135,150,164],dev_board0_mcasp4_afsx_out:[135,150,164],dev_board0_mcasp5_aclkr_in:135,dev_board0_mcasp5_aclkr_out:135,dev_board0_mcasp5_aclkx_in:135,dev_board0_mcasp5_aclkx_out:135,dev_board0_mcasp5_afsr_out:135,dev_board0_mcasp5_afsx_out:135,dev_board0_mcasp6_aclkr_in:135,dev_board0_mcasp6_aclkr_out:135,dev_board0_mcasp6_aclkx_in:135,dev_board0_mcasp6_aclkx_out:135,dev_board0_mcasp6_afsr_out:135,dev_board0_mcasp6_afsx_out:135,dev_board0_mcasp7_aclkr_in:135,dev_board0_mcasp7_aclkr_out:135,dev_board0_mcasp7_aclkx_in:135,dev_board0_mcasp7_aclkx_out:135,dev_board0_mcasp7_afsr_out:135,dev_board0_mcasp7_afsx_out:135,dev_board0_mcasp8_aclkr_in:135,dev_board0_mcasp8_aclkr_out:135,dev_board0_mcasp8_aclkx_in:135,dev_board0_mcasp8_aclkx_out:135,dev_board0_mcasp8_afsr_out:135,dev_board0_mcasp8_afsx_out:135,dev_board0_mcasp9_aclkr_in:135,dev_board0_mcasp9_aclkr_out:135,dev_board0_mcasp9_aclkx_in:135,dev_board0_mcasp9_aclkx_out:135,dev_board0_mcasp9_afsr_out:135,dev_board0_mcasp9_afsx_out:135,dev_board0_mcu_clkout0_in:[121,135,150,164],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[121,135,150,164],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[121,135,150,164],dev_board0_mcu_cpts0_rft_clk_out:[121,135,150,164],dev_board0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_board0_mcu_hyperbus0_ck_in:[121,135,150,164],dev_board0_mcu_hyperbus0_ckn_in:[121,135,150,164],dev_board0_mcu_i2c0_scl_in:[62,76,121,135,150,164],dev_board0_mcu_i2c0_scl_out:[34,48,62,76,121,135,150,164],dev_board0_mcu_i2c1_scl_in:[76,150,164],dev_board0_mcu_i2c1_scl_out:[76,121,135,150,164],dev_board0_mcu_i3c0_scl_in:[121,135,150,164],dev_board0_mcu_i3c0_scl_out:[121,135,150,164],dev_board0_mcu_i3c0_sda_out:[150,164],dev_board0_mcu_i3c1_scl_in:135,dev_board0_mcu_i3c1_scl_out:135,dev_board0_mcu_mcan0_rx_out:[150,164],dev_board0_mcu_mcan1_rx_out:[150,164],dev_board0_mcu_mdio0_mdc_in:[121,135,150,164],dev_board0_mcu_obsclk0_in:[34,48,62,76,121,135,150,164],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[34,48,62,76,121,135,150,164],dev_board0_mcu_ospi0_clk_in:[121,135,150,164],dev_board0_mcu_ospi0_dqs_out:[121,135,150,164],dev_board0_mcu_ospi0_lbclko_in:[121,135,150,164],dev_board0_mcu_ospi0_lbclko_out:[150,164],dev_board0_mcu_ospi1_clk_in:[135,164],dev_board0_mcu_ospi1_dqs_out:[135,150,164],dev_board0_mcu_ospi1_lbclko_in:[135,150,164],dev_board0_mcu_ospi1_lbclko_out:[150,164],dev_board0_mcu_rgmii1_rxc_out:[121,135,150,164],dev_board0_mcu_rgmii1_txc_in:[121,135,150,164],dev_board0_mcu_rgmii1_txc_out:135,dev_board0_mcu_rmii1_ref_clk_out:[121,135,150,164],dev_board0_mcu_spi0_clk_in:[34,48,62,76,121,135,150,164],dev_board0_mcu_spi0_clk_out:[34,48,62,76,150,164],dev_board0_mcu_spi1_clk_in:[34,48,62,76,121,135,150,164],dev_board0_mcu_spi1_clk_out:[34,48,62,76,150,164],dev_board0_mcu_sysclkout0_in:[34,48,62,76,121,135,150,164],dev_board0_mcu_timer_io0_in:[34,48,62,76],dev_board0_mcu_timer_io1_in:[34,48,62,76],dev_board0_mcu_timer_io2_in:[34,48,62,76],dev_board0_mcu_timer_io3_in:[34,48,62,76],dev_board0_mdio0_mdc_in:[34,48,62,121,135,164],dev_board0_mdio1_mdc_in:[150,164],dev_board0_mlb0_mlbclk_out:135,dev_board0_mlb0_mlbcp_out:135,dev_board0_mmc0_clk_in:[34,135],dev_board0_mmc0_clk_out:[34,62],dev_board0_mmc0_clklb_in:[34,62],dev_board0_mmc0_clklb_out:[34,62],dev_board0_mmc1_clk_in:[34,48,62,76,121,135,150,164],dev_board0_mmc1_clk_out:[34,48,62,150,164],dev_board0_mmc1_clklb_in:[34,48,62,150,164],dev_board0_mmc1_clklb_out:[34,48,62,76,150,164],dev_board0_mmc2_clk_in:[34,48,62,135],dev_board0_mmc2_clk_out:[34,48,62],dev_board0_mmc2_clklb_in:[34,48,62],dev_board0_mmc2_clklb_out:[34,48,62],dev_board0_obsclk0_in:[34,48,62,76,121,135,150,164],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:121,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:62,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[62,76],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[62,76],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[62,76,121,135,150,164],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:62,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:62,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[150,164],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:164,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:164,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[135,150,164],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:76,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[62,76],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[76,121,135],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,164],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,150,164],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[135,150,164],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[135,150,164],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[150,164],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[150,164],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,164],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[62,76,121,135,150,164],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[62,76,121,135,150,164],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[62,76,121,135,150,164],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[62,76,121,135],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,164],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[121,135,150,164],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:62,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:76,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:76,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:76,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:62,dev_board0_obsclk0_in_parent_main_obsclk_div_out0:[34,48],dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:121,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:135,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[121,135,150,164],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:62,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:62,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:164,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:164,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:164,dev_board0_obsclk1_in:[34,48,121,135,150,164],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:[150,164],dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:[150,164],dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:[150,164],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:164,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:164,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:135,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:135,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:135,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[150,164],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,164],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[150,164],dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_board0_obsclk1_in_parent_obsclk1_mux_out0:[150,164],dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:164,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:164,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:164,dev_board0_obsclk2_in:121,dev_board0_ospi0_clk_in:48,dev_board0_ospi0_dqs_out:[34,48,62,76],dev_board0_ospi0_lbclko_in:[34,48,62,76],dev_board0_ospi0_lbclko_out:[34,48,62,76],dev_board0_pcie_refclk0_n_out_in:164,dev_board0_pcie_refclk0_p_out_in:164,dev_board0_pcie_refclk0n_in:135,dev_board0_pcie_refclk0n_out:135,dev_board0_pcie_refclk0n_out_in:135,dev_board0_pcie_refclk0p_in:135,dev_board0_pcie_refclk0p_out:135,dev_board0_pcie_refclk0p_out_in:135,dev_board0_pcie_refclk1_n_out_in:[150,164],dev_board0_pcie_refclk1_p_out_in:[150,164],dev_board0_pcie_refclk1n_in:135,dev_board0_pcie_refclk1n_out:135,dev_board0_pcie_refclk1n_out_in:135,dev_board0_pcie_refclk1p_in:135,dev_board0_pcie_refclk1p_out:135,dev_board0_pcie_refclk1p_out_in:135,dev_board0_pcie_refclk2_n_out_in:164,dev_board0_pcie_refclk2_p_out_in:164,dev_board0_pcie_refclk2n_in:135,dev_board0_pcie_refclk2n_out:135,dev_board0_pcie_refclk2p_in:135,dev_board0_pcie_refclk2p_out:135,dev_board0_pcie_refclk3_n_out_in:[150,164],dev_board0_pcie_refclk3_p_out_in:[150,164],dev_board0_pcie_refclk3n_in:135,dev_board0_pcie_refclk3n_out:135,dev_board0_pcie_refclk3p_in:135,dev_board0_pcie_refclk3p_out:135,dev_board0_prg0_mdio0_mdc_in:[76,135],dev_board0_prg0_rgmii1_rxc_out:[76,135],dev_board0_prg0_rgmii1_txc_in:[76,135],dev_board0_prg0_rgmii1_txc_out:[76,135],dev_board0_prg0_rgmii2_rxc_out:[76,135],dev_board0_prg0_rgmii2_txc_in:[76,135],dev_board0_prg0_rgmii2_txc_out:[76,135],dev_board0_prg1_mdio0_mdc_in:[76,135],dev_board0_prg1_rgmii1_rxc_out:[76,135],dev_board0_prg1_rgmii1_txc_in:[76,135],dev_board0_prg1_rgmii1_txc_out:[76,135],dev_board0_prg1_rgmii2_rxc_out:[76,135],dev_board0_prg1_rgmii2_txc_in:[76,135],dev_board0_prg1_rgmii2_txc_out:[76,135],dev_board0_rgmii1_rxc_out:[34,48,62,76,121,150,164],dev_board0_rgmii1_txc_in:[34,62,76,121,150,164],dev_board0_rgmii1_txc_out:[34,62,76],dev_board0_rgmii2_rxc_out:[34,48,62,76,121],dev_board0_rgmii2_txc_in:[34,62,76,121],dev_board0_rgmii2_txc_out:[34,62,76],dev_board0_rgmii3_rxc_out:[121,135],dev_board0_rgmii3_txc_in:121,dev_board0_rgmii4_rxc_out:[121,135],dev_board0_rgmii4_txc_in:121,dev_board0_rgmii5_rxc_out:135,dev_board0_rgmii6_rxc_out:135,dev_board0_rgmii7_rxc_out:135,dev_board0_rgmii8_rxc_out:135,dev_board0_rmii1_ref_clk_out:[34,48,62],dev_board0_rmii2_ref_clk_out:[34,48,62],dev_board0_rmii_ref_clk_out:[76,121,135,150,164],dev_board0_serdes0_refclk_n_in:[150,164],dev_board0_serdes0_refclk_n_out:[150,164],dev_board0_serdes0_refclk_p_in:[150,164],dev_board0_serdes0_refclk_p_out:[150,164],dev_board0_serdes1_refclk_n_in:164,dev_board0_serdes1_refclk_n_out:164,dev_board0_serdes1_refclk_p_in:164,dev_board0_serdes1_refclk_p_out:164,dev_board0_serdes2_refclk_n_in:164,dev_board0_serdes2_refclk_n_out:164,dev_board0_serdes2_refclk_p_in:164,dev_board0_serdes2_refclk_p_out:164,dev_board0_serdes4_refclk_n_in:164,dev_board0_serdes4_refclk_n_out:164,dev_board0_serdes4_refclk_p_in:164,dev_board0_serdes4_refclk_p_out:164,dev_board0_spi0_clk_in:[34,48,62,76,121,135,150,164],dev_board0_spi0_clk_out:[34,48,62,76,150,164],dev_board0_spi1_clk_in:[34,48,62,76,121,135,150,164],dev_board0_spi1_clk_out:[34,48,62,76,150,164],dev_board0_spi2_clk_in:[34,48,62,76,121,135,150,164],dev_board0_spi2_clk_out:[34,48,62,76,150,164],dev_board0_spi3_clk_in:[76,121,135,150,164],dev_board0_spi3_clk_out:[76,150,164],dev_board0_spi4_clk_in:76,dev_board0_spi4_clk_out:76,dev_board0_spi5_clk_in:[121,135,150,164],dev_board0_spi5_clk_out:[150,164],dev_board0_spi6_clk_in:[121,135,150,164],dev_board0_spi6_clk_out:[150,164],dev_board0_spi7_clk_in:[121,135,150,164],dev_board0_spi7_clk_out:[150,164],dev_board0_sysclkout0_in:[34,48,62,76,121,135,150,164],dev_board0_tck_out:[34,48,62,76,121,135,150,164],dev_board0_timer_io0_in:[34,48,62,76],dev_board0_timer_io10_in:76,dev_board0_timer_io11_in:76,dev_board0_timer_io1_in:[34,48,62,76],dev_board0_timer_io2_in:[34,48,62,76],dev_board0_timer_io3_in:[34,48,62,76],dev_board0_timer_io4_in:[34,48,62,76],dev_board0_timer_io5_in:[34,48,62,76],dev_board0_timer_io6_in:[34,48,62,76],dev_board0_timer_io7_in:[34,48,62,76],dev_board0_timer_io8_in:76,dev_board0_timer_io9_in:76,dev_board0_trc_clk_in:[34,48,62,121,135,150,164],dev_board0_ufs0_ref_clk_in:[135,164],dev_board0_vout0_extpclkin_out:[34,48,62,150,164],dev_board0_vout0_pclk_in:[34,48,62,150,164],dev_board0_vout1_extpclkin_out:135,dev_board0_vout1_pclk_in:135,dev_board0_vout2_extpclkin_out:135,dev_board0_vout2_pclk_in:135,dev_board0_vpfe0_pclk_out:135,dev_board0_wkup_clkout0_in:[34,48,62],dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:62,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:[34,48,62],dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:62,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:62,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:62,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:62,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:62,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:62,dev_board0_wkup_clkout0_in_parent_wkup_clkout_sel_out0:[34,48],dev_board0_wkup_i2c0_scl_in:[121,135,150,164],dev_board0_wkup_i2c0_scl_out:[48,121,135,150,164],dev_board0_wkup_lf_clkin_out:121,dev_c66ss0_core0_gem_clk2_out_clk:135,dev_c66ss0_core0_gem_clkin_clk:135,dev_c66ss0_core0_gem_pbist_rom_clk:135,dev_c66ss0_core0_gem_trc_clk:135,dev_c66ss0_introuter0_intr_clk:135,dev_c66ss1_core0_gem_clk2_out_clk:135,dev_c66ss1_core0_gem_clkin_clk:135,dev_c66ss1_core0_gem_pbist_rom_clk:135,dev_c66ss1_core0_gem_trc_clk:135,dev_c66ss1_introuter0_intr_clk:135,dev_c71ss0_c7x_clk:135,dev_c71ss0_mma_mma_clk:135,dev_c71ss0_mma_pll_ctrl_clk:135,dev_c71ss0_pll_ctrl_clk:135,dev_c7x256v0_c7xv_core_0_c7xv_clk:34,dev_c7x256v0_clk_c7xv_clk:34,dev_c7x256v0_clk_c7xv_divh_clk4_obsclk_out_clk:34,dev_c7x256v0_clk_divh_clk2_soc_gclk:34,dev_c7x256v0_clk_divh_clk4_gclk:34,dev_c7x256v0_clk_divh_clk4_soc_gclk:34,dev_c7x256v0_clk_divp_clk1_gclk:34,dev_c7x256v0_clk_divp_clk1_soc_gclk:34,dev_c7x256v0_clk_pll_ctrl_clk:34,dev_c7x256v0_core0_divh_clk2_soc_gclk:34,dev_c7x256v0_core0_divh_clk4_gclk:34,dev_c7x256v0_core0_divh_clk4_soc_gclk:34,dev_c7x256v0_core0_divp_clk1_gclk:34,dev_c7x256v0_core0_divp_clk1_soc_gclk:34,dev_c7xv_rsws_bs_limiter6_clk_clk:34,dev_cal0_bus_clk:[90,105],dev_cal0_bus_cp_c_clk:[90,105],dev_cbass0_bus_main_sysclk0_2_clk:[90,105],dev_cbass0_bus_main_sysclk0_4_clk:[90,105],dev_cbass_debug0_bus_main_sysclk0_2_clk:[90,105],dev_cbass_debug0_bus_main_sysclk0_4_clk:[90,105],dev_cbass_fw0_bus_main_sysclk0_2_clk:[90,105],dev_cbass_fw0_bus_main_sysclk0_4_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_cbass_infra0_bus_main_sysclk0_2_clk:[90,105],dev_cbass_infra0_bus_main_sysclk0_4_clk:[90,105],dev_ccdebugss0_bus_atb0_clk:[90,105],dev_ccdebugss0_bus_atb1_clk:[90,105],dev_ccdebugss0_bus_cfg_clk:[90,105],dev_ccdebugss0_bus_dbg_clk:[90,105],dev_ccdebugss0_bus_sys_clk:[90,105],dev_clk_32k_rc_sel_dev_vd_clk:[34,48,62],dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:62,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[34,48],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[34,48,62],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,62],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3_dup0:[34,48],dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:62,dev_cmp_event_introuter0_intr_clk:[34,62,76],dev_cmpevent_intrtr0_bus_intr_clk:[90,105],dev_cmpevent_intrtr0_intr_clk:[121,135,150,164],dev_codec0_vpu_aclk_clk:[34,48,150,164],dev_codec0_vpu_bclk_clk:[34,48,150,164],dev_codec0_vpu_cclk_clk:[34,48,150,164],dev_codec0_vpu_pclk_clk:[34,48,150,164],dev_codec1_vpu_aclk_clk:164,dev_codec1_vpu_bclk_clk:164,dev_codec1_vpu_cclk_clk:164,dev_codec1_vpu_pclk_clk:164,dev_codec_rs_bw_limiter2_clk_clk:[34,48],dev_codec_ws_bw_limiter3_clk_clk:[34,48],dev_compute_cluster0_c71ss0_0_c7x_clk:150,dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:150,dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:150,dev_compute_cluster0_c71ss0_c7x_clk:164,dev_compute_cluster0_c71ss0_c7x_divh_clk4_obsclk_out_clk:164,dev_compute_cluster0_c71ss0_core0_c7x_clk:164,dev_compute_cluster0_c71ss0_core0_pll_ctrl_clk_clk:164,dev_compute_cluster0_c71ss1_0_c7x_clk:150,dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:150,dev_compute_cluster0_c71ss1_c7x_clk:164,dev_compute_cluster0_c71ss1_core0_c7x_clk:164,dev_compute_cluster0_c71ss1_core0_pll_ctrl_clk_clk:164,dev_compute_cluster0_c71ss2_c7x_clk:164,dev_compute_cluster0_c71ss2_core0_c7x_clk:164,dev_compute_cluster0_c71ss3_c7x_clk:164,dev_compute_cluster0_c71ss3_core0_c7x_clk:164,dev_compute_cluster0_cfg_wrap_clk4_clk:135,dev_compute_cluster0_clec_clk1_clk:[135,150],dev_compute_cluster0_clec_clk4_clk:135,dev_compute_cluster0_core_core_clk1_clk:[135,150],dev_compute_cluster0_core_core_psil_leaf_clk:[135,150,164],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:121,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:135,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:135,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:121,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:[150,164],dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:[150,164],dev_compute_cluster0_debug_wrap_clk1_clk_clk:135,dev_compute_cluster0_debug_wrap_clk2_clk_clk:135,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:135,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:150,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:135,dev_compute_cluster0_gic500ss_vclk_clk:[135,150,164],dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:150,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:150,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:135,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[121,135],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:135,dev_compute_cluster0_tb_soc_gic_clk:121,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:121,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:121,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:121,dev_compute_cluster_a53_0_bus_arm0_clk:[90,105],dev_compute_cluster_a53_1_bus_arm0_clk:[90,105],dev_compute_cluster_a53_2_bus_arm1_clk:[90,105],dev_compute_cluster_a53_3_bus_arm1_clk:[90,105],dev_compute_cluster_cpac0_bus_arm0_clk:90,dev_compute_cluster_cpac1_bus_arm1_clk:90,dev_compute_cluster_msmc0_bus_msmc_clk:[90,105],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:90,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:90,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:90,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:90,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:105,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:105,dev_cpsw0_cppi_clk_clk:[34,48,62,76,121,135],dev_cpsw0_cpts_genf0:[34,48,62,76,121,135],dev_cpsw0_cpts_genf1:[34,48,62,76],dev_cpsw0_cpts_rft_clk:[34,48,62,76,121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[34,48,62,76],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[34,48,62,76,121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[76,121,135],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[34,48,62,76],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[34,48,62,76],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[34,48,62],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[34,62],dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:76,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_cpsw0_gmii1_mr_clk:[34,48,62,76,121,135],dev_cpsw0_gmii1_mt_clk:[34,48,62,76,121,135],dev_cpsw0_gmii2_mr_clk:[34,48,62,76,121,135],dev_cpsw0_gmii2_mt_clk:[34,48,62,76,121,135],dev_cpsw0_gmii3_mr_clk:[121,135],dev_cpsw0_gmii3_mt_clk:[121,135],dev_cpsw0_gmii4_mr_clk:[121,135],dev_cpsw0_gmii4_mt_clk:[121,135],dev_cpsw0_gmii5_mr_clk:135,dev_cpsw0_gmii5_mt_clk:135,dev_cpsw0_gmii6_mr_clk:135,dev_cpsw0_gmii6_mt_clk:135,dev_cpsw0_gmii7_mr_clk:135,dev_cpsw0_gmii7_mt_clk:135,dev_cpsw0_gmii8_mr_clk:135,dev_cpsw0_gmii8_mt_clk:135,dev_cpsw0_gmii_rft_clk:[34,48,62,76,121,135],dev_cpsw0_mdio_mdclk_o:[34,48,62,121,135],dev_cpsw0_pre_rgmii1_tclk:121,dev_cpsw0_pre_rgmii2_tclk:121,dev_cpsw0_pre_rgmii3_tclk:121,dev_cpsw0_pre_rgmii4_tclk:121,dev_cpsw0_rgmii1_rxc_i:[34,62,76,121],dev_cpsw0_rgmii1_txc_i:[34,62,76],dev_cpsw0_rgmii1_txc_o:[34,62,76],dev_cpsw0_rgmii2_rxc_i:[34,62,76,121],dev_cpsw0_rgmii2_txc_i:[34,62,76],dev_cpsw0_rgmii2_txc_o:[34,62,76],dev_cpsw0_rgmii3_rxc_i:121,dev_cpsw0_rgmii4_rxc_i:121,dev_cpsw0_rgmii_mhz_250_clk:[34,48,62,76,121,135],dev_cpsw0_rgmii_mhz_50_clk:[34,48,62,76,121,135],dev_cpsw0_rgmii_mhz_5_clk:[34,48,62,76,121,135],dev_cpsw0_rmii1_mhz_50_clk:[34,48,62],dev_cpsw0_rmii2_mhz_50_clk:[34,48,62],dev_cpsw0_rmii_mhz_50_clk:[76,121,135],dev_cpsw0_serdes1_refclk:[121,135],dev_cpsw0_serdes1_rxclk:[121,135],dev_cpsw0_serdes1_rxfclk:[121,135],dev_cpsw0_serdes1_txclk:[121,135],dev_cpsw0_serdes1_txfclk:[121,135],dev_cpsw0_serdes1_txmclk:[121,135],dev_cpsw0_serdes2_refclk:[121,135],dev_cpsw0_serdes2_rxclk:[121,135],dev_cpsw0_serdes2_rxfclk:[121,135],dev_cpsw0_serdes2_txclk:[121,135],dev_cpsw0_serdes2_txfclk:[121,135],dev_cpsw0_serdes2_txmclk:[121,135],dev_cpsw0_serdes3_refclk:[121,135],dev_cpsw0_serdes3_rxclk:[121,135],dev_cpsw0_serdes3_rxfclk:[121,135],dev_cpsw0_serdes3_txclk:[121,135],dev_cpsw0_serdes3_txfclk:[121,135],dev_cpsw0_serdes3_txmclk:[121,135],dev_cpsw0_serdes4_refclk:[121,135],dev_cpsw0_serdes4_rxclk:[121,135],dev_cpsw0_serdes4_rxfclk:[121,135],dev_cpsw0_serdes4_txclk:[121,135],dev_cpsw0_serdes4_txfclk:[121,135],dev_cpsw0_serdes4_txmclk:[121,135],dev_cpsw0_serdes5_refclk:135,dev_cpsw0_serdes5_rxclk:135,dev_cpsw0_serdes5_rxfclk:135,dev_cpsw0_serdes5_txclk:135,dev_cpsw0_serdes5_txfclk:135,dev_cpsw0_serdes5_txmclk:135,dev_cpsw0_serdes6_refclk:135,dev_cpsw0_serdes6_rxclk:135,dev_cpsw0_serdes6_rxfclk:135,dev_cpsw0_serdes6_txclk:135,dev_cpsw0_serdes6_txfclk:135,dev_cpsw0_serdes6_txmclk:135,dev_cpsw0_serdes7_refclk:135,dev_cpsw0_serdes7_rxclk:135,dev_cpsw0_serdes7_rxfclk:135,dev_cpsw0_serdes7_txclk:135,dev_cpsw0_serdes7_txfclk:135,dev_cpsw0_serdes7_txmclk:135,dev_cpsw0_serdes8_refclk:135,dev_cpsw0_serdes8_rxclk:135,dev_cpsw0_serdes8_rxfclk:135,dev_cpsw0_serdes8_txclk:135,dev_cpsw0_serdes8_txfclk:135,dev_cpsw0_serdes8_txmclk:135,dev_cpsw1_cppi_clk_clk:[150,164],dev_cpsw1_cpts_genf0:[150,164],dev_cpsw1_cpts_rft_clk:[150,164],dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[150,164],dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:[150,164],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[150,164],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[150,164],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[150,164],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[150,164],dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[150,164],dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[150,164],dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_cpsw1_gmii1_mr_clk:[150,164],dev_cpsw1_gmii1_mt_clk:[150,164],dev_cpsw1_gmii_rft_clk:[150,164],dev_cpsw1_mdio_mdclk_o:[150,164],dev_cpsw1_rgmii1_rxc_i:[150,164],dev_cpsw1_rgmii1_txc_o:[150,164],dev_cpsw1_rgmii_mhz_250_clk:[150,164],dev_cpsw1_rgmii_mhz_50_clk:[150,164],dev_cpsw1_rgmii_mhz_5_clk:[150,164],dev_cpsw1_rmii_mhz_50_clk:[150,164],dev_cpsw_9xuss_j7am0_cppi_clk_clk:164,dev_cpsw_9xuss_j7am0_cpts_genf0:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_ext_refclk1_out:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_cpsw_9xuss_j7am0_gmii1_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii1_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii2_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii2_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii3_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii3_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii4_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii4_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii5_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii5_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii6_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii6_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii7_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii7_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii8_mr_clk:164,dev_cpsw_9xuss_j7am0_gmii8_mt_clk:164,dev_cpsw_9xuss_j7am0_gmii_rft_clk:164,dev_cpsw_9xuss_j7am0_mdio_mdclk_o:164,dev_cpsw_9xuss_j7am0_rgmii_mhz_250_clk:164,dev_cpsw_9xuss_j7am0_rgmii_mhz_50_clk:164,dev_cpsw_9xuss_j7am0_rgmii_mhz_5_clk:164,dev_cpsw_9xuss_j7am0_rmii_mhz_50_clk:164,dev_cpsw_9xuss_j7am0_serdes1_refclk:164,dev_cpsw_9xuss_j7am0_serdes1_rxclk:164,dev_cpsw_9xuss_j7am0_serdes1_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes1_txclk:164,dev_cpsw_9xuss_j7am0_serdes1_txfclk:164,dev_cpsw_9xuss_j7am0_serdes1_txmclk:164,dev_cpsw_9xuss_j7am0_serdes2_refclk:164,dev_cpsw_9xuss_j7am0_serdes2_rxclk:164,dev_cpsw_9xuss_j7am0_serdes2_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes2_txclk:164,dev_cpsw_9xuss_j7am0_serdes2_txfclk:164,dev_cpsw_9xuss_j7am0_serdes2_txmclk:164,dev_cpsw_9xuss_j7am0_serdes3_refclk:164,dev_cpsw_9xuss_j7am0_serdes3_rxclk:164,dev_cpsw_9xuss_j7am0_serdes3_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes3_txclk:164,dev_cpsw_9xuss_j7am0_serdes3_txfclk:164,dev_cpsw_9xuss_j7am0_serdes3_txmclk:164,dev_cpsw_9xuss_j7am0_serdes4_refclk:164,dev_cpsw_9xuss_j7am0_serdes4_rxclk:164,dev_cpsw_9xuss_j7am0_serdes4_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes4_txclk:164,dev_cpsw_9xuss_j7am0_serdes4_txfclk:164,dev_cpsw_9xuss_j7am0_serdes4_txmclk:164,dev_cpsw_9xuss_j7am0_serdes5_refclk:164,dev_cpsw_9xuss_j7am0_serdes5_rxclk:164,dev_cpsw_9xuss_j7am0_serdes5_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes5_txclk:164,dev_cpsw_9xuss_j7am0_serdes5_txfclk:164,dev_cpsw_9xuss_j7am0_serdes5_txmclk:164,dev_cpsw_9xuss_j7am0_serdes6_refclk:164,dev_cpsw_9xuss_j7am0_serdes6_rxclk:164,dev_cpsw_9xuss_j7am0_serdes6_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes6_txclk:164,dev_cpsw_9xuss_j7am0_serdes6_txfclk:164,dev_cpsw_9xuss_j7am0_serdes6_txmclk:164,dev_cpsw_9xuss_j7am0_serdes7_refclk:164,dev_cpsw_9xuss_j7am0_serdes7_rxclk:164,dev_cpsw_9xuss_j7am0_serdes7_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes7_txclk:164,dev_cpsw_9xuss_j7am0_serdes7_txfclk:164,dev_cpsw_9xuss_j7am0_serdes7_txmclk:164,dev_cpsw_9xuss_j7am0_serdes8_refclk:164,dev_cpsw_9xuss_j7am0_serdes8_rxclk:164,dev_cpsw_9xuss_j7am0_serdes8_rxfclk:164,dev_cpsw_9xuss_j7am0_serdes8_txclk:164,dev_cpsw_9xuss_j7am0_serdes8_txfclk:164,dev_cpsw_9xuss_j7am0_serdes8_txmclk:164,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:121,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:121,dev_cpt2_aggr0_bus_vclk_clk:[90,105],dev_cpt2_aggr0_vclk_clk:[34,48,62,76,121,135,150,164],dev_cpt2_aggr1_vclk_clk:[34,48,62,121,135,150,164],dev_cpt2_aggr2_vclk_clk:[121,135,150,164],dev_cpt2_aggr3_vclk_clk:[121,150,164],dev_cpt2_aggr4_vclk_clk:[150,164],dev_cpt2_aggr5_vclk_clk:[150,164],dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[90,105],dev_cpts0_cpts_genf1:76,dev_cpts0_cpts_genf2:76,dev_cpts0_cpts_genf3:76,dev_cpts0_cpts_genf4:76,dev_cpts0_cpts_rft_clk:76,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:76,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:76,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:76,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:76,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:76,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:76,dev_cpts0_vbusp_clk:76,dev_csi_psilss0_main_clk:[135,150,164],dev_csi_rx_if0_main_clk_clk:[34,48,62,135,150,164],dev_csi_rx_if0_ppi_d_rx_ulps_esc:[150,164],dev_csi_rx_if0_ppi_rx_byte_clk:[34,48,62,135,150,164],dev_csi_rx_if0_vbus_clk_clk:[34,48,62,135,150,164],dev_csi_rx_if0_vp_clk_clk:[34,48,62,135,150,164],dev_csi_rx_if1_main_clk_clk:[135,150,164],dev_csi_rx_if1_ppi_d_rx_ulps_esc:[150,164],dev_csi_rx_if1_ppi_rx_byte_clk:[135,150,164],dev_csi_rx_if1_vbus_clk_clk:[135,150,164],dev_csi_rx_if1_vp_clk_clk:[135,150,164],dev_csi_rx_if2_main_clk_clk:164,dev_csi_rx_if2_ppi_d_rx_ulps_esc:164,dev_csi_rx_if2_ppi_rx_byte_clk:164,dev_csi_rx_if2_vbus_clk_clk:164,dev_csi_rx_if2_vp_clk_clk:164,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:[135,164],dev_csi_tx_if0_esc_clk_clk:[135,164],dev_csi_tx_if0_main_clk_clk:[135,164],dev_csi_tx_if0_vbus_clk_clk:[135,164],dev_csi_tx_if1_dphy_txbyteclkhs_cl_clk:164,dev_csi_tx_if1_esc_clk_clk:164,dev_csi_tx_if1_main_clk_clk:164,dev_csi_tx_if1_vbus_clk_clk:164,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if_v2_0_esc_clk_clk:150,dev_csi_tx_if_v2_0_main_clk_clk:150,dev_csi_tx_if_v2_0_vbus_clk_clk:150,dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if_v2_1_esc_clk_clk:150,dev_csi_tx_if_v2_1_main_clk_clk:150,dev_csi_tx_if_v2_1_vbus_clk_clk:150,dev_ctrl_mmr0_bus_vbusp_clk:[90,105],dev_dbgsuspendrouter0_intr_clk:[34,48,62,76],dev_dcc0_bus_dcc_clksrc0_clk:[90,105],dev_dcc0_bus_dcc_clksrc1_clk:[90,105],dev_dcc0_bus_dcc_clksrc2_clk:[90,105],dev_dcc0_bus_dcc_clksrc3_clk:[90,105],dev_dcc0_bus_dcc_clksrc4_clk:[90,105],dev_dcc0_bus_dcc_clksrc5_clk:[90,105],dev_dcc0_bus_dcc_clksrc6_clk:[90,105],dev_dcc0_bus_dcc_input00_clk:[90,105],dev_dcc0_bus_dcc_input01_clk:[90,105],dev_dcc0_bus_dcc_input02_clk:[90,105],dev_dcc0_bus_dcc_input10_clk:[90,105],dev_dcc0_bus_vbus_clk:[90,105],dev_dcc0_dcc_clksrc0_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc1_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc2_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc3_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc4_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc5_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc6_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_clksrc7_clk:[34,48,62,76,135,150,164],dev_dcc0_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_dcc0_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_dcc0_vbus_clk:[34,48,62,76,121,135,150,164],dev_dcc10_dcc_clksrc0_clk:135,dev_dcc10_dcc_clksrc1_clk:135,dev_dcc10_dcc_clksrc2_clk:135,dev_dcc10_dcc_clksrc3_clk:135,dev_dcc10_dcc_clksrc4_clk:135,dev_dcc10_dcc_clksrc5_clk:135,dev_dcc10_dcc_clksrc6_clk:135,dev_dcc10_dcc_clksrc7_clk:135,dev_dcc10_dcc_input00_clk:135,dev_dcc10_dcc_input01_clk:135,dev_dcc10_dcc_input02_clk:135,dev_dcc10_dcc_input10_clk:135,dev_dcc10_vbus_clk:135,dev_dcc11_dcc_clksrc0_clk:135,dev_dcc11_dcc_clksrc1_clk:135,dev_dcc11_dcc_clksrc2_clk:135,dev_dcc11_dcc_clksrc3_clk:135,dev_dcc11_dcc_clksrc4_clk:135,dev_dcc11_dcc_clksrc5_clk:135,dev_dcc11_dcc_clksrc6_clk:135,dev_dcc11_dcc_clksrc7_clk:135,dev_dcc11_dcc_input00_clk:135,dev_dcc11_dcc_input01_clk:135,dev_dcc11_dcc_input02_clk:135,dev_dcc11_dcc_input10_clk:135,dev_dcc11_vbus_clk:135,dev_dcc12_dcc_clksrc0_clk:135,dev_dcc12_dcc_clksrc1_clk:135,dev_dcc12_dcc_clksrc2_clk:135,dev_dcc12_dcc_clksrc3_clk:135,dev_dcc12_dcc_clksrc4_clk:135,dev_dcc12_dcc_clksrc5_clk:135,dev_dcc12_dcc_clksrc6_clk:135,dev_dcc12_dcc_clksrc7_clk:135,dev_dcc12_dcc_input00_clk:135,dev_dcc12_dcc_input01_clk:135,dev_dcc12_dcc_input02_clk:135,dev_dcc12_dcc_input10_clk:135,dev_dcc12_vbus_clk:135,dev_dcc1_bus_dcc_clksrc0_clk:[90,105],dev_dcc1_bus_dcc_clksrc1_clk:[90,105],dev_dcc1_bus_dcc_clksrc2_clk:[90,105],dev_dcc1_bus_dcc_clksrc3_clk:[90,105],dev_dcc1_bus_dcc_clksrc4_clk:[90,105],dev_dcc1_bus_dcc_clksrc5_clk:[90,105],dev_dcc1_bus_dcc_clksrc6_clk:[90,105],dev_dcc1_bus_dcc_clksrc7_clk:[90,105],dev_dcc1_bus_dcc_input00_clk:[90,105],dev_dcc1_bus_dcc_input01_clk:[90,105],dev_dcc1_bus_dcc_input02_clk:[90,105],dev_dcc1_bus_dcc_input10_clk:[90,105],dev_dcc1_bus_vbus_clk:[90,105],dev_dcc1_dcc_clksrc0_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc1_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc2_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc3_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc4_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc5_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc6_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_clksrc7_clk:[34,48,62,76,135,150,164],dev_dcc1_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_dcc1_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_dcc1_vbus_clk:[34,48,62,76,121,135,150,164],dev_dcc2_bus_dcc_clksrc0_clk:[90,105],dev_dcc2_bus_dcc_clksrc1_clk:[90,105],dev_dcc2_bus_dcc_clksrc2_clk:[90,105],dev_dcc2_bus_dcc_clksrc3_clk:[90,105],dev_dcc2_bus_dcc_clksrc4_clk:[90,105],dev_dcc2_bus_dcc_clksrc5_clk:[90,105],dev_dcc2_bus_dcc_clksrc6_clk:[90,105],dev_dcc2_bus_dcc_clksrc7_clk:[90,105],dev_dcc2_bus_dcc_input00_clk:[90,105],dev_dcc2_bus_dcc_input01_clk:[90,105],dev_dcc2_bus_dcc_input02_clk:[90,105],dev_dcc2_bus_dcc_input10_clk:[90,105],dev_dcc2_bus_vbus_clk:[90,105],dev_dcc2_dcc_clksrc0_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_clksrc1_clk:[34,48,62,76,135,150,164],dev_dcc2_dcc_clksrc2_clk:[34,48,62,76,121,135],dev_dcc2_dcc_clksrc3_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_clksrc4_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_clksrc5_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_clksrc6_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_clksrc7_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_dcc2_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_dcc2_vbus_clk:[34,48,62,76,121,135,150,164],dev_dcc3_bus_dcc_clksrc0_clk:[90,105],dev_dcc3_bus_dcc_clksrc1_clk:[90,105],dev_dcc3_bus_dcc_clksrc2_clk:[90,105],dev_dcc3_bus_dcc_clksrc3_clk:[90,105],dev_dcc3_bus_dcc_clksrc4_clk:[90,105],dev_dcc3_bus_dcc_clksrc5_clk:[90,105],dev_dcc3_bus_dcc_clksrc7_clk:[90,105],dev_dcc3_bus_dcc_input00_clk:[90,105],dev_dcc3_bus_dcc_input01_clk:[90,105],dev_dcc3_bus_dcc_input02_clk:[90,105],dev_dcc3_bus_dcc_input10_clk:[90,105],dev_dcc3_bus_vbus_clk:[90,105],dev_dcc3_dcc_clksrc0_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_clksrc1_clk:[34,48,62,76,135,150,164],dev_dcc3_dcc_clksrc2_clk:[34,76,121,135,150,164],dev_dcc3_dcc_clksrc3_clk:[34,48,62,76,121,135,164],dev_dcc3_dcc_clksrc4_clk:[34,48,62,76,121,135],dev_dcc3_dcc_clksrc5_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_clksrc6_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_clksrc7_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_dcc3_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_dcc3_vbus_clk:[34,48,62,76,121,135,150,164],dev_dcc4_bus_dcc_clksrc0_clk:[90,105],dev_dcc4_bus_dcc_clksrc2_clk:[90,105],dev_dcc4_bus_dcc_clksrc3_clk:[90,105],dev_dcc4_bus_dcc_clksrc4_clk:[90,105],dev_dcc4_bus_dcc_clksrc5_clk:[90,105],dev_dcc4_bus_dcc_clksrc6_clk:[90,105],dev_dcc4_bus_dcc_clksrc7_clk:[90,105],dev_dcc4_bus_dcc_input00_clk:[90,105],dev_dcc4_bus_dcc_input01_clk:[90,105],dev_dcc4_bus_dcc_input02_clk:[90,105],dev_dcc4_bus_dcc_input10_clk:[90,105],dev_dcc4_bus_vbus_clk:[90,105],dev_dcc4_dcc_clksrc0_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:76,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:76,dev_dcc4_dcc_clksrc1_clk:[34,48,62,76,121,135,164],dev_dcc4_dcc_clksrc2_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_clksrc3_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_clksrc4_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_clksrc5_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_clksrc6_clk:[34,48,62,76,121,135,164],dev_dcc4_dcc_clksrc7_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_dcc4_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_dcc4_vbus_clk:[34,48,62,76,121,135,150,164],dev_dcc5_bus_dcc_clksrc0_clk:[90,105],dev_dcc5_bus_dcc_clksrc1_clk:[90,105],dev_dcc5_bus_dcc_clksrc2_clk:[90,105],dev_dcc5_bus_dcc_clksrc3_clk:[90,105],dev_dcc5_bus_dcc_clksrc4_clk:[90,105],dev_dcc5_bus_dcc_clksrc5_clk:[90,105],dev_dcc5_bus_dcc_clksrc6_clk:[90,105],dev_dcc5_bus_dcc_clksrc7_clk:[90,105],dev_dcc5_bus_dcc_input00_clk:[90,105],dev_dcc5_bus_dcc_input01_clk:[90,105],dev_dcc5_bus_dcc_input02_clk:[90,105],dev_dcc5_bus_dcc_input10_clk:[90,105],dev_dcc5_bus_vbus_clk:[90,105],dev_dcc5_dcc_clksrc0_clk:[34,48,62,76,121,135],dev_dcc5_dcc_clksrc1_clk:[62,76,121,135,150,164],dev_dcc5_dcc_clksrc2_clk:[34,48,62,76,135,150,164],dev_dcc5_dcc_clksrc3_clk:[34,48,62,76,135,150,164],dev_dcc5_dcc_clksrc4_clk:[34,48,62,76,121,135,150,164],dev_dcc5_dcc_clksrc5_clk:[34,48,62,76,135],dev_dcc5_dcc_clksrc6_clk:[34,48,62,76,121,135,150,164],dev_dcc5_dcc_clksrc7_clk:[34,48,62,76,135,150,164],dev_dcc5_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_dcc5_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_dcc5_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_dcc5_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_dcc5_vbus_clk:[34,48,62,76,121,135,150,164],dev_dcc6_bus_dcc_clksrc0_clk:[90,105],dev_dcc6_bus_dcc_clksrc1_clk:[90,105],dev_dcc6_bus_dcc_clksrc2_clk:[90,105],dev_dcc6_bus_dcc_clksrc3_clk:[90,105],dev_dcc6_bus_dcc_clksrc4_clk:[90,105],dev_dcc6_bus_dcc_clksrc5_clk:[90,105],dev_dcc6_bus_dcc_clksrc6_clk:[90,105],dev_dcc6_bus_dcc_clksrc7_clk:[90,105],dev_dcc6_bus_dcc_input00_clk:[90,105],dev_dcc6_bus_dcc_input01_clk:[90,105],dev_dcc6_bus_dcc_input02_clk:[90,105],dev_dcc6_bus_dcc_input10_clk:[90,105],dev_dcc6_bus_vbus_clk:[90,105],dev_dcc6_dcc_clksrc0_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc1_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc2_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc3_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc4_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc5_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc6_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_clksrc7_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_input00_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_input01_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_input02_clk:[34,48,62,121,135,150,164],dev_dcc6_dcc_input10_clk:[34,48,62,121,135,150,164],dev_dcc6_vbus_clk:[34,48,62,121,135,150,164],dev_dcc7_bus_dcc_clksrc0_clk:[90,105],dev_dcc7_bus_dcc_clksrc1_clk:[90,105],dev_dcc7_bus_dcc_clksrc2_clk:[90,105],dev_dcc7_bus_dcc_clksrc3_clk:[90,105],dev_dcc7_bus_dcc_clksrc4_clk:[90,105],dev_dcc7_bus_dcc_clksrc5_clk:[90,105],dev_dcc7_bus_dcc_clksrc6_clk:[90,105],dev_dcc7_bus_dcc_clksrc7_clk:[90,105],dev_dcc7_bus_dcc_input00_clk:[90,105],dev_dcc7_bus_dcc_input01_clk:[90,105],dev_dcc7_bus_dcc_input02_clk:[90,105],dev_dcc7_bus_dcc_input10_clk:[90,105],dev_dcc7_bus_vbus_clk:[90,105],dev_dcc7_dcc_clksrc0_clk:[48,135,150,164],dev_dcc7_dcc_clksrc1_clk:[48,135,150,164],dev_dcc7_dcc_clksrc2_clk:[48,135,150,164],dev_dcc7_dcc_clksrc3_clk:135,dev_dcc7_dcc_clksrc4_clk:135,dev_dcc7_dcc_clksrc5_clk:[48,135,150,164],dev_dcc7_dcc_clksrc6_clk:[48,135,150,164],dev_dcc7_dcc_clksrc7_clk:[48,135,150,164],dev_dcc7_dcc_input00_clk:[48,135,150,164],dev_dcc7_dcc_input01_clk:[48,135,150,164],dev_dcc7_dcc_input02_clk:[48,135,150,164],dev_dcc7_dcc_input10_clk:[48,135,150,164],dev_dcc7_vbus_clk:[48,135,150,164],dev_dcc8_dcc_clksrc0_clk:[48,135,150,164],dev_dcc8_dcc_clksrc1_clk:[48,135,150,164],dev_dcc8_dcc_clksrc2_clk:[135,150,164],dev_dcc8_dcc_clksrc3_clk:[135,150,164],dev_dcc8_dcc_clksrc4_clk:[135,150,164],dev_dcc8_dcc_clksrc5_clk:[135,164],dev_dcc8_dcc_clksrc6_clk:[135,150,164],dev_dcc8_dcc_clksrc7_clk:[135,150,164],dev_dcc8_dcc_input00_clk:[48,135,150,164],dev_dcc8_dcc_input01_clk:[48,135,150,164],dev_dcc8_dcc_input02_clk:[48,135,150,164],dev_dcc8_dcc_input10_clk:[48,135,150,164],dev_dcc8_vbus_clk:[48,135,150,164],dev_dcc9_dcc_clksrc0_clk:[135,150,164],dev_dcc9_dcc_clksrc1_clk:[135,150,164],dev_dcc9_dcc_clksrc2_clk:[135,150,164],dev_dcc9_dcc_clksrc3_clk:[135,150,164],dev_dcc9_dcc_clksrc4_clk:[135,150,164],dev_dcc9_dcc_clksrc5_clk:[135,150,164],dev_dcc9_dcc_clksrc6_clk:[135,150,164],dev_dcc9_dcc_clksrc7_clk:135,dev_dcc9_dcc_input00_clk:[135,150,164],dev_dcc9_dcc_input01_clk:[135,150,164],dev_dcc9_dcc_input02_clk:[135,150,164],dev_dcc9_dcc_input10_clk:[135,150,164],dev_dcc9_vbus_clk:[135,150,164],dev_ddpa0_ddpa_clk:[34,48,62,76],dev_ddr0_ddrss_cfg_clk:[135,150,164],dev_ddr0_ddrss_ddr_pll_clk:[121,135,150,164],dev_ddr0_ddrss_io_ck:135,dev_ddr0_ddrss_io_ck_n:135,dev_ddr0_ddrss_vbus_clk:[135,150,164],dev_ddr0_pll_ctrl_clk:[121,135,150,164],dev_ddr16ss0_ddrss_ddr_pll_clk:[62,76],dev_ddr16ss0_ddrss_tck:62,dev_ddr16ss0_pll_ctrl_clk:[62,76],dev_ddr1_ddrss_cfg_clk:[150,164],dev_ddr1_ddrss_ddr_pll_clk:[150,164],dev_ddr1_ddrss_vbus_clk:[150,164],dev_ddr1_pll_ctrl_clk:[150,164],dev_ddr2_ddrss_cfg_clk:164,dev_ddr2_ddrss_ddr_pll_clk:164,dev_ddr2_ddrss_vbus_clk:164,dev_ddr2_pll_ctrl_clk:164,dev_ddr32ss0_ddr_pll_divh_clk4_obsclk_out_clk:[34,48],dev_ddr32ss0_ddrss_ddr_pll_clk:[34,48],dev_ddr32ss0_ddrss_tck:[34,48],dev_ddr32ss0_pll_ctrl_clk:[34,48],dev_ddr3_ddrss_cfg_clk:164,dev_ddr3_ddrss_ddr_pll_clk:164,dev_ddr3_ddrss_vbus_clk:164,dev_ddr3_pll_ctrl_clk:164,dev_ddrss0_bus_ddrss_byp_4x_clk:[90,105],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_cfg_clk:[90,105],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_tclk:[90,105],dev_ddrss0_bus_ddrss_vbus_clk:[90,105],dev_debugss0_bus_atb0_clk:[90,105],dev_debugss0_bus_atb1_clk:[90,105],dev_debugss0_bus_atb2_clk:[90,105],dev_debugss0_bus_atb3_clk:[90,105],dev_debugss0_bus_atb4_clk:[90,105],dev_debugss0_bus_atb5_clk:[90,105],dev_debugss0_bus_cfg_clk:[90,105],dev_debugss0_bus_dbg_clk:[90,105],dev_debugss0_bus_sys_clk:[90,105],dev_debugss0_cfg_clk:[34,48,62],dev_debugss0_dbg_clk:[34,48,62],dev_debugss0_sys_clk:[34,48,62],dev_debugss_wrap0_atb_clk:[34,48,62,76,121,135,150,164],dev_debugss_wrap0_bus_atb_clk:[90,105],dev_debugss_wrap0_bus_core_clk:[90,105],dev_debugss_wrap0_bus_jtag_tck:[90,105],dev_debugss_wrap0_bus_trexpt_clk:[90,105],dev_debugss_wrap0_core_clk:[34,48,62,76,121,135,150,164],dev_debugss_wrap0_cstpiu_traceclk:[34,48,62,121,135,150,164],dev_debugss_wrap0_jtag_tck:[34,48,62,76,121,135,150,164],dev_debugss_wrap0_p1500_wrck:[34,48],dev_debugss_wrap0_trexpt_clk:[34,48,62,76,121,135,150,164],dev_debugsuspendrtr0_bus_intr_clk:[90,105],dev_debugsuspendrtr0_intr_clk:[150,164],dev_decoder0_sys_clk:135,dev_dftss0_bus_vbusp_clk_clk:[90,105],dev_dmass0_bcdma_0_clk:[34,48,62,76],dev_dmass0_cbass_0_clk:[34,48,62,76],dev_dmass0_intaggr_0_clk:[34,48,62,76],dev_dmass0_ipcss_0_clk:[34,48,62,76],dev_dmass0_pktdma_0_clk:[34,48,62,76],dev_dmass0_ringacc_0_clk:[34,48,62,76],dev_dmass1_bcdma_0_clk:[34,48],dev_dmass1_intaggr_0_clk:[34,48],dev_dmpac0_clk:[135,150,164],dev_dmpac0_pll_dco_clk:135,dev_dmpac0_sde_0_clk:[135,150,164],dev_dmpac0_utc_0_psil_leaf_clk:[150,164],dev_dmpac_vpac_psilss0_main_clk:[150,164],dev_dphy_rx0_io_rx_cl_l_m:[34,48,62,150,164],dev_dphy_rx0_io_rx_cl_l_p:[34,48,62,150,164],dev_dphy_rx0_jtag_tck:[34,48,62,150,164],dev_dphy_rx0_main_clk_clk:[34,48,62,135,150,164],dev_dphy_rx0_ppi_d_rx_ulps_esc:[150,164],dev_dphy_rx0_ppi_rx_byte_clk:[34,48,62,135,150,164],dev_dphy_rx1_io_rx_cl_l_m:[150,164],dev_dphy_rx1_io_rx_cl_l_p:[150,164],dev_dphy_rx1_jtag_tck:[150,164],dev_dphy_rx1_main_clk_clk:[135,150,164],dev_dphy_rx1_ppi_d_rx_ulps_esc:[150,164],dev_dphy_rx1_ppi_rx_byte_clk:[135,150,164],dev_dphy_rx2_io_rx_cl_l_m:164,dev_dphy_rx2_io_rx_cl_l_p:164,dev_dphy_rx2_jtag_tck:164,dev_dphy_rx2_main_clk_clk:164,dev_dphy_rx2_ppi_d_rx_ulps_esc:164,dev_dphy_rx2_ppi_rx_byte_clk:164,dev_dphy_tx0_ck_m:[135,150,164],dev_dphy_tx0_ck_p:[135,150,164],dev_dphy_tx0_clk:[48,135,150,164],dev_dphy_tx0_dphy_ref_clk:[48,135,150,164],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[135,150,164],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[48,135,150,164],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[135,150,164],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,150,164],dev_dphy_tx0_dphy_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:48,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[48,135,150,164],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[48,135,150,164],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[48,135,150,164],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:[48,150,164],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[135,150,164],dev_dphy_tx0_ip3_ppi_m_txclkesc_clk:48,dev_dphy_tx0_ip4_ppi_m_txclkesc_clk:48,dev_dphy_tx0_psm_clk:[48,135,150,164],dev_dphy_tx0_tap_tck:[48,150,164],dev_dphy_tx1_ck_m:[150,164],dev_dphy_tx1_ck_p:[150,164],dev_dphy_tx1_clk:[150,164],dev_dphy_tx1_dphy_ref_clk:[150,164],dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[150,164],dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[150,164],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[150,164],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[150,164],dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:[150,164],dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:[150,164],dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:[150,164],dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:[150,164],dev_dphy_tx1_psm_clk:[150,164],dev_dphy_tx1_tap_tck:[150,164],dev_dpi0_out_sel_dev_vd_clk:48,dev_dpi0_out_sel_dev_vd_clk_parent_k3_dss_ul_main_0_dpi_1_out_clk:48,dev_dpi0_out_sel_dev_vd_clk_parent_k3_dss_ul_main_1_dpi_0_out_clk:48,dev_dpi0_out_sel_dev_vd_clk_parent_k3_dss_ul_main_1_dpi_1_out_clk:48,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:90,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:105,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:90,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:105,dev_dss0_bus_dpi_1_in_clk:[90,105],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[90,105],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:90,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:90,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:105,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:105,dev_dss0_bus_dpi_1_out_clk:[90,105],dev_dss0_bus_dss_func_clk:[90,105],dev_dss0_dpi0_ext_clksel:135,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:135,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:135,dev_dss0_dpi1_ext_clksel:135,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:135,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:135,dev_dss0_dpi_0_in_clk:[34,48,62],dev_dss0_dpi_1_in_clk:[34,48,62],dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[34,48,62],dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[34,48,62],dev_dss0_dpi_1_out_clk:[34,48,62],dev_dss0_dss_func_clk:[34,48,62,135,150,164],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[135,150,164],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[135,150,164],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,164],dev_dss0_dss_inst0_dpi_0_in_clk:[150,164],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[135,150,164],dev_dss0_dss_inst0_dpi_0_out_clk:[135,150,164],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[135,150,164],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,164],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[150,164],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:135,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,164],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,150,164],dev_dss0_dss_inst0_dpi_1_out_clk:[135,150,164],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[135,150,164],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,164],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,164],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,164],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:135,dev_dss0_dss_inst0_dpi_2_in_clk:[150,164],dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:[150,164],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[150,164],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,164],dev_dss0_dss_inst0_dpi_2_out_clk:[135,150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[135,150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:135,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[135,150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[135,150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:[150,164],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:135,dev_dss0_dss_inst0_dpi_3_out_clk:[135,150,164],dev_dss0_dss_inst0_para_1_out_clk:[150,164],dev_dss0_dss_inst0_para_3_out_clk:[150,164],dev_dss1_dpi0_pllsel_dev_vd_clk:48,dev_dss1_dpi0_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:48,dev_dss1_dpi0_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:48,dev_dss1_dpi1_pllsel_dev_vd_clk:48,dev_dss1_dpi1_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:48,dev_dss1_dpi1_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:48,dev_dss1_dpi_0_in_clk:48,dev_dss1_dpi_0_in_clk_parent_board_0_vout0_extpclkin_out:48,dev_dss1_dpi_0_in_clk_parent_main_dss1_dpi0__pllsel_out0:48,dev_dss1_dpi_0_out_clk:48,dev_dss1_dpi_1_in_clk:48,dev_dss1_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:48,dev_dss1_dpi_1_in_clk_parent_main_dss1_dpi1__pllsel_out0:48,dev_dss1_dpi_1_out_clk:48,dev_dss1_dss_func_clk:48,dev_dss_dsi0_dphy_0_rx_esc_clk:[48,135,150,164],dev_dss_dsi0_dphy_0_tx_esc_clk:[48,135,150,164],dev_dss_dsi0_dpi_0_clk:[48,135,150,164],dev_dss_dsi0_pll_ctrl_clk:[48,135,150,164],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[48,135,150,164],dev_dss_dsi0_sys_clk:[48,135,150,164],dev_dss_dsi1_dphy_0_rx_esc_clk:[150,164],dev_dss_dsi1_dphy_0_tx_esc_clk:[150,164],dev_dss_dsi1_dpi_0_clk:[150,164],dev_dss_dsi1_pll_ctrl_clk:[150,164],dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:[150,164],dev_dss_dsi1_sys_clk:[150,164],dev_dss_edp0_aif_i2s_clk:[135,150,164],dev_dss_edp0_dpi_2_2x_clk:[135,150,164],dev_dss_edp0_dpi_2_clk:[135,150,164],dev_dss_edp0_dpi_3_clk:[135,150,164],dev_dss_edp0_dpi_4_clk:[135,150,164],dev_dss_edp0_dpi_5_clk:[135,150,164],dev_dss_edp0_dptx_mod_clk:[135,150,164],dev_dss_edp0_phy_ln0_refclk:[135,150,164],dev_dss_edp0_phy_ln0_rxclk:[135,150,164],dev_dss_edp0_phy_ln0_rxfclk:[135,150,164],dev_dss_edp0_phy_ln0_txclk:[135,150,164],dev_dss_edp0_phy_ln0_txfclk:[135,150,164],dev_dss_edp0_phy_ln0_txmclk:[135,150,164],dev_dss_edp0_phy_ln1_refclk:[135,150,164],dev_dss_edp0_phy_ln1_rxclk:[135,150,164],dev_dss_edp0_phy_ln1_rxfclk:[135,150,164],dev_dss_edp0_phy_ln1_txclk:[135,150,164],dev_dss_edp0_phy_ln1_txfclk:[135,150,164],dev_dss_edp0_phy_ln1_txmclk:[135,150,164],dev_dss_edp0_phy_ln2_refclk:[135,150,164],dev_dss_edp0_phy_ln2_rxclk:[135,150,164],dev_dss_edp0_phy_ln2_rxfclk:[135,150,164],dev_dss_edp0_phy_ln2_txclk:[135,150,164],dev_dss_edp0_phy_ln2_txfclk:[135,150,164],dev_dss_edp0_phy_ln2_txmclk:[135,150,164],dev_dss_edp0_phy_ln3_refclk:[135,150,164],dev_dss_edp0_phy_ln3_rxclk:[135,150,164],dev_dss_edp0_phy_ln3_rxfclk:[135,150,164],dev_dss_edp0_phy_ln3_txclk:[135,150,164],dev_dss_edp0_phy_ln3_txfclk:[135,150,164],dev_dss_edp0_phy_ln3_txmclk:[135,150,164],dev_dss_edp0_pll_ctrl_clk:[135,150,164],dev_ecap0_bus_vbus_clk:[90,105],dev_ecap0_vbus_clk:[34,48,62,76,121,135,150,164],dev_ecap1_vbus_clk:[34,48,62,76,121,135,150,164],dev_ecap2_vbus_clk:[34,48,62,76,121,135,150,164],dev_ecc_aggr0_bus_aggr_clk:[90,105],dev_ecc_aggr1_bus_aggr_clk:[90,105],dev_ecc_aggr2_bus_aggr_clk:[90,105],dev_efuse0_bus_efc0_ctl_fclk:90,dev_efuse0_bus_efc1_ctl_fclk:90,dev_efuse0_bus_vbusp_pll_clk_clk:[90,105],dev_ehrpwm0_bus_vbusp_clk:[90,105],dev_ehrpwm0_vbusp_clk:[121,135],dev_ehrpwm1_bus_vbusp_clk:[90,105],dev_ehrpwm1_vbusp_clk:[121,135],dev_ehrpwm2_bus_vbusp_clk:[90,105],dev_ehrpwm2_vbusp_clk:[121,135],dev_ehrpwm3_bus_vbusp_clk:[90,105],dev_ehrpwm3_vbusp_clk:[121,135],dev_ehrpwm4_bus_vbusp_clk:[90,105],dev_ehrpwm4_vbusp_clk:[121,135],dev_ehrpwm5_bus_vbusp_clk:[90,105],dev_ehrpwm5_vbusp_clk:[121,135],dev_elm0_bus_vbusp_clk:[90,105],dev_elm0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_encoder0_sys_clk:135,dev_epwm0_vbusp_clk:[34,48,62,76,150,164],dev_epwm1_vbusp_clk:[34,48,62,76,150,164],dev_epwm2_vbusp_clk:[34,48,62,76,150,164],dev_epwm3_vbusp_clk:[76,150,164],dev_epwm4_vbusp_clk:[76,150,164],dev_epwm5_vbusp_clk:[76,150,164],dev_epwm6_vbusp_clk:76,dev_epwm7_vbusp_clk:76,dev_epwm8_vbusp_clk:76,dev_eqep0_bus_vbus_clk:[90,105],dev_eqep0_vbus_clk:[34,48,62,76,121,135,150,164],dev_eqep1_bus_vbus_clk:[90,105],dev_eqep1_vbus_clk:[34,48,62,76,121,135,150,164],dev_eqep2_bus_vbus_clk:[90,105],dev_eqep2_vbus_clk:[34,48,62,76,121,135,150,164],dev_esm0_bus_clk:[90,105],dev_esm0_clk:[34,48,62,76,121,135,150,164],dev_fsirx0_fsi_rx_ck:76,dev_fsirx0_fsi_rx_lpbk_ck:76,dev_fsirx0_fsi_rx_vbus_clk:76,dev_fsirx1_fsi_rx_ck:76,dev_fsirx1_fsi_rx_lpbk_ck:76,dev_fsirx1_fsi_rx_vbus_clk:76,dev_fsirx2_fsi_rx_ck:76,dev_fsirx2_fsi_rx_lpbk_ck:76,dev_fsirx2_fsi_rx_vbus_clk:76,dev_fsirx3_fsi_rx_ck:76,dev_fsirx3_fsi_rx_lpbk_ck:76,dev_fsirx3_fsi_rx_vbus_clk:76,dev_fsirx4_fsi_rx_ck:76,dev_fsirx4_fsi_rx_lpbk_ck:76,dev_fsirx4_fsi_rx_vbus_clk:76,dev_fsirx5_fsi_rx_ck:76,dev_fsirx5_fsi_rx_lpbk_ck:76,dev_fsirx5_fsi_rx_vbus_clk:76,dev_fsitx0_fsi_tx_ck:76,dev_fsitx0_fsi_tx_pll_clk:76,dev_fsitx0_fsi_tx_vbus_clk:76,dev_fsitx1_fsi_tx_ck:76,dev_fsitx1_fsi_tx_pll_clk:76,dev_fsitx1_fsi_tx_vbus_clk:76,dev_fss0_fsas_0_gclk:[34,48,62,76],dev_fss0_ospi_0_ospi_dqs_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_hclk_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_iclk_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[34,48,62,76],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[34,48,62,76],dev_fss0_ospi_0_ospi_oclk_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_pclk_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_rclk_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[34,48,62,76],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[34,48,62,76],dev_gic0_bus_vclk_clk:[90,105],dev_gicss0_vclk_clk:[34,48,62,76],dev_gpio0_bus_mmr_clk:[90,105],dev_gpio0_mmr_clk:[34,48,62,76,121,135,150,164],dev_gpio1_bus_mmr_clk:[90,105],dev_gpio1_mmr_clk:[34,48,62,76,135],dev_gpio2_mmr_clk:[121,135,150,164],dev_gpio3_mmr_clk:135,dev_gpio4_mmr_clk:[121,135,150,164],dev_gpio5_mmr_clk:135,dev_gpio6_mmr_clk:[121,135,150,164],dev_gpio7_mmr_clk:135,dev_gpiomux_intrtr0_bus_intr_clk:[90,105],dev_gpiomux_intrtr0_intr_clk:[121,135,150,164],dev_gpmc0_bus_func_clk:[90,105],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[90,105],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[90,105],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[90,105],dev_gpmc0_bus_pi_gpmc_ret_clk:[90,105],dev_gpmc0_bus_po_gpmc_dev_clk:[90,105],dev_gpmc0_bus_vbusp_clk:[90,105],dev_gpmc0_func_clk:[34,48,62,76,121,135,150,164],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[34,48,62,76,121,135,150,164],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[121,135,150,164],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[121,135,150,164],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[121,135,150,164],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[34,48,62,76],dev_gpmc0_pi_gpmc_ret_clk:[34,48,62,76,121,135,150,164],dev_gpmc0_po_gpmc_dev_clk:[34,48,62,76,121,135,150,164],dev_gpmc0_vbusm_clk:[34,48,62,76,150,164],dev_gpmc0_vbusp_clk:[121,135],dev_gpu0_bus_hyd_core_clk:[90,105],dev_gpu0_bus_mem_clk:[90,105],dev_gpu0_bus_sgx_core_clk:[90,105],dev_gpu0_bus_sys_clk:[90,105],dev_gpu0_gpu_0_gpu_pll_clk:135,dev_gpu0_gpu_clk:62,dev_gpu0_gpu_dcc_clk:48,dev_gpu0_gpu_pll_clk:48,dev_gpu0_pll_ctrl_clk:48,dev_gpu_rs_bw_limiter2_clk_clk:62,dev_gpu_rs_bw_limiter9_clk_clk:48,dev_gpu_ws_bw_limiter10_clk_clk:48,dev_gpu_ws_bw_limiter3_clk_clk:62,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[90,105],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[90,105],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[90,105],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[90,105],dev_gtc0_bus_vbusp_clk:[90,105],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_gtc0_gtc_clk:[76,121,135,150,164],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[76,121,135,150,164],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,164],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[76,121,135,150,164],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,164],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,164],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[76,121,135,150,164],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,164],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:76,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:76,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:76,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_gtc0_vbusp_clk:[76,121,135,150,164],dev_hsm0_dap_clk:[34,48,62],dev_i2c0_bus_clk:[90,105],dev_i2c0_bus_piscl:90,dev_i2c0_bus_pisys_clk:[90,105],dev_i2c0_clk:[34,48,62,76,121,135,150,164],dev_i2c0_piscl:[34,48,62,76,121,135,150,164],dev_i2c0_pisys_clk:[34,48,62,76,121,135,150,164],dev_i2c0_porscl:[34,48,62,76,121,135,150,164],dev_i2c1_bus_clk:[90,105],dev_i2c1_bus_piscl:90,dev_i2c1_bus_pisys_clk:[90,105],dev_i2c1_clk:[34,48,62,76,121,135,150,164],dev_i2c1_piscl:[34,48,62,76,121,135,150,164],dev_i2c1_pisys_clk:[34,48,62,76,121,135,150,164],dev_i2c1_porscl:[34,48,62,76,121,135,150,164],dev_i2c2_bus_clk:[90,105],dev_i2c2_bus_piscl:90,dev_i2c2_bus_pisys_clk:[90,105],dev_i2c2_clk:[34,48,62,76,121,135,150,164],dev_i2c2_piscl:[34,48,62,76,121,135,150,164],dev_i2c2_pisys_clk:[34,48,62,76,121,135,150,164],dev_i2c2_porscl:[34,48,62,76,121,135,150,164],dev_i2c3_bus_clk:[90,105],dev_i2c3_bus_piscl:90,dev_i2c3_bus_pisys_clk:[90,105],dev_i2c3_clk:[34,48,62,76,121,135,150,164],dev_i2c3_piscl:[34,48,62,76,121,135,150,164],dev_i2c3_pisys_clk:[34,48,62,76,121,135,150,164],dev_i2c3_porscl:[34,48,62,76,121,135,150,164],dev_i2c4_clk:[121,135,150,164],dev_i2c4_piscl:[121,135,150,164],dev_i2c4_pisys_clk:[121,135,150,164],dev_i2c4_porscl:[121,135,150,164],dev_i2c5_clk:[121,135,150,164],dev_i2c5_piscl:[121,135,150,164],dev_i2c5_pisys_clk:[121,135,150,164],dev_i2c5_porscl:[121,135,150,164],dev_i2c6_clk:[121,135,150,164],dev_i2c6_piscl:[121,135,150,164],dev_i2c6_pisys_clk:[121,135,150,164],dev_i2c6_porscl:[121,135,150,164],dev_i3c0_i3c_pclk_clk:[121,135],dev_i3c0_i3c_scl_di:[121,135],dev_i3c0_i3c_scl_do:[121,135],dev_i3c0_i3c_sclk_clk:[121,135],dev_icssm0_core_clk:62,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:62,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:62,dev_icssm0_iep_clk:62,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:62,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:62,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:62,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:62,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:62,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:62,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:62,dev_icssm0_uclk_clk:62,dev_icssm0_vclk_clk:62,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:[150,164],dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:[150,164],dev_j7am_32_64_atb_funnel0_dbg_clk:[150,164],dev_j7am_32_64_atb_funnel1_dbg_clk:[150,164],dev_j7am_32_64_atb_funnel2_dbg_clk:[150,164],dev_j7am_bolt_pgd0_wkup_osc0_clk:[150,164],dev_j7am_bolt_psc_wrap0_clk:164,dev_j7am_bolt_psc_wrap0_slow_clk:164,dev_j7am_hwa_atb_funnel0_dbg_clk:[150,164],dev_j7am_main_16ff0_wkup_osc0_clk:[150,164],dev_j7am_pulsar_atb_funnel0_dbg_clk:[150,164],dev_jpgenc0_core_clk:34,dev_jpgenc_rs_bw_limiter4_clk_clk:34,dev_jpgenc_ws_bw_limiter5_clk_clk:34,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[90,105],dev_led0_led_clk:[76,121,135,150,164],dev_led0_vbus_clk:[34,48,62,76,121,135,150,164],dev_main2mcu_lvl_intrtr0_bus_intr_clk:[90,105],dev_main2mcu_lvl_intrtr0_intr_clk:[135,150,164],dev_main2mcu_pls_intrtr0_bus_intr_clk:[90,105],dev_main2mcu_pls_intrtr0_intr_clk:[135,150,164],dev_main_gpiomux_introuter0_intr_clk:[34,48,62,76],dev_main_pll8_sel_extwave_vd_clk:[121,135,150,164],dev_main_pll8_sel_extwave_vd_clk_parent_hsdiv0_16fft_main_8_hsdivout0_clk:[121,135,150,164],dev_main_pll8_sel_extwave_vd_clk_parent_pllfrac2_ssmod_16fft_main_8_foutvcop_clk:135,dev_main_pll8_sel_extwave_vd_clk_parent_pllfracf2_ssmod_16fft_main_8_foutvcop_clk:[150,164],dev_main_pll8_sel_extwave_vd_clk_parent_pllfracf_ssmod_16fft_main_8_foutvcop_clk:121,dev_main_pll9_sel_extwave_vd_clk:164,dev_main_pll9_sel_extwave_vd_clk_parent_hsdiv0_16fft_main_9_hsdivout0_clk:164,dev_main_pll9_sel_extwave_vd_clk_parent_pllfracf2_ssmod_16fft_main_9_foutvcop_clk:164,dev_mcan0_mcanss_can_rxd:[150,164],dev_mcan0_mcanss_cclk_clk:[34,48,62,76,121,135,150,164],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[34,48,62,76],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:76,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[34,48,62,121,135,150,164],dev_mcan0_mcanss_hclk_clk:[34,48,62,76,121,135,150,164],dev_mcan10_mcanss_can_rxd:[150,164],dev_mcan10_mcanss_cclk_clk:[121,135,150,164],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan10_mcanss_hclk_clk:[121,135,150,164],dev_mcan11_mcanss_can_rxd:[150,164],dev_mcan11_mcanss_cclk_clk:[121,135,150,164],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan11_mcanss_hclk_clk:[121,135,150,164],dev_mcan12_mcanss_can_rxd:[150,164],dev_mcan12_mcanss_cclk_clk:[121,135,150,164],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan12_mcanss_hclk_clk:[121,135,150,164],dev_mcan13_mcanss_can_rxd:[150,164],dev_mcan13_mcanss_cclk_clk:[121,135,150,164],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan13_mcanss_hclk_clk:[121,135,150,164],dev_mcan14_mcanss_can_rxd:[150,164],dev_mcan14_mcanss_cclk_clk:[121,150,164],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,164],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,164],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,164],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,164],dev_mcan14_mcanss_hclk_clk:[121,150,164],dev_mcan15_mcanss_can_rxd:[150,164],dev_mcan15_mcanss_cclk_clk:[121,150,164],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,164],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,164],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,164],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,164],dev_mcan15_mcanss_hclk_clk:[121,150,164],dev_mcan16_mcanss_can_rxd:[150,164],dev_mcan16_mcanss_cclk_clk:[121,150,164],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,164],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,164],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,164],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,164],dev_mcan16_mcanss_hclk_clk:[121,150,164],dev_mcan17_mcanss_can_rxd:[150,164],dev_mcan17_mcanss_cclk_clk:[121,150,164],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,164],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,164],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,164],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,164],dev_mcan17_mcanss_hclk_clk:[121,150,164],dev_mcan1_mcanss_can_rxd:[150,164],dev_mcan1_mcanss_cclk_clk:[48,76,121,135,150,164],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[48,76],dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[48,76,121,135,150,164],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[48,76,121,135,150,164],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:76,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[48,121,135,150,164],dev_mcan1_mcanss_hclk_clk:[48,76,121,135,150,164],dev_mcan2_mcanss_can_rxd:[150,164],dev_mcan2_mcanss_cclk_clk:[121,135,150,164],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan2_mcanss_hclk_clk:[121,135,150,164],dev_mcan3_mcanss_can_rxd:[150,164],dev_mcan3_mcanss_cclk_clk:[121,135,150,164],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan3_mcanss_hclk_clk:[121,135,150,164],dev_mcan4_mcanss_can_rxd:[150,164],dev_mcan4_mcanss_cclk_clk:[121,135,150,164],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan4_mcanss_hclk_clk:[121,135,150,164],dev_mcan5_mcanss_can_rxd:[150,164],dev_mcan5_mcanss_cclk_clk:[121,135,150,164],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan5_mcanss_hclk_clk:[121,135,150,164],dev_mcan6_mcanss_can_rxd:[150,164],dev_mcan6_mcanss_cclk_clk:[121,135,150,164],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan6_mcanss_hclk_clk:[121,135,150,164],dev_mcan7_mcanss_can_rxd:[150,164],dev_mcan7_mcanss_cclk_clk:[121,135,150,164],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan7_mcanss_hclk_clk:[121,135,150,164],dev_mcan8_mcanss_can_rxd:[150,164],dev_mcan8_mcanss_cclk_clk:[121,135,150,164],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan8_mcanss_hclk_clk:[121,135,150,164],dev_mcan9_mcanss_can_rxd:[150,164],dev_mcan9_mcanss_cclk_clk:[121,135,150,164],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,164],dev_mcan9_mcanss_hclk_clk:[121,135,150,164],dev_mcasp0_aux_clk:[34,48,62,121,135,150,164],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,164],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,164],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[34,48,62],dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[34,48,62],dev_mcasp0_bus_aux_clk:[90,105],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:90,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:105,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcasp0_bus_mcasp_ahclkr_pin:90,dev_mcasp0_bus_mcasp_ahclkx_pin:90,dev_mcasp0_bus_vbusp_clk:[90,105],dev_mcasp0_mcasp_aclkr_pin:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_aclkr_pout:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_aclkx_pin:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_aclkx_pout:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_afsr_pin:48,dev_mcasp0_mcasp_afsr_pout:[34,48,62,150,164],dev_mcasp0_mcasp_afsx_pin:48,dev_mcasp0_mcasp_afsx_pout:[34,48,62,150,164],dev_mcasp0_mcasp_ahclkr_pin:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[34,48,62,121,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[34,48,62,121,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[34,48,62],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp0_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[34,48,62,121,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[34,48,62,121,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[34,48,62],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp0_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_mcasp0_vbusp_clk:[34,48,62,121,135,150,164],dev_mcasp10_aux_clk:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp10_mcasp_aclkr_pin:135,dev_mcasp10_mcasp_aclkr_pout:135,dev_mcasp10_mcasp_aclkx_pin:135,dev_mcasp10_mcasp_aclkx_pout:135,dev_mcasp10_mcasp_ahclkr_pin:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp10_mcasp_ahclkr_pout:135,dev_mcasp10_mcasp_ahclkx_pin:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp10_mcasp_ahclkx_pout:135,dev_mcasp10_vbusp_clk:135,dev_mcasp11_aux_clk:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp11_mcasp_aclkr_pin:135,dev_mcasp11_mcasp_aclkr_pout:135,dev_mcasp11_mcasp_aclkx_pin:135,dev_mcasp11_mcasp_aclkx_pout:135,dev_mcasp11_mcasp_ahclkr_pin:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp11_mcasp_ahclkr_pout:135,dev_mcasp11_mcasp_ahclkx_pin:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp11_mcasp_ahclkx_pout:135,dev_mcasp11_vbusp_clk:135,dev_mcasp1_aux_clk:[34,48,62,121,135,150,164],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,164],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,164],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[34,48,62],dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[34,48,62],dev_mcasp1_bus_aux_clk:[90,105],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:90,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:105,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcasp1_bus_mcasp_ahclkr_pin:90,dev_mcasp1_bus_mcasp_ahclkx_pin:90,dev_mcasp1_bus_vbusp_clk:[90,105],dev_mcasp1_mcasp_aclkr_pin:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_aclkr_pout:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_aclkx_pin:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_aclkx_pout:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_afsr_pin:48,dev_mcasp1_mcasp_afsr_pout:[34,48,62,150,164],dev_mcasp1_mcasp_afsx_pin:48,dev_mcasp1_mcasp_afsx_pout:[34,48,62,150,164],dev_mcasp1_mcasp_ahclkr_pin:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[34,48,62,121,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[34,48,62,121,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[34,48,62],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp1_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[34,48,62,121,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[34,48,62,121,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[34,48,62],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp1_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_mcasp1_vbusp_clk:[34,48,62,121,135,150,164],dev_mcasp2_aux_clk:[34,48,62,121,135,150,164],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,164],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,164],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[34,48,62],dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[34,48,62],dev_mcasp2_bus_aux_clk:[90,105],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:90,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:105,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcasp2_bus_mcasp_ahclkr_pin:90,dev_mcasp2_bus_mcasp_ahclkx_pin:90,dev_mcasp2_bus_vbusp_clk:[90,105],dev_mcasp2_mcasp_aclkr_pin:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_aclkr_pout:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_aclkx_pin:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_aclkx_pout:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_afsr_pin:48,dev_mcasp2_mcasp_afsr_pout:[34,48,62,150,164],dev_mcasp2_mcasp_afsx_pin:48,dev_mcasp2_mcasp_afsx_pout:[34,48,62,150,164],dev_mcasp2_mcasp_ahclkr_pin:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[34,48,62,121,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[34,48,62,121,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[34,48,62],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp2_mcasp_ahclkr_pout:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[34,48,62,121,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[34,48,62,121,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[34,48,62],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp2_mcasp_ahclkx_pout:[34,48,62,121,135,150,164],dev_mcasp2_vbusp_clk:[34,48,62,121,135,150,164],dev_mcasp3_aux_clk:[135,150,164],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,164],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[135,150,164],dev_mcasp3_mcasp_aclkr_pin:[135,150,164],dev_mcasp3_mcasp_aclkr_pout:[135,150,164],dev_mcasp3_mcasp_aclkx_pin:[135,150,164],dev_mcasp3_mcasp_aclkx_pout:[135,150,164],dev_mcasp3_mcasp_afsr_pout:[150,164],dev_mcasp3_mcasp_afsx_pout:[150,164],dev_mcasp3_mcasp_ahclkr_pin:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp3_mcasp_ahclkr_pout:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp3_mcasp_ahclkx_pout:[135,150,164],dev_mcasp3_vbusp_clk:[135,150,164],dev_mcasp4_aux_clk:[135,150,164],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,164],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[135,150,164],dev_mcasp4_mcasp_aclkr_pin:[135,150,164],dev_mcasp4_mcasp_aclkr_pout:[135,150,164],dev_mcasp4_mcasp_aclkx_pin:[135,150,164],dev_mcasp4_mcasp_aclkx_pout:[135,150,164],dev_mcasp4_mcasp_afsr_pout:[150,164],dev_mcasp4_mcasp_afsx_pout:[150,164],dev_mcasp4_mcasp_ahclkr_pin:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp4_mcasp_ahclkr_pout:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp4_mcasp_ahclkx_pout:[135,150,164],dev_mcasp4_vbusp_clk:[135,150,164],dev_mcasp5_aux_clk:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp5_mcasp_aclkr_pin:135,dev_mcasp5_mcasp_aclkr_pout:135,dev_mcasp5_mcasp_aclkx_pin:135,dev_mcasp5_mcasp_aclkx_pout:135,dev_mcasp5_mcasp_ahclkr_pin:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp5_mcasp_ahclkr_pout:135,dev_mcasp5_mcasp_ahclkx_pin:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp5_mcasp_ahclkx_pout:135,dev_mcasp5_vbusp_clk:135,dev_mcasp6_aux_clk:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp6_mcasp_aclkr_pin:135,dev_mcasp6_mcasp_aclkr_pout:135,dev_mcasp6_mcasp_aclkx_pin:135,dev_mcasp6_mcasp_aclkx_pout:135,dev_mcasp6_mcasp_ahclkr_pin:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp6_mcasp_ahclkr_pout:135,dev_mcasp6_mcasp_ahclkx_pin:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp6_mcasp_ahclkx_pout:135,dev_mcasp6_vbusp_clk:135,dev_mcasp7_aux_clk:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp7_mcasp_aclkr_pin:135,dev_mcasp7_mcasp_aclkr_pout:135,dev_mcasp7_mcasp_aclkx_pin:135,dev_mcasp7_mcasp_aclkx_pout:135,dev_mcasp7_mcasp_ahclkr_pin:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp7_mcasp_ahclkr_pout:135,dev_mcasp7_mcasp_ahclkx_pin:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp7_mcasp_ahclkx_pout:135,dev_mcasp7_vbusp_clk:135,dev_mcasp8_aux_clk:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp8_mcasp_aclkr_pin:135,dev_mcasp8_mcasp_aclkr_pout:135,dev_mcasp8_mcasp_aclkx_pin:135,dev_mcasp8_mcasp_aclkx_pout:135,dev_mcasp8_mcasp_ahclkr_pin:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp8_mcasp_ahclkr_pout:135,dev_mcasp8_mcasp_ahclkx_pin:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp8_mcasp_ahclkx_pout:135,dev_mcasp8_vbusp_clk:135,dev_mcasp9_aux_clk:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp9_mcasp_aclkr_pin:135,dev_mcasp9_mcasp_aclkr_pout:135,dev_mcasp9_mcasp_aclkx_pin:135,dev_mcasp9_mcasp_aclkx_pout:135,dev_mcasp9_mcasp_ahclkr_pin:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp9_mcasp_ahclkr_pout:135,dev_mcasp9_mcasp_ahclkx_pin:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp9_mcasp_ahclkx_pout:135,dev_mcasp9_vbusp_clk:135,dev_mcrc64_0_clk:[34,48,62],dev_mcspi0_bus_clkspiref_clk:[90,105],dev_mcspi0_bus_io_clkspii_clk:[90,105],dev_mcspi0_bus_io_clkspio_clk:[90,105],dev_mcspi0_bus_vbusp_clk:[90,105],dev_mcspi0_clkspiref_clk:[34,48,62,76,121,135,150,164],dev_mcspi0_io_clkspii_clk:[34,48,62,76,150,164],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[34,48,62,76,150,164],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[34,48,62,76,150,164],dev_mcspi0_io_clkspio_clk:[34,48,62,76,121,135,150,164],dev_mcspi0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcspi1_bus_clkspiref_clk:[90,105],dev_mcspi1_bus_io_clkspii_clk:[90,105],dev_mcspi1_bus_io_clkspio_clk:[90,105],dev_mcspi1_bus_vbusp_clk:[90,105],dev_mcspi1_clkspiref_clk:[34,48,62,76,121,135,150,164],dev_mcspi1_io_clkspii_clk:[34,48,62,76,150,164],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[34,48,62,76,150,164],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[34,48,62,76,150,164],dev_mcspi1_io_clkspio_clk:[34,48,62,76,121,135,150,164],dev_mcspi1_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcspi2_bus_clkspiref_clk:[90,105],dev_mcspi2_bus_io_clkspii_clk:[90,105],dev_mcspi2_bus_io_clkspio_clk:[90,105],dev_mcspi2_bus_vbusp_clk:[90,105],dev_mcspi2_clkspiref_clk:[34,48,62,76,121,135,150,164],dev_mcspi2_io_clkspii_clk:[34,48,62,76,150,164],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[34,48,62,76,150,164],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[34,48,62,76,150,164],dev_mcspi2_io_clkspio_clk:[34,48,62,76,121,135,150,164],dev_mcspi2_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcspi3_bus_clkspiref_clk:[90,105],dev_mcspi3_bus_io_clkspii_clk:[90,105],dev_mcspi3_bus_io_clkspio_clk:[90,105],dev_mcspi3_bus_vbusp_clk:[90,105],dev_mcspi3_clkspiref_clk:[76,121,135,150,164],dev_mcspi3_io_clkspii_clk:[76,121,135,150,164],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:76,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:[150,164],dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[76,121,135,150,164],dev_mcspi3_io_clkspio_clk:[76,121,135,150,164],dev_mcspi3_vbusp_clk:[76,121,135,150,164],dev_mcspi4_bus_clkspiref_clk:[90,105],dev_mcspi4_bus_io_clkspii_clk:105,dev_mcspi4_bus_io_clkspio_clk:105,dev_mcspi4_bus_vbusp_clk:[90,105],dev_mcspi4_clkspiref_clk:[76,121,135,150,164],dev_mcspi4_io_clkspii_clk:[76,121,135,150,164],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:76,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:76,dev_mcspi4_io_clkspio_clk:[76,121,135,150,164],dev_mcspi4_vbusp_clk:[76,121,135,150,164],dev_mcspi5_clkspiref_clk:[121,135,150,164],dev_mcspi5_io_clkspii_clk:[150,164],dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:[150,164],dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:[150,164],dev_mcspi5_io_clkspio_clk:[121,135,150,164],dev_mcspi5_vbusp_clk:[121,135,150,164],dev_mcspi6_clkspiref_clk:[121,135,150,164],dev_mcspi6_io_clkspii_clk:[150,164],dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:[150,164],dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:[150,164],dev_mcspi6_io_clkspio_clk:[121,135,150,164],dev_mcspi6_vbusp_clk:[121,135,150,164],dev_mcspi7_clkspiref_clk:[121,135,150,164],dev_mcspi7_io_clkspii_clk:[150,164],dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:[150,164],dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:[150,164],dev_mcspi7_io_clkspio_clk:[121,135,150,164],dev_mcspi7_vbusp_clk:[121,135,150,164],dev_mcu_adc0_adc_clk:121,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc0_bus_adc_clk:[90,105],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[90,105],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_adc0_bus_sys_clk:[90,105],dev_mcu_adc0_bus_vbus_clk:[90,105],dev_mcu_adc0_sys_clk:121,dev_mcu_adc0_vbus_clk:121,dev_mcu_adc12_16ffc0_adc_clk:135,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:135,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:135,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:135,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:135,dev_mcu_adc12_16ffc0_sys_clk:135,dev_mcu_adc12_16ffc0_vbus_clk:135,dev_mcu_adc12_16ffc1_adc_clk:135,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:135,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:135,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:135,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:135,dev_mcu_adc12_16ffc1_sys_clk:135,dev_mcu_adc12_16ffc1_vbus_clk:135,dev_mcu_adc12fc_16ffc0_adc_clk:[150,164],dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[150,164],dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[150,164],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[150,164],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[150,164],dev_mcu_adc12fc_16ffc0_sys_clk:[150,164],dev_mcu_adc12fc_16ffc0_vbus_clk:[150,164],dev_mcu_adc12fc_16ffc1_adc_clk:[150,164],dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[150,164],dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[150,164],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[150,164],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[150,164],dev_mcu_adc12fc_16ffc1_sys_clk:[150,164],dev_mcu_adc12fc_16ffc1_vbus_clk:[150,164],dev_mcu_adc1_adc_clk:121,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc1_bus_adc_clk:[90,105],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[90,105],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_adc1_bus_sys_clk:[90,105],dev_mcu_adc1_bus_vbus_clk:[90,105],dev_mcu_adc1_sys_clk:121,dev_mcu_adc1_vbus_clk:121,dev_mcu_armss0_bus_interface_clk:90,dev_mcu_armss0_cpu0_bus_cpu_clk:[90,105],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[90,105],dev_mcu_armss0_cpu0_bus_interface_clk:[90,105],dev_mcu_armss0_cpu0_bus_interface_phas:[90,105],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_armss0_cpu1_bus_cpu_clk:[90,105],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[90,105],dev_mcu_armss0_cpu1_bus_interface_clk:[90,105],dev_mcu_armss0_cpu1_bus_interface_phas:[90,105],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[90,105],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[90,105],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[90,105],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[90,105],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[90,105],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[90,105],dev_mcu_cpsw0_bus_cppi_clk_clk:[90,105],dev_mcu_cpsw0_bus_cpts_genf0_0:90,dev_mcu_cpsw0_bus_cpts_rft_clk:[90,105],dev_mcu_cpsw0_bus_gmii1_mr_clk:[90,105],dev_mcu_cpsw0_bus_gmii1_mt_clk:[90,105],dev_mcu_cpsw0_bus_gmii_rft_clk:[90,105],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[90,105],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[90,105],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[90,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[90,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[90,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[90,105],dev_mcu_cpsw0_cppi_clk_clk:[121,135,150,164],dev_mcu_cpsw0_cpts_genf0:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[121,135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,164],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_mcu_cpsw0_gmii1_mr_clk:[121,135,150,164],dev_mcu_cpsw0_gmii1_mt_clk:[121,135,150,164],dev_mcu_cpsw0_gmii_rft_clk:[121,135,150,164],dev_mcu_cpsw0_mdio_mdclk_o:[121,135,150,164],dev_mcu_cpsw0_rgmii1_rxc_i:[121,135,150,164],dev_mcu_cpsw0_rgmii1_txc_i:135,dev_mcu_cpsw0_rgmii1_txc_o:[121,135,150,164],dev_mcu_cpsw0_rgmii_mhz_250_clk:[121,135,150,164],dev_mcu_cpsw0_rgmii_mhz_50_clk:[121,135,150,164],dev_mcu_cpsw0_rgmii_mhz_5_clk:[121,135,150,164],dev_mcu_cpsw0_rmii_mhz_50_clk:[121,135,150,164],dev_mcu_cpt2_aggr0_bus_vclk_clk:[90,105],dev_mcu_cpt2_aggr0_vclk_clk:[34,48,121,135,150,164],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[90,105],dev_mcu_dcc0_bus_dcc_input00_clk:[90,105],dev_mcu_dcc0_bus_dcc_input01_clk:[90,105],dev_mcu_dcc0_bus_dcc_input02_clk:[90,105],dev_mcu_dcc0_bus_dcc_input10_clk:[90,105],dev_mcu_dcc0_bus_vbus_clk:[90,105],dev_mcu_dcc0_dcc_clksrc0_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc1_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc2_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc3_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc4_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc5_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc6_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_clksrc7_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_input00_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_input01_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_input02_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_dcc_input10_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc0_vbus_clk:[34,48,62,76,121,135,150,164],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[90,105],dev_mcu_dcc1_bus_dcc_input00_clk:[90,105],dev_mcu_dcc1_bus_dcc_input01_clk:[90,105],dev_mcu_dcc1_bus_dcc_input02_clk:[90,105],dev_mcu_dcc1_bus_dcc_input10_clk:[90,105],dev_mcu_dcc1_bus_vbus_clk:[90,105],dev_mcu_dcc1_dcc_clksrc0_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_clksrc1_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_clksrc2_clk:[121,135,150,164],dev_mcu_dcc1_dcc_clksrc3_clk:[121,135,150,164],dev_mcu_dcc1_dcc_clksrc4_clk:[121,135,150,164],dev_mcu_dcc1_dcc_clksrc5_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_clksrc6_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_clksrc7_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_input00_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_input01_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_input02_clk:[34,48,121,135,150,164],dev_mcu_dcc1_dcc_input10_clk:[34,48,121,135,150,164],dev_mcu_dcc1_vbus_clk:[34,48,121,135,150,164],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[90,105],dev_mcu_dcc2_bus_dcc_input00_clk:[90,105],dev_mcu_dcc2_bus_dcc_input01_clk:[90,105],dev_mcu_dcc2_bus_dcc_input02_clk:[90,105],dev_mcu_dcc2_bus_dcc_input10_clk:[90,105],dev_mcu_dcc2_bus_vbus_clk:[90,105],dev_mcu_dcc2_dcc_clksrc0_clk:[121,135,150,164],dev_mcu_dcc2_dcc_clksrc1_clk:[121,135,150,164],dev_mcu_dcc2_dcc_clksrc2_clk:[150,164],dev_mcu_dcc2_dcc_clksrc3_clk:[121,135,150,164],dev_mcu_dcc2_dcc_clksrc4_clk:[135,150,164],dev_mcu_dcc2_dcc_clksrc6_clk:[121,135,150,164],dev_mcu_dcc2_dcc_clksrc7_clk:[121,135,150,164],dev_mcu_dcc2_dcc_input00_clk:[121,135,150,164],dev_mcu_dcc2_dcc_input01_clk:[121,135,150,164],dev_mcu_dcc2_dcc_input02_clk:[121,135,150,164],dev_mcu_dcc2_dcc_input10_clk:[121,135,150,164],dev_mcu_dcc2_vbus_clk:[121,135,150,164],dev_mcu_debugss0_bus_atb0_clk:[90,105],dev_mcu_debugss0_bus_atb1_clk:[90,105],dev_mcu_debugss0_bus_atb2_clk:[90,105],dev_mcu_debugss0_bus_atb3_clk:[90,105],dev_mcu_debugss0_bus_cfg_clk:[90,105],dev_mcu_debugss0_bus_dbg_clk:[90,105],dev_mcu_debugss0_bus_sys_clk:[90,105],dev_mcu_ecc_aggr0_bus_aggr_clk:[90,105],dev_mcu_ecc_aggr1_bus_aggr_clk:[90,105],dev_mcu_efuse0_bus_efc0_ctl_fclk:90,dev_mcu_efuse0_bus_efc1_ctl_fclk:90,dev_mcu_efuse0_bus_efc2_ctl_fclk:90,dev_mcu_efuse0_bus_efc3_ctl_fclk:90,dev_mcu_efuse0_bus_vbusp_clk_clk:[90,105],dev_mcu_esm0_bus_clk:[90,105],dev_mcu_esm0_clk:[76,121,135,150,164],dev_mcu_fss0_fsas_0_gclk:[121,135,150,164],dev_mcu_fss0_hyperbus0_bus_cba_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:90,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:90,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:90,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[121,135,150,164],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[121,135,150,164],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[121,135,150,164],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[121,135,150,164],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[121,135,150,164],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[121,135,150,164],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[121,135,150,164],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:90,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[121,135,150,164],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[121,135,150,164],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:90,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[135,150,164],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[135,150,164],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[135,150,164],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[135,150,164],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[135,150,164],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[121,135,150,164],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[135,150,164],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[135,150,164],dev_mcu_gpio0_mmr_clk:[34,48,62,76],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:[34,48,62],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,62],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:[34,48,62],dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[34,48,62],dev_mcu_i2c0_bus_clk:[90,105],dev_mcu_i2c0_bus_piscl:90,dev_mcu_i2c0_bus_pisys_clk:[90,105],dev_mcu_i2c0_clk:[34,48,62,76,121,135,150,164],dev_mcu_i2c0_piscl:[34,48,62,76,121,135,150,164],dev_mcu_i2c0_pisys_clk:[34,48,62,76,121,135,150,164],dev_mcu_i2c0_porscl:[34,48,62,76,135,150,164],dev_mcu_i2c1_clk:[76,121,135,150,164],dev_mcu_i2c1_piscl:[76,121,135,150,164],dev_mcu_i2c1_pisys_clk:[76,121,135,150,164],dev_mcu_i2c1_porscl:[76,121,135,150,164],dev_mcu_i3c0_i3c_pclk_clk:[121,135,150,164],dev_mcu_i3c0_i3c_scl_di:[121,135,150,164],dev_mcu_i3c0_i3c_scl_do:[121,135,150,164],dev_mcu_i3c0_i3c_sclk_clk:[121,135,150,164],dev_mcu_i3c0_i3c_sda_di:[150,164],dev_mcu_i3c1_i3c_pclk_clk:[121,135,150,164],dev_mcu_i3c1_i3c_scl_di:135,dev_mcu_i3c1_i3c_scl_do:135,dev_mcu_i3c1_i3c_sclk_clk:[121,135,150,164],dev_mcu_m4fss0_cbass_0_clk:[62,76],dev_mcu_m4fss0_core0_dap_clk:[62,76],dev_mcu_m4fss0_core0_vbus_clk:[62,76],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:76,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:76,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:62,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:62,dev_mcu_mcan0_bus_mcanss_cclk_clk:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_mcan0_bus_mcanss_hclk_clk:[90,105],dev_mcu_mcan0_mcanss_can_rxd:[150,164],dev_mcu_mcan0_mcanss_cclk_clk:[34,48,62,121,135,150,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,121,135,150,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[34,48,62],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[34,48,62],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[121,135,150,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[121,135,150,164],dev_mcu_mcan0_mcanss_hclk_clk:[34,48,62,121,135,150,164],dev_mcu_mcan1_bus_mcanss_cclk_clk:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_mcan1_bus_mcanss_hclk_clk:[90,105],dev_mcu_mcan1_mcanss_can_rxd:[150,164],dev_mcu_mcan1_mcanss_cclk_clk:[34,48,62,121,135,150,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,121,135,150,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,121,135,150,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[34,48,62],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[34,48,62],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[121,135,150,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[121,135,150,164],dev_mcu_mcan1_mcanss_hclk_clk:[34,48,62,121,135,150,164],dev_mcu_mcrc64_0_clk:[34,48,62,76],dev_mcu_mcspi0_bus_clkspiref_clk:[90,105],dev_mcu_mcspi0_bus_io_clkspii_clk:[90,105],dev_mcu_mcspi0_bus_io_clkspio_clk:[90,105],dev_mcu_mcspi0_bus_vbusp_clk:[90,105],dev_mcu_mcspi0_clkspiref_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi0_io_clkspii_clk:[34,48,62,76,150,164],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[34,48,62,76,150,164],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[34,48,62,76,150,164],dev_mcu_mcspi0_io_clkspio_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi1_bus_clkspiref_clk:[90,105],dev_mcu_mcspi1_bus_io_clkspii_clk:[90,105],dev_mcu_mcspi1_bus_io_clkspio_clk:[90,105],dev_mcu_mcspi1_bus_vbusp_clk:[90,105],dev_mcu_mcspi1_clkspiref_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi1_io_clkspii_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:[34,48,62,76],dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:[150,164],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[121,135,150,164],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:[34,48,62,76],dev_mcu_mcspi1_io_clkspio_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi1_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcu_mcspi2_bus_clkspiref_clk:[90,105],dev_mcu_mcspi2_bus_io_clkspii_clk:105,dev_mcu_mcspi2_bus_io_clkspio_clk:105,dev_mcu_mcspi2_bus_vbusp_clk:[90,105],dev_mcu_mcspi2_clkspiref_clk:[121,135,150,164],dev_mcu_mcspi2_io_clkspii_clk:[121,135,150,164],dev_mcu_mcspi2_io_clkspio_clk:[121,135,150,164],dev_mcu_mcspi2_vbusp_clk:[121,135,150,164],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:[34,48,62],dev_mcu_mcu_gpiomux_introuter0_intr_clk:76,dev_mcu_msram0_bus_cclk_clk:[90,105],dev_mcu_msram0_bus_vclk_clk:[90,105],dev_mcu_navss0_bus_cpsw0clk:[90,105],dev_mcu_navss0_bus_modss_vd2clk:[90,105],dev_mcu_navss0_bus_pdma_mcu1clk:[90,105],dev_mcu_navss0_bus_udmass_vd2clk:90,dev_mcu_navss0_intr_0_intr_clk:[121,135],dev_mcu_navss0_intr_router_0_intr_clk:[150,164],dev_mcu_navss0_mcrc_0_clk:[121,135,150,164],dev_mcu_navss0_modss_vd2clk:[121,135,150,164],dev_mcu_navss0_proxy0_clk_clk:[121,135,150,164],dev_mcu_navss0_ringacc0_sys_clk:[121,135,150,164],dev_mcu_navss0_udmap_0_sys_clk:[121,135,150,164],dev_mcu_navss0_udmass_inta_0_sys_clk:[121,135,150,164],dev_mcu_navss0_udmass_vd2clk:[121,135,150,164],dev_mcu_obsclk_mux_sel_dev_vd_clk:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[34,48],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:62,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk_dup0:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[34,48,62],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_mcu_obsclk_mux_sel_div_clkout:62,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[34,48,62],dev_mcu_pbist0_bus_clk1_clk:[90,105],dev_mcu_pbist0_bus_clk2_clk:[90,105],dev_mcu_pbist0_bus_clk4_clk:[90,105],dev_mcu_pbist0_clk1_clk:[121,150,164],dev_mcu_pbist0_clk2_clk:[121,150,164],dev_mcu_pbist0_clk3_clk:[121,150,164],dev_mcu_pbist0_clk4_clk:[121,150,164],dev_mcu_pbist0_clk5_clk:[121,150,164],dev_mcu_pbist0_clk6_clk:[121,150,164],dev_mcu_pbist0_clk7_clk:[121,150,164],dev_mcu_pbist0_clk8_clk:[34,48,121,150,164],dev_mcu_pbist1_clk1_clk:[121,150,164],dev_mcu_pbist1_clk2_clk:[121,150,164],dev_mcu_pbist1_clk3_clk:[121,150,164],dev_mcu_pbist1_clk4_clk:[121,150,164],dev_mcu_pbist1_clk5_clk:[121,150,164],dev_mcu_pbist1_clk6_clk:[121,150,164],dev_mcu_pbist1_clk7_clk:[121,150,164],dev_mcu_pbist1_clk8_clk:[121,150,164],dev_mcu_pbist2_clk1_clk:121,dev_mcu_pbist2_clk2_clk:121,dev_mcu_pbist2_clk3_clk:121,dev_mcu_pbist2_clk4_clk:121,dev_mcu_pbist2_clk5_clk:121,dev_mcu_pbist2_clk6_clk:121,dev_mcu_pbist2_clk7_clk:121,dev_mcu_pbist2_clk8_clk:[121,150,164],dev_mcu_pdma0_bus_vclk:[90,105],dev_mcu_pdma1_bus_vclk:[90,105],dev_mcu_pll_mmr0_bus_vbusp_clk:[90,105],dev_mcu_psc0_clk:76,dev_mcu_psc0_slow_clk:76,dev_mcu_psram0_bus_clk_clk:[90,105],dev_mcu_r5fss0_core0_cpu0_clk:[34,48],dev_mcu_r5fss0_core0_cpu_clk:[121,135,150,164],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[121,135,150,164],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[121,135,150,164],dev_mcu_r5fss0_core0_interface0_clk:[34,48],dev_mcu_r5fss0_core0_interface_clk:[121,135,150,164],dev_mcu_r5fss0_core0_interface_phas:[121,135,150,164],dev_mcu_r5fss0_core1_cpu_clk:[121,135,150,164],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[121,135,150,164],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[121,135,150,164],dev_mcu_r5fss0_core1_interface_clk:[121,135,150,164],dev_mcu_r5fss0_core1_interface_phas:[121,135,150,164],dev_mcu_rom0_bus_clk_clk:[90,105],dev_mcu_rti0_bus_rti_clk:[90,105],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_rti0_bus_vbusp_clk:[90,105],dev_mcu_rti0_rti_clk:[34,48,62,76,121,135,150,164],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,76],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:62,dev_mcu_rti0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcu_rti1_bus_rti_clk:[90,105],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_rti1_bus_vbusp_clk:[90,105],dev_mcu_rti1_rti_clk:[121,135,150,164],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti1_vbusp_clk:[121,135,150,164],dev_mcu_sa2_ul0_pka_in_clk:[121,135],dev_mcu_sa2_ul0_x1_clk:[121,135],dev_mcu_sa2_ul0_x2_clk:[121,135],dev_mcu_sec_mmr0_bus_vbusp_clk:[90,105],dev_mcu_timer0_bus_timer_hclk_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer0_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer0_timer_pwm:[34,48,62,76,121,135,150,164],dev_mcu_timer0_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62,76],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,76],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[62,76],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:76,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:62,dev_mcu_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[34,48],dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[34,48,62],dev_mcu_timer1_bus_timer_hclk_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer1_clksel_vd_clk:[121,135,150,164],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer1_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer1_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer1_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer1_timer_pwm:[34,48,62,76],dev_mcu_timer1_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[62,76],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[34,48,121,135,150,164],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[62,76],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[62,76],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[62,76],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:76,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[121,135,150,164],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1:[34,48],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:62,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:62,dev_mcu_timer2_bus_timer_hclk_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer2_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer2_timer_pwm:[34,48,62,76,121,135,150,164],dev_mcu_timer2_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62,76],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,76],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[62,76],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:76,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:62,dev_mcu_timer2_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[34,48],dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[34,48,62],dev_mcu_timer3_bus_timer_hclk_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer3_clksel_vd_clk:[121,135,150,164],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer3_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer3_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer3_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer3_timer_pwm:[34,48,62,76],dev_mcu_timer3_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[62,76],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[34,48,121,135,150,164],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[62,76],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[62,76],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[62,76],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:76,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[121,135,150,164],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3:[34,48],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:62,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:62,dev_mcu_timer4_timer_hclk_clk:[121,135,150,164],dev_mcu_timer4_timer_pwm:[121,135,150,164],dev_mcu_timer4_timer_tclk_clk:[121,135,150,164],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer5_clksel_vd_clk:[121,135,150,164],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer5_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer5_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer5_timer_hclk_clk:[121,135,150,164],dev_mcu_timer5_timer_tclk_clk:[121,135,150,164],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[121,135,150,164],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[121,135,150,164],dev_mcu_timer6_timer_hclk_clk:[121,135,150,164],dev_mcu_timer6_timer_pwm:[121,135,150,164],dev_mcu_timer6_timer_tclk_clk:[121,135,150,164],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer7_clksel_vd_clk:[121,135,150,164],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer7_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer7_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer7_timer_hclk_clk:[121,135,150,164],dev_mcu_timer7_timer_tclk_clk:[121,135,150,164],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[121,135,150,164],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[121,135,150,164],dev_mcu_timer8_timer_hclk_clk:[121,135,150,164],dev_mcu_timer8_timer_pwm:[121,135,150,164],dev_mcu_timer8_timer_tclk_clk:[121,135,150,164],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer9_clksel_vd_clk:[121,135,150,164],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,164],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,164],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer9_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_mcu_timer9_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,164],dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer9_timer_hclk_clk:[121,135,150,164],dev_mcu_timer9_timer_tclk_clk:[121,135,150,164],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[121,135,150,164],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[121,135,150,164],dev_mcu_uart0_bus_fclk_clk:[90,105],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[90,105],dev_mcu_uart0_bus_vbusp_clk:[90,105],dev_mcu_uart0_fclk_clk:[34,48,62,76,121,135,150,164],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[121,135,150,164],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:121,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[135,150,164],dev_mcu_uart0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_mcu_uart1_fclk_clk:76,dev_mcu_uart1_vbusp_clk:76,dev_mlb0_mlbss_amlb_clk:135,dev_mlb0_mlbss_hclk_clk:135,dev_mlb0_mlbss_mlb_clk:135,dev_mlb0_mlbss_pclk_clk:135,dev_mlb0_mlbss_sclk_clk:135,dev_mmcsd0_bus_emmcsdss_vbus_clk:[90,105],dev_mmcsd0_bus_emmcsdss_xin_clk:[90,105],dev_mmcsd0_emmcsdss_io_clk_i:[34,62],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:[34,62],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:[34,62],dev_mmcsd0_emmcsdss_io_clk_o:[34,62],dev_mmcsd0_emmcsdss_vbus_clk:[34,62],dev_mmcsd0_emmcsdss_xin_clk:[34,62],dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[34,62],dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[34,62],dev_mmcsd0_emmcss_io_clk:135,dev_mmcsd0_emmcss_vbus_clk:[48,76,121,135,150,164],dev_mmcsd0_emmcss_xin_clk:[48,76,121,135,150,164],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[121,135,150,164],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[121,135,150,164],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[48,76,135,150,164],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[121,135,150,164],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:121,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[48,76],dev_mmcsd1_bus_emmcsdss_vbus_clk:[90,105],dev_mmcsd1_bus_emmcsdss_xin_clk:[90,105],dev_mmcsd1_emmcsdss_io_clk_i:[34,48,62,76,121,135,150,164],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:[34,48,62],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[34,48,62,76],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:76,dev_mmcsd1_emmcsdss_io_clk_o:[34,48,62,76,121,135,150,164],dev_mmcsd1_emmcsdss_vbus_clk:[34,48,62,76,121,135,150,164],dev_mmcsd1_emmcsdss_xin_clk:[34,48,62,76,121,135,150,164],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[121,135,150,164],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[121,135,150,164],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[34,48,62,76,135,150,164],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[121,135,150,164],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:121,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[34,48,62,76],dev_mmcsd2_emmcsdss_io_clk_i:[34,48,62,135],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:[34,48,62],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:[34,48,62],dev_mmcsd2_emmcsdss_io_clk_o:[34,48,62,135],dev_mmcsd2_emmcsdss_vbus_clk:[34,48,62,135],dev_mmcsd2_emmcsdss_xin_clk:[34,48,62,135],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[34,48,62,135],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[34,48,62],dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:90,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:90,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:90,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:90,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:90,dev_navss0_bcdma_0_clk:[150,164],dev_navss0_bus_cpts0_genf2_0:[90,105],dev_navss0_bus_cpts0_genf3_0:[90,105],dev_navss0_bus_cpts0_genf4_0:[90,105],dev_navss0_bus_cpts0_genf5_0:[90,105],dev_navss0_bus_icss_g0clk:[90,105],dev_navss0_bus_icss_g1clk:[90,105],dev_navss0_bus_icss_g2clk:[90,105],dev_navss0_bus_modss_vd2clk:90,dev_navss0_bus_msmc0clk:[90,105],dev_navss0_bus_nbss_vclk:[90,105],dev_navss0_bus_nbss_vd2clk:[90,105],dev_navss0_bus_pdma_main1clk:[90,105],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[90,105],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[90,105],dev_navss0_bus_udmass_vd2clk:90,dev_navss0_cpts0_genf2:[121,135,150,164],dev_navss0_cpts0_genf3:[121,135,150,164],dev_navss0_cpts0_genf4:121,dev_navss0_cpts_0_rclk:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,135,150,164],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,164],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_navss0_cpts_0_ts_genf0:[121,135,150,164],dev_navss0_cpts_0_ts_genf1:[121,135,150,164],dev_navss0_cpts_0_vbusp_gclk:[121,135,150,164],dev_navss0_dti_0_clk_clk:[121,135],dev_navss0_dti_0_ext0_dti_clk_clk:135,dev_navss0_dti_0_ext1_dti_clk_clk:135,dev_navss0_dti_0_ext2_dti_clk_clk:135,dev_navss0_dti_0_ext3_dti_clk_clk:135,dev_navss0_intr_0_intr_clk:[150,164],dev_navss0_intr_router_0_intr_clk:[121,135],dev_navss0_mailbox1_0_vclk_clk:[150,164],dev_navss0_mailbox1_10_vclk_clk:[150,164],dev_navss0_mailbox1_11_vclk_clk:[150,164],dev_navss0_mailbox1_1_vclk_clk:[150,164],dev_navss0_mailbox1_2_vclk_clk:[150,164],dev_navss0_mailbox1_3_vclk_clk:[150,164],dev_navss0_mailbox1_4_vclk_clk:[150,164],dev_navss0_mailbox1_5_vclk_clk:[150,164],dev_navss0_mailbox1_6_vclk_clk:[150,164],dev_navss0_mailbox1_7_vclk_clk:[150,164],dev_navss0_mailbox1_8_vclk_clk:[150,164],dev_navss0_mailbox1_9_vclk_clk:[150,164],dev_navss0_mailbox_0_vclk_clk:[121,135,150,164],dev_navss0_mailbox_10_vclk_clk:[121,135,150,164],dev_navss0_mailbox_11_vclk_clk:[121,135,150,164],dev_navss0_mailbox_1_vclk_clk:[121,135,150,164],dev_navss0_mailbox_2_vclk_clk:[121,135,150,164],dev_navss0_mailbox_3_vclk_clk:[121,135,150,164],dev_navss0_mailbox_4_vclk_clk:[121,135,150,164],dev_navss0_mailbox_5_vclk_clk:[121,135,150,164],dev_navss0_mailbox_6_vclk_clk:[121,135,150,164],dev_navss0_mailbox_7_vclk_clk:[121,135,150,164],dev_navss0_mailbox_8_vclk_clk:[121,135,150,164],dev_navss0_mailbox_9_vclk_clk:[121,135,150,164],dev_navss0_mcrc_0_clk:[121,135,150,164],dev_navss0_modss_inta_0_sys_clk:[121,150,164],dev_navss0_modss_inta_1_sys_clk:[121,150,164],dev_navss0_modss_intaggr_0_sys_clk:135,dev_navss0_modss_intaggr_1_sys_clk:135,dev_navss0_modss_vd2clk:[121,135,150,164],dev_navss0_proxy_0_clk_clk:[121,135,150,164],dev_navss0_pvu_0_clk_clk:[135,150,164],dev_navss0_pvu_1_clk_clk:[135,150,164],dev_navss0_pvu_2_clk_clk:135,dev_navss0_ringacc_0_sys_clk:[121,135,150,164],dev_navss0_spinlock_0_clk:[121,135,150,164],dev_navss0_tbu_0_clk_clk:[121,135],dev_navss0_tcu_0_clk_clk:135,dev_navss0_timermgr_0_eon_tick_evt:[121,135,150,164],dev_navss0_timermgr_0_vclk_clk:[121,135,150,164],dev_navss0_timermgr_1_eon_tick_evt:[121,135,150,164],dev_navss0_timermgr_1_vclk_clk:[121,135,150,164],dev_navss0_udmap_0_sys_clk:[121,135,150,164],dev_navss0_udmass_inta_0_sys_clk:[121,150,164],dev_navss0_udmass_intaggr_0_sys_clk:135,dev_navss0_udmass_vd2clk:[121,135,150,164],dev_navss0_virtss_vd2clk:[121,135,150,164],dev_obsclk0_mux_sel_dev_vd_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf0:34,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf1:34,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk8:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk2:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk2:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk:34,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:[34,48],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_c7xv_wrap_main_0_clock_control_0_c7xv_divh_clk4_obsclk_out_clk:34,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:34,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:48,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_gpu_bxs464_wrap_main_0_gpu_dcc_clk4:48,dev_oldi_tx_core0_oldi_0_fwd_p_clk:48,dev_oldi_tx_core0_oldi_pll_clk:48,dev_oldi_tx_core1_oldi_0_fwd_p_clk:48,dev_oldi_tx_core1_oldi_0_fwd_p_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk:48,dev_oldi_tx_core1_oldi_0_fwd_p_clk_parent_main_dss1_dpi0_pclk_out0:48,dev_oldi_tx_core1_oldi_pll_clk:48,dev_oldi_tx_core1_oldi_pll_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk:48,dev_oldi_tx_core1_oldi_pll_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:48,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:90,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:105,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:90,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:105,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[90,105],dev_pbist0_bus_clk1_clk:[90,105],dev_pbist0_bus_clk2_clk:[90,105],dev_pbist0_bus_clk4_clk:[90,105],dev_pbist0_clk1_clk:121,dev_pbist0_clk2_clk:121,dev_pbist0_clk3_clk:121,dev_pbist0_clk4_clk:121,dev_pbist0_clk5_clk:121,dev_pbist0_clk6_clk:121,dev_pbist0_clk7_clk:121,dev_pbist0_clk8_clk:[34,48,62,76,121,150,164],dev_pbist0_tclk_clk:[34,48,62],dev_pbist10_clk8_clk:[150,164],dev_pbist11_clk7_clk:[150,164],dev_pbist14_clk8_clk:164,dev_pbist1_bus_clk1_clk:[90,105],dev_pbist1_bus_clk2_clk:[90,105],dev_pbist1_bus_clk4_clk:[90,105],dev_pbist1_clk1_clk:121,dev_pbist1_clk2_clk:121,dev_pbist1_clk3_clk:121,dev_pbist1_clk4_clk:121,dev_pbist1_clk5_clk:121,dev_pbist1_clk6_clk:121,dev_pbist1_clk7_clk:121,dev_pbist1_clk8_clk:[48,62,76,121,150,164],dev_pbist1_tclk_clk:[48,62],dev_pbist2_clk1_clk:121,dev_pbist2_clk2_clk:121,dev_pbist2_clk3_clk:121,dev_pbist2_clk4_clk:121,dev_pbist2_clk5_clk:121,dev_pbist2_clk6_clk:121,dev_pbist2_clk7_clk:121,dev_pbist2_clk8_clk:[76,121,150,164],dev_pbist3_clk8_clk:[34,48,76,150,164],dev_pbist3_tclk_clk:48,dev_pbist4_clk8_clk:[150,164],dev_pbist5_clk8_clk:[150,164],dev_pcie0_bus_pcie_cba_clk:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[90,105],dev_pcie0_bus_pcie_txi0_clk:[90,105],dev_pcie0_bus_pcie_txr0_clk:[90,105],dev_pcie0_bus_pcie_txr1_clk:[90,105],dev_pcie0_pcie_cba_clk:[76,135,164],dev_pcie0_pcie_cpts_rclk_clk:[76,135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[76,135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[76,135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,164],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:76,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:76,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:76,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_pcie0_pcie_lane0_refclk:[76,135,164],dev_pcie0_pcie_lane0_rxclk:[76,135,164],dev_pcie0_pcie_lane0_rxfclk:[76,135,164],dev_pcie0_pcie_lane0_txclk:[76,135,164],dev_pcie0_pcie_lane0_txfclk:[76,135,164],dev_pcie0_pcie_lane0_txmclk:[76,135,164],dev_pcie0_pcie_lane1_refclk:[135,164],dev_pcie0_pcie_lane1_rxclk:[135,164],dev_pcie0_pcie_lane1_rxfclk:[135,164],dev_pcie0_pcie_lane1_txclk:[135,164],dev_pcie0_pcie_lane1_txfclk:[135,164],dev_pcie0_pcie_lane1_txmclk:[135,164],dev_pcie0_pcie_lane2_refclk:164,dev_pcie0_pcie_lane2_rxclk:164,dev_pcie0_pcie_lane2_rxfclk:164,dev_pcie0_pcie_lane2_txclk:164,dev_pcie0_pcie_lane2_txfclk:164,dev_pcie0_pcie_lane2_txmclk:164,dev_pcie0_pcie_lane3_refclk:164,dev_pcie0_pcie_lane3_rxclk:164,dev_pcie0_pcie_lane3_rxfclk:164,dev_pcie0_pcie_lane3_txclk:164,dev_pcie0_pcie_lane3_txfclk:164,dev_pcie0_pcie_lane3_txmclk:164,dev_pcie0_pcie_pm_clk:[76,135,164],dev_pcie1_bus_pcie_cba_clk:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[90,105],dev_pcie1_bus_pcie_txi0_clk:[90,105],dev_pcie1_bus_pcie_txr0_clk:[90,105],dev_pcie1_pcie_cba_clk:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,164],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_pcie1_pcie_lane0_refclk:[121,135,150,164],dev_pcie1_pcie_lane0_rxclk:[121,135,150,164],dev_pcie1_pcie_lane0_rxfclk:[121,135,150,164],dev_pcie1_pcie_lane0_txclk:[121,135,150,164],dev_pcie1_pcie_lane0_txfclk:[121,135,150,164],dev_pcie1_pcie_lane0_txmclk:[121,135,150,164],dev_pcie1_pcie_lane1_refclk:[121,135,150,164],dev_pcie1_pcie_lane1_rxclk:[121,135,150,164],dev_pcie1_pcie_lane1_rxfclk:[121,135,150,164],dev_pcie1_pcie_lane1_txclk:[121,135,150,164],dev_pcie1_pcie_lane1_txfclk:[121,135,150,164],dev_pcie1_pcie_lane1_txmclk:[121,135,150,164],dev_pcie1_pcie_lane2_refclk:[121,150,164],dev_pcie1_pcie_lane2_rxclk:[121,150,164],dev_pcie1_pcie_lane2_rxfclk:[121,150,164],dev_pcie1_pcie_lane2_txclk:[121,150,164],dev_pcie1_pcie_lane2_txfclk:[121,150,164],dev_pcie1_pcie_lane2_txmclk:[121,150,164],dev_pcie1_pcie_lane3_refclk:[121,150,164],dev_pcie1_pcie_lane3_rxclk:[121,150,164],dev_pcie1_pcie_lane3_rxfclk:[121,150,164],dev_pcie1_pcie_lane3_txclk:[121,150,164],dev_pcie1_pcie_lane3_txfclk:[121,150,164],dev_pcie1_pcie_lane3_txmclk:[121,150,164],dev_pcie1_pcie_pm_clk:[121,135,150,164],dev_pcie2_pcie_cba_clk:[135,164],dev_pcie2_pcie_cpts_rclk_clk:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,164],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_pcie2_pcie_lane0_refclk:[135,164],dev_pcie2_pcie_lane0_rxclk:[135,164],dev_pcie2_pcie_lane0_rxfclk:[135,164],dev_pcie2_pcie_lane0_txclk:[135,164],dev_pcie2_pcie_lane0_txfclk:[135,164],dev_pcie2_pcie_lane0_txmclk:[135,164],dev_pcie2_pcie_lane1_refclk:[135,164],dev_pcie2_pcie_lane1_rxclk:[135,164],dev_pcie2_pcie_lane1_rxfclk:[135,164],dev_pcie2_pcie_lane1_txclk:[135,164],dev_pcie2_pcie_lane1_txfclk:[135,164],dev_pcie2_pcie_lane1_txmclk:[135,164],dev_pcie2_pcie_pm_clk:[135,164],dev_pcie3_pcie_cba_clk:[135,164],dev_pcie3_pcie_cpts_rclk_clk:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,164],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:164,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:164,dev_pcie3_pcie_lane0_refclk:[135,164],dev_pcie3_pcie_lane0_rxclk:[135,164],dev_pcie3_pcie_lane0_rxfclk:[135,164],dev_pcie3_pcie_lane0_txclk:[135,164],dev_pcie3_pcie_lane0_txfclk:[135,164],dev_pcie3_pcie_lane0_txmclk:[135,164],dev_pcie3_pcie_lane1_refclk:[135,164],dev_pcie3_pcie_lane1_rxclk:[135,164],dev_pcie3_pcie_lane1_rxfclk:[135,164],dev_pcie3_pcie_lane1_txclk:[135,164],dev_pcie3_pcie_lane1_txfclk:[135,164],dev_pcie3_pcie_lane1_txmclk:[135,164],dev_pcie3_pcie_pm_clk:[135,164],dev_pdma0_bus_vclk:[90,105],dev_pdma1_bus_vclk:[90,105],dev_pdma_debug0_bus_vclk:[90,105],dev_pll_mmr0_bus_vbusp_clk:[90,105],dev_pllctrl0_bus_pll_clkout_clk:[90,105],dev_pllctrl0_bus_pll_refclk_clk:[90,105],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_pllctrl0_bus_vbus_slv_refclk_clk:[90,105],dev_pru_icssg0_bus_core_clk:[90,105],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[90,105],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg0_bus_iep_clk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:90,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:90,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:90,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:90,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[90,105],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[90,105],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[90,105],dev_pru_icssg0_bus_uclk_clk:[90,105],dev_pru_icssg0_bus_vclk_clk:[90,105],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[90,105],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[90,105],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[90,105],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[90,105],dev_pru_icssg0_core_clk:[76,135],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[76,135],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:76,dev_pru_icssg0_iep_clk:[76,135],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[76,135],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[76,135],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:135,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[76,135],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:135,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[76,135],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:76,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:76,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:76,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_pru_icssg0_pr1_mdio_mdclk_o:[76,135],dev_pru_icssg0_pr1_rgmii0_rxc_i:[76,135],dev_pru_icssg0_pr1_rgmii0_txc_i:[76,135],dev_pru_icssg0_pr1_rgmii0_txc_o:[76,135],dev_pru_icssg0_pr1_rgmii1_rxc_i:[76,135],dev_pru_icssg0_pr1_rgmii1_txc_i:[76,135],dev_pru_icssg0_pr1_rgmii1_txc_o:[76,135],dev_pru_icssg0_rgmii_mhz_250_clk:[76,135],dev_pru_icssg0_rgmii_mhz_50_clk:[76,135],dev_pru_icssg0_rgmii_mhz_5_clk:[76,135],dev_pru_icssg0_uclk_clk:[76,135],dev_pru_icssg0_vclk_clk:[76,135],dev_pru_icssg1_bus_core_clk:[90,105],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[90,105],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg1_bus_iep_clk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:90,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:90,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:90,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:90,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[90,105],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[90,105],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[90,105],dev_pru_icssg1_bus_uclk_clk:[90,105],dev_pru_icssg1_bus_vclk_clk:[90,105],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[90,105],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[90,105],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[90,105],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[90,105],dev_pru_icssg1_core_clk:[76,135],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[76,135],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:76,dev_pru_icssg1_iep_clk:[76,135],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[76,135],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[76,135],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:135,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[76,135],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:135,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[76,135],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:76,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:76,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:76,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_pru_icssg1_pr1_mdio_mdclk_o:[76,135],dev_pru_icssg1_pr1_rgmii0_rxc_i:[76,135],dev_pru_icssg1_pr1_rgmii0_txc_i:[76,135],dev_pru_icssg1_pr1_rgmii0_txc_o:[76,135],dev_pru_icssg1_pr1_rgmii1_rxc_i:[76,135],dev_pru_icssg1_pr1_rgmii1_txc_i:[76,135],dev_pru_icssg1_pr1_rgmii1_txc_o:[76,135],dev_pru_icssg1_rgmii_mhz_250_clk:[76,135],dev_pru_icssg1_rgmii_mhz_50_clk:[76,135],dev_pru_icssg1_rgmii_mhz_5_clk:[76,135],dev_pru_icssg1_serdes0_refclk:135,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:135,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:135,dev_pru_icssg1_serdes0_rxclk:135,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:135,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:135,dev_pru_icssg1_serdes0_rxfclk:135,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:135,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:135,dev_pru_icssg1_serdes0_txclk:135,dev_pru_icssg1_serdes0_txfclk:135,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:135,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:135,dev_pru_icssg1_serdes0_txmclk:135,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:135,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:135,dev_pru_icssg1_serdes1_refclk:135,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:135,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:135,dev_pru_icssg1_serdes1_rxclk:135,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:135,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:135,dev_pru_icssg1_serdes1_rxfclk:135,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:135,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:135,dev_pru_icssg1_serdes1_txclk:135,dev_pru_icssg1_serdes1_txfclk:135,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:135,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:135,dev_pru_icssg1_serdes1_txmclk:135,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:135,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:135,dev_pru_icssg1_uclk_clk:[76,135],dev_pru_icssg1_vclk_clk:[76,135],dev_pru_icssg2_bus_core_clk:[90,105],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[90,105],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg2_bus_iep_clk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:90,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:90,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:90,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:90,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[90,105],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[90,105],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[90,105],dev_pru_icssg2_bus_uclk_clk:[90,105],dev_pru_icssg2_bus_vclk_clk:[90,105],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[90,105],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[90,105],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[90,105],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[90,105],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[90,105],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[90,105],dev_psc0_bus_clk:[90,105],dev_psc0_bus_slow_clk:[90,105],dev_psc0_clk:[34,48,62,76,121,135,150,164],dev_psc0_fw_0_clk:[34,48,62],dev_psc0_slow_clk:[34,48,62,76,121,135,150,164],dev_psramecc0_bus_clk_clk:[90,105],dev_r5fss0_core0_cpu_clk:[76,121,135,150,164],dev_r5fss0_core0_interface_clk:[76,121,135,150,164],dev_r5fss0_core0_interface_phas:[121,135],dev_r5fss0_core1_cpu_clk:[76,121,135,150,164],dev_r5fss0_core1_interface_clk:[76,121,135,150,164],dev_r5fss0_core1_interface_phas:[121,135],dev_r5fss0_introuter0_intr_clk:135,dev_r5fss1_core0_cpu_clk:[76,135,150,164],dev_r5fss1_core0_interface_clk:[76,135,150,164],dev_r5fss1_core0_interface_phas:135,dev_r5fss1_core1_cpu_clk:[76,135,150,164],dev_r5fss1_core1_interface_clk:[76,135,150,164],dev_r5fss1_core1_interface_phas:135,dev_r5fss1_introuter0_intr_clk:135,dev_r5fss2_core0_cpu_clk:164,dev_r5fss2_core0_interface_clk:164,dev_r5fss2_core1_cpu_clk:164,dev_r5fss2_core1_interface_clk:164,dev_rti0_bus_rti_clk:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti0_bus_vbusp_clk:[90,105],dev_rti0_rti_clk:[34,48,62,76,121,135,150,164],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,164],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,164],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,164],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,76],dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:62,dev_rti0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_rti10_rti_clk:76,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:76,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:76,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_rti10_vbusp_clk:76,dev_rti11_rti_clk:76,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:76,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:76,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_rti11_vbusp_clk:76,dev_rti15_rti_clk:[48,62,135,150,164],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,164],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,164],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,164],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,164],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:[48,62],dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[48,62,135,150,164],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti15_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:48,dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:[48,62],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:62,dev_rti15_vbusp_clk:[48,62,135,150,164],dev_rti16_rti_clk:[135,150,164],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,164],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,164],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,164],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,164],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti16_vbusp_clk:[135,150,164],dev_rti17_rti_clk:[150,164],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:[150,164],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[150,164],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[150,164],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[150,164],dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:[150,164],dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:[150,164],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti17_vbusp_clk:[150,164],dev_rti18_rti_clk:164,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti18_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti18_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti18_vbusp_clk:164,dev_rti19_rti_clk:164,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti19_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti19_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti19_vbusp_clk:164,dev_rti1_bus_rti_clk:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti1_bus_vbusp_clk:[90,105],dev_rti1_rti_clk:[34,48,62,76,121,135,150,164],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,164],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,164],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,164],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48,76],dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:62,dev_rti1_vbusp_clk:[34,48,62,76,121,135,150,164],dev_rti24_rti_clk:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:135,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:135,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:135,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti24_vbusp_clk:135,dev_rti25_rti_clk:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:135,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:135,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:135,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti25_vbusp_clk:135,dev_rti28_rti_clk:[121,135,150,164],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,164],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,164],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,164],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti28_vbusp_clk:[121,135,150,164],dev_rti29_rti_clk:[121,135,150,164],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,164],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,164],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,164],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti29_vbusp_clk:[121,135,150,164],dev_rti2_bus_rti_clk:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti2_bus_vbusp_clk:[90,105],dev_rti2_rti_clk:[34,48,62,164],dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,164],dev_rti2_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti2_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:[34,48,62],dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:62,dev_rti2_vbusp_clk:[34,48,62,164],dev_rti30_rti_clk:[135,150,164],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,164],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,164],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,164],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,164],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti30_vbusp_clk:[135,150,164],dev_rti31_rti_clk:[135,150,164],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,164],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,164],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,164],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,164],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,164],dev_rti31_vbusp_clk:[135,150,164],dev_rti32_rti_clk:164,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti32_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti32_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti32_vbusp_clk:164,dev_rti33_rti_clk:164,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti33_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti33_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti33_vbusp_clk:164,dev_rti3_bus_rti_clk:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti3_bus_vbusp_clk:[90,105],dev_rti3_rti_clk:[34,48,62,164],dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,164],dev_rti3_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti3_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:[34,48,62],dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:62,dev_rti3_vbusp_clk:[34,48,62,164],dev_rti4_rti_clk:[34,164],dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti4_rti_clk_parent_clk_32k_rc_sel_out0:34,dev_rti4_rti_clk_parent_gluelogic_hfosc0_clkout:[34,164],dev_rti4_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti4_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:34,dev_rti4_rti_clk_parent_gluelogic_rcosc_clkout:34,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti4_vbusp_clk:[34,164],dev_rti5_rti_clk:164,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti5_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti5_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti5_vbusp_clk:164,dev_rti6_rti_clk:164,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti6_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti6_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti6_vbusp_clk:164,dev_rti7_rti_clk:164,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out:164,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup0:164,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup1:164,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup2:164,dev_rti7_rti_clk_parent_gluelogic_hfosc0_clkout:164,dev_rti7_rti_clk_parent_gluelogic_lpxosc_clkout:164,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:164,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:164,dev_rti7_vbusp_clk:164,dev_rti8_rti_clk:76,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:76,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:76,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_rti8_vbusp_clk:76,dev_rti9_rti_clk:76,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:76,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:76,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:76,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_rti9_vbusp_clk:76,dev_sa2_cpsw_psilss0_main_2_clk:[150,164],dev_sa2_cpsw_psilss0_main_clk:[150,164],dev_sa2_ul0_bus_pka_in_clk:[90,105],dev_sa2_ul0_bus_x1_clk:[90,105],dev_sa2_ul0_bus_x2_clk:[90,105],dev_sa2_ul0_pka_in_clk:[76,135,150,164],dev_sa2_ul0_x1_clk:[76,135,150,164],dev_sa2_ul0_x2_clk:[76,135,150,164],dev_serdes0_bus_clk:[90,105],dev_serdes0_bus_ip2_ln0_txrclk:[90,105],dev_serdes0_bus_ip3_ln0_txrclk:[90,105],dev_serdes0_bus_li_refclk:[90,105],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_serdes0_bus_ln0_rxclk:[90,105],dev_serdes0_bus_ln0_txclk:[90,105],dev_serdes0_bus_refclkpn:90,dev_serdes0_bus_refclkpp:90,dev_serdes1_bus_clk:[90,105],dev_serdes1_bus_ip1_ln0_txrclk:[90,105],dev_serdes1_bus_ip2_ln0_txrclk:[90,105],dev_serdes1_bus_ip3_ln0_txrclk:[90,105],dev_serdes1_bus_ln0_rxclk:[90,105],dev_serdes1_bus_ln0_txclk:[90,105],dev_serdes1_bus_refclkpn:90,dev_serdes1_bus_refclkpp:90,dev_serdes1_bus_ri_refclk:[90,105],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_serdes_10g0_clk:[76,135,150,164],dev_serdes_10g0_cmn_refclk_m:[150,164],dev_serdes_10g0_cmn_refclk_p:[150,164],dev_serdes_10g0_core_ref1_clk:164,dev_serdes_10g0_core_ref_clk:[76,135,150,164],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:76,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[135,150,164],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[76,135,150,164],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[76,135,150,164],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,150,164],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:76,dev_serdes_10g0_ip1_ln0_refclk:[76,135,150],dev_serdes_10g0_ip1_ln0_rxclk:[76,135,150],dev_serdes_10g0_ip1_ln0_rxfclk:[76,135,150],dev_serdes_10g0_ip1_ln0_txclk:[76,135,150,164],dev_serdes_10g0_ip1_ln0_txfclk:[76,135,150],dev_serdes_10g0_ip1_ln0_txmclk:[76,135,150],dev_serdes_10g0_ip1_ln1_refclk:[135,150],dev_serdes_10g0_ip1_ln1_rxclk:[135,150],dev_serdes_10g0_ip1_ln1_rxfclk:[135,150],dev_serdes_10g0_ip1_ln1_txclk:[135,150,164],dev_serdes_10g0_ip1_ln1_txfclk:[135,150],dev_serdes_10g0_ip1_ln1_txmclk:[135,150],dev_serdes_10g0_ip1_ln2_refclk:[135,150,164],dev_serdes_10g0_ip1_ln2_rxclk:[135,150,164],dev_serdes_10g0_ip1_ln2_rxfclk:[135,150,164],dev_serdes_10g0_ip1_ln2_txclk:[135,150,164],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:150,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:150,dev_serdes_10g0_ip1_ln2_txfclk:[135,150,164],dev_serdes_10g0_ip1_ln2_txmclk:[135,150,164],dev_serdes_10g0_ip1_ln3_refclk:[135,150,164],dev_serdes_10g0_ip1_ln3_rxclk:[135,150,164],dev_serdes_10g0_ip1_ln3_rxfclk:[135,150,164],dev_serdes_10g0_ip1_ln3_txclk:[135,150,164],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:150,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:150,dev_serdes_10g0_ip1_ln3_txfclk:[135,150,164],dev_serdes_10g0_ip1_ln3_txmclk:[135,150,164],dev_serdes_10g0_ip2_ln0_refclk:[76,150,164],dev_serdes_10g0_ip2_ln0_rxclk:[76,150,164],dev_serdes_10g0_ip2_ln0_rxfclk:[76,150,164],dev_serdes_10g0_ip2_ln0_txclk:[76,150,164],dev_serdes_10g0_ip2_ln0_txfclk:[76,150,164],dev_serdes_10g0_ip2_ln0_txmclk:[76,150,164],dev_serdes_10g0_ip2_ln1_refclk:[150,164],dev_serdes_10g0_ip2_ln1_rxclk:[150,164],dev_serdes_10g0_ip2_ln1_rxfclk:[150,164],dev_serdes_10g0_ip2_ln1_txclk:[150,164],dev_serdes_10g0_ip2_ln1_txfclk:[150,164],dev_serdes_10g0_ip2_ln1_txmclk:[150,164],dev_serdes_10g0_ip2_ln2_refclk:[150,164],dev_serdes_10g0_ip2_ln2_rxclk:[150,164],dev_serdes_10g0_ip2_ln2_rxfclk:[150,164],dev_serdes_10g0_ip2_ln2_txclk:[150,164],dev_serdes_10g0_ip2_ln2_txfclk:[150,164],dev_serdes_10g0_ip2_ln2_txmclk:[150,164],dev_serdes_10g0_ip2_ln3_refclk:[150,164],dev_serdes_10g0_ip2_ln3_rxclk:[150,164],dev_serdes_10g0_ip2_ln3_rxfclk:[150,164],dev_serdes_10g0_ip2_ln3_txclk:[150,164],dev_serdes_10g0_ip2_ln3_txfclk:[150,164],dev_serdes_10g0_ip2_ln3_txmclk:[150,164],dev_serdes_10g0_ip3_ln0_refclk:135,dev_serdes_10g0_ip3_ln0_rxclk:135,dev_serdes_10g0_ip3_ln0_rxfclk:135,dev_serdes_10g0_ip3_ln0_txclk:135,dev_serdes_10g0_ip3_ln0_txfclk:135,dev_serdes_10g0_ip3_ln0_txmclk:135,dev_serdes_10g0_ip3_ln1_refclk:[135,150],dev_serdes_10g0_ip3_ln1_rxclk:[135,150],dev_serdes_10g0_ip3_ln1_rxfclk:[135,150],dev_serdes_10g0_ip3_ln1_txclk:[135,150],dev_serdes_10g0_ip3_ln1_txfclk:[135,150],dev_serdes_10g0_ip3_ln1_txmclk:[135,150],dev_serdes_10g0_ip3_ln2_refclk:135,dev_serdes_10g0_ip3_ln2_rxclk:135,dev_serdes_10g0_ip3_ln2_rxfclk:135,dev_serdes_10g0_ip3_ln2_txclk:135,dev_serdes_10g0_ip3_ln2_txfclk:135,dev_serdes_10g0_ip3_ln2_txmclk:135,dev_serdes_10g0_ip3_ln3_refclk:[135,150,164],dev_serdes_10g0_ip3_ln3_rxclk:[135,150,164],dev_serdes_10g0_ip3_ln3_rxfclk:[135,150,164],dev_serdes_10g0_ip3_ln3_txclk:[135,150,164],dev_serdes_10g0_ip3_ln3_txfclk:[135,150,164],dev_serdes_10g0_ip3_ln3_txmclk:[135,150,164],dev_serdes_10g0_ip4_ln0_refclk:[150,164],dev_serdes_10g0_ip4_ln0_rxclk:[150,164],dev_serdes_10g0_ip4_ln0_rxfclk:[150,164],dev_serdes_10g0_ip4_ln0_txclk:[150,164],dev_serdes_10g0_ip4_ln0_txfclk:[150,164],dev_serdes_10g0_ip4_ln0_txmclk:[150,164],dev_serdes_10g0_ip4_ln1_refclk:[150,164],dev_serdes_10g0_ip4_ln1_rxclk:[150,164],dev_serdes_10g0_ip4_ln1_rxfclk:[150,164],dev_serdes_10g0_ip4_ln1_txclk:[150,164],dev_serdes_10g0_ip4_ln1_txfclk:[150,164],dev_serdes_10g0_ip4_ln1_txmclk:[150,164],dev_serdes_10g0_ip4_ln2_refclk:[150,164],dev_serdes_10g0_ip4_ln2_rxclk:[150,164],dev_serdes_10g0_ip4_ln2_rxfclk:[150,164],dev_serdes_10g0_ip4_ln2_txclk:[150,164],dev_serdes_10g0_ip4_ln2_txfclk:[150,164],dev_serdes_10g0_ip4_ln2_txmclk:[150,164],dev_serdes_10g0_ip4_ln3_refclk:[150,164],dev_serdes_10g0_ip4_ln3_rxclk:[150,164],dev_serdes_10g0_ip4_ln3_rxfclk:[150,164],dev_serdes_10g0_ip4_ln3_txclk:[150,164],dev_serdes_10g0_ip4_ln3_txfclk:[150,164],dev_serdes_10g0_ip4_ln3_txmclk:[150,164],dev_serdes_10g0_ref_der_out_clk:[150,164],dev_serdes_10g0_ref_out_clk:[135,150,164],dev_serdes_10g0_tap_tck:[150,164],dev_serdes_10g1_clk:[121,164],dev_serdes_10g1_cmn_refclk_m:164,dev_serdes_10g1_cmn_refclk_p:164,dev_serdes_10g1_core_ref1_clk:164,dev_serdes_10g1_core_ref_clk:[121,164],dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[121,164],dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[121,164],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[121,164],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[121,164],dev_serdes_10g1_ip1_ln0_refclk:[121,164],dev_serdes_10g1_ip1_ln0_rxclk:[121,164],dev_serdes_10g1_ip1_ln0_rxfclk:[121,164],dev_serdes_10g1_ip1_ln0_txclk:[121,164],dev_serdes_10g1_ip1_ln0_txfclk:[121,164],dev_serdes_10g1_ip1_ln0_txmclk:[121,164],dev_serdes_10g1_ip1_ln1_refclk:[121,164],dev_serdes_10g1_ip1_ln1_rxclk:[121,164],dev_serdes_10g1_ip1_ln1_rxfclk:[121,164],dev_serdes_10g1_ip1_ln1_txclk:[121,164],dev_serdes_10g1_ip1_ln1_txfclk:[121,164],dev_serdes_10g1_ip1_ln1_txmclk:[121,164],dev_serdes_10g1_ip1_ln2_refclk:[121,164],dev_serdes_10g1_ip1_ln2_rxclk:[121,164],dev_serdes_10g1_ip1_ln2_rxfclk:[121,164],dev_serdes_10g1_ip1_ln2_txclk:[121,164],dev_serdes_10g1_ip1_ln2_txfclk:[121,164],dev_serdes_10g1_ip1_ln2_txmclk:[121,164],dev_serdes_10g1_ip1_ln3_refclk:[121,164],dev_serdes_10g1_ip1_ln3_rxclk:[121,164],dev_serdes_10g1_ip1_ln3_rxfclk:[121,164],dev_serdes_10g1_ip1_ln3_txclk:[121,164],dev_serdes_10g1_ip1_ln3_txfclk:[121,164],dev_serdes_10g1_ip1_ln3_txmclk:[121,164],dev_serdes_10g1_ip2_ln0_refclk:[121,164],dev_serdes_10g1_ip2_ln0_rxclk:[121,164],dev_serdes_10g1_ip2_ln0_rxfclk:[121,164],dev_serdes_10g1_ip2_ln0_txclk:[121,164],dev_serdes_10g1_ip2_ln0_txfclk:[121,164],dev_serdes_10g1_ip2_ln0_txmclk:[121,164],dev_serdes_10g1_ip2_ln1_refclk:[121,164],dev_serdes_10g1_ip2_ln1_rxclk:[121,164],dev_serdes_10g1_ip2_ln1_rxfclk:[121,164],dev_serdes_10g1_ip2_ln1_txclk:[121,164],dev_serdes_10g1_ip2_ln1_txfclk:[121,164],dev_serdes_10g1_ip2_ln1_txmclk:[121,164],dev_serdes_10g1_ip2_ln2_refclk:[121,164],dev_serdes_10g1_ip2_ln2_rxclk:[121,164],dev_serdes_10g1_ip2_ln2_rxfclk:[121,164],dev_serdes_10g1_ip2_ln2_txclk:[121,164],dev_serdes_10g1_ip2_ln2_txfclk:[121,164],dev_serdes_10g1_ip2_ln2_txmclk:[121,164],dev_serdes_10g1_ip2_ln3_refclk:[121,164],dev_serdes_10g1_ip2_ln3_rxclk:[121,164],dev_serdes_10g1_ip2_ln3_rxfclk:[121,164],dev_serdes_10g1_ip2_ln3_txclk:[121,164],dev_serdes_10g1_ip2_ln3_txfclk:[121,164],dev_serdes_10g1_ip2_ln3_txmclk:[121,164],dev_serdes_10g1_ip3_ln1_refclk:121,dev_serdes_10g1_ip3_ln1_rxclk:121,dev_serdes_10g1_ip3_ln1_rxfclk:121,dev_serdes_10g1_ip3_ln1_txclk:121,dev_serdes_10g1_ip3_ln1_txfclk:121,dev_serdes_10g1_ip3_ln1_txmclk:121,dev_serdes_10g1_ip3_ln2_refclk:164,dev_serdes_10g1_ip3_ln2_rxclk:164,dev_serdes_10g1_ip3_ln2_rxfclk:164,dev_serdes_10g1_ip3_ln2_txclk:164,dev_serdes_10g1_ip3_ln2_txfclk:164,dev_serdes_10g1_ip3_ln2_txmclk:164,dev_serdes_10g1_ip3_ln3_refclk:[121,164],dev_serdes_10g1_ip3_ln3_rxclk:[121,164],dev_serdes_10g1_ip3_ln3_rxfclk:[121,164],dev_serdes_10g1_ip3_ln3_txclk:[121,164],dev_serdes_10g1_ip3_ln3_txfclk:[121,164],dev_serdes_10g1_ip3_ln3_txmclk:[121,164],dev_serdes_10g1_ref_der_out_clk:164,dev_serdes_10g1_ref_out_clk:164,dev_serdes_10g1_tap_tck:164,dev_serdes_10g2_clk:164,dev_serdes_10g2_cmn_refclk_m:164,dev_serdes_10g2_cmn_refclk_p:164,dev_serdes_10g2_core_ref1_clk:164,dev_serdes_10g2_core_ref_clk:164,dev_serdes_10g2_core_ref_clk_parent_board_0_hfosc1_clk_out:164,dev_serdes_10g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:164,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:164,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:164,dev_serdes_10g2_ip1_ln0_refclk:164,dev_serdes_10g2_ip1_ln0_rxclk:164,dev_serdes_10g2_ip1_ln0_rxfclk:164,dev_serdes_10g2_ip1_ln0_txclk:164,dev_serdes_10g2_ip1_ln0_txfclk:164,dev_serdes_10g2_ip1_ln0_txmclk:164,dev_serdes_10g2_ip1_ln1_refclk:164,dev_serdes_10g2_ip1_ln1_rxclk:164,dev_serdes_10g2_ip1_ln1_rxfclk:164,dev_serdes_10g2_ip1_ln1_txclk:164,dev_serdes_10g2_ip1_ln1_txfclk:164,dev_serdes_10g2_ip1_ln1_txmclk:164,dev_serdes_10g2_ip1_ln2_refclk:164,dev_serdes_10g2_ip1_ln2_rxclk:164,dev_serdes_10g2_ip1_ln2_rxfclk:164,dev_serdes_10g2_ip1_ln2_txclk:164,dev_serdes_10g2_ip1_ln2_txfclk:164,dev_serdes_10g2_ip1_ln2_txmclk:164,dev_serdes_10g2_ip1_ln3_refclk:164,dev_serdes_10g2_ip1_ln3_rxclk:164,dev_serdes_10g2_ip1_ln3_rxfclk:164,dev_serdes_10g2_ip1_ln3_txclk:164,dev_serdes_10g2_ip1_ln3_txfclk:164,dev_serdes_10g2_ip1_ln3_txmclk:164,dev_serdes_10g2_ip2_ln2_refclk:164,dev_serdes_10g2_ip2_ln2_rxclk:164,dev_serdes_10g2_ip2_ln2_rxfclk:164,dev_serdes_10g2_ip2_ln2_txclk:164,dev_serdes_10g2_ip2_ln2_txfclk:164,dev_serdes_10g2_ip2_ln2_txmclk:164,dev_serdes_10g2_ip2_ln3_refclk:164,dev_serdes_10g2_ip2_ln3_rxclk:164,dev_serdes_10g2_ip2_ln3_rxfclk:164,dev_serdes_10g2_ip2_ln3_txclk:164,dev_serdes_10g2_ip2_ln3_txfclk:164,dev_serdes_10g2_ip2_ln3_txmclk:164,dev_serdes_10g2_tap_tck:164,dev_serdes_10g4_clk:164,dev_serdes_10g4_cmn_refclk_m:164,dev_serdes_10g4_cmn_refclk_p:164,dev_serdes_10g4_core_ref1_clk:164,dev_serdes_10g4_core_ref_clk:164,dev_serdes_10g4_core_ref_clk_parent_board_0_hfosc1_clk_out:164,dev_serdes_10g4_core_ref_clk_parent_gluelogic_hfosc0_clkout:164,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:164,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:164,dev_serdes_10g4_ip1_ln0_refclk:164,dev_serdes_10g4_ip1_ln0_rxclk:164,dev_serdes_10g4_ip1_ln0_rxfclk:164,dev_serdes_10g4_ip1_ln0_txclk:164,dev_serdes_10g4_ip1_ln0_txfclk:164,dev_serdes_10g4_ip1_ln0_txmclk:164,dev_serdes_10g4_ip1_ln1_refclk:164,dev_serdes_10g4_ip1_ln1_rxclk:164,dev_serdes_10g4_ip1_ln1_rxfclk:164,dev_serdes_10g4_ip1_ln1_txclk:164,dev_serdes_10g4_ip1_ln1_txfclk:164,dev_serdes_10g4_ip1_ln1_txmclk:164,dev_serdes_10g4_ip1_ln2_refclk:164,dev_serdes_10g4_ip1_ln2_rxclk:164,dev_serdes_10g4_ip1_ln2_rxfclk:164,dev_serdes_10g4_ip1_ln2_txclk:164,dev_serdes_10g4_ip1_ln2_txfclk:164,dev_serdes_10g4_ip1_ln2_txmclk:164,dev_serdes_10g4_ip1_ln3_refclk:164,dev_serdes_10g4_ip1_ln3_rxclk:164,dev_serdes_10g4_ip1_ln3_rxfclk:164,dev_serdes_10g4_ip1_ln3_txclk:164,dev_serdes_10g4_ip1_ln3_txfclk:164,dev_serdes_10g4_ip1_ln3_txmclk:164,dev_serdes_10g4_ip2_ln0_refclk:164,dev_serdes_10g4_ip2_ln0_rxclk:164,dev_serdes_10g4_ip2_ln0_rxfclk:164,dev_serdes_10g4_ip2_ln0_txclk:164,dev_serdes_10g4_ip2_ln0_txfclk:164,dev_serdes_10g4_ip2_ln0_txmclk:164,dev_serdes_10g4_ip2_ln1_refclk:164,dev_serdes_10g4_ip2_ln1_rxclk:164,dev_serdes_10g4_ip2_ln1_rxfclk:164,dev_serdes_10g4_ip2_ln1_txclk:164,dev_serdes_10g4_ip2_ln1_txfclk:164,dev_serdes_10g4_ip2_ln1_txmclk:164,dev_serdes_10g4_ip2_ln2_refclk:164,dev_serdes_10g4_ip2_ln2_rxclk:164,dev_serdes_10g4_ip2_ln2_rxfclk:164,dev_serdes_10g4_ip2_ln2_txclk:164,dev_serdes_10g4_ip2_ln2_txfclk:164,dev_serdes_10g4_ip2_ln2_txmclk:164,dev_serdes_10g4_ip2_ln3_refclk:164,dev_serdes_10g4_ip2_ln3_rxclk:164,dev_serdes_10g4_ip2_ln3_rxfclk:164,dev_serdes_10g4_ip2_ln3_txclk:164,dev_serdes_10g4_ip2_ln3_txfclk:164,dev_serdes_10g4_ip2_ln3_txmclk:164,dev_serdes_10g4_ip3_ln3_refclk:164,dev_serdes_10g4_ip3_ln3_rxclk:164,dev_serdes_10g4_ip3_ln3_rxfclk:164,dev_serdes_10g4_ip3_ln3_txclk:164,dev_serdes_10g4_ip3_ln3_txfclk:164,dev_serdes_10g4_ip3_ln3_txmclk:164,dev_serdes_10g4_ip4_ln0_refclk:164,dev_serdes_10g4_ip4_ln0_rxclk:164,dev_serdes_10g4_ip4_ln0_rxfclk:164,dev_serdes_10g4_ip4_ln0_txclk:164,dev_serdes_10g4_ip4_ln0_txfclk:164,dev_serdes_10g4_ip4_ln0_txmclk:164,dev_serdes_10g4_ip4_ln1_refclk:164,dev_serdes_10g4_ip4_ln1_rxclk:164,dev_serdes_10g4_ip4_ln1_rxfclk:164,dev_serdes_10g4_ip4_ln1_txclk:164,dev_serdes_10g4_ip4_ln1_txfclk:164,dev_serdes_10g4_ip4_ln1_txmclk:164,dev_serdes_10g4_ip4_ln2_refclk:164,dev_serdes_10g4_ip4_ln2_rxclk:164,dev_serdes_10g4_ip4_ln2_rxfclk:164,dev_serdes_10g4_ip4_ln2_txclk:164,dev_serdes_10g4_ip4_ln2_txfclk:164,dev_serdes_10g4_ip4_ln2_txmclk:164,dev_serdes_10g4_ip4_ln3_refclk:164,dev_serdes_10g4_ip4_ln3_rxclk:164,dev_serdes_10g4_ip4_ln3_rxfclk:164,dev_serdes_10g4_ip4_ln3_txclk:164,dev_serdes_10g4_ip4_ln3_txfclk:164,dev_serdes_10g4_ip4_ln3_txmclk:164,dev_serdes_16g0_clk:135,dev_serdes_16g0_cmn_refclk1_m:135,dev_serdes_16g0_cmn_refclk1_p:135,dev_serdes_16g0_core_ref1_clk:135,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g0_core_ref_clk:135,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g0_ip1_ln0_refclk:135,dev_serdes_16g0_ip1_ln0_rxclk:135,dev_serdes_16g0_ip1_ln0_rxfclk:135,dev_serdes_16g0_ip1_ln0_txclk:135,dev_serdes_16g0_ip1_ln0_txfclk:135,dev_serdes_16g0_ip1_ln0_txmclk:135,dev_serdes_16g0_ip1_ln1_refclk:135,dev_serdes_16g0_ip1_ln1_rxclk:135,dev_serdes_16g0_ip1_ln1_rxfclk:135,dev_serdes_16g0_ip1_ln1_txclk:135,dev_serdes_16g0_ip1_ln1_txfclk:135,dev_serdes_16g0_ip1_ln1_txmclk:135,dev_serdes_16g0_ip2_ln0_refclk:135,dev_serdes_16g0_ip2_ln0_rxclk:135,dev_serdes_16g0_ip2_ln0_rxfclk:135,dev_serdes_16g0_ip2_ln0_txclk:135,dev_serdes_16g0_ip2_ln0_txfclk:135,dev_serdes_16g0_ip2_ln0_txmclk:135,dev_serdes_16g0_ip2_ln1_refclk:135,dev_serdes_16g0_ip2_ln1_rxclk:135,dev_serdes_16g0_ip2_ln1_rxfclk:135,dev_serdes_16g0_ip2_ln1_txclk:135,dev_serdes_16g0_ip2_ln1_txfclk:135,dev_serdes_16g0_ip2_ln1_txmclk:135,dev_serdes_16g0_ip3_ln1_refclk:135,dev_serdes_16g0_ip3_ln1_rxclk:135,dev_serdes_16g0_ip3_ln1_rxfclk:135,dev_serdes_16g0_ip3_ln1_txclk:135,dev_serdes_16g0_ip3_ln1_txfclk:135,dev_serdes_16g0_ip3_ln1_txmclk:135,dev_serdes_16g0_ref1_out_clk:135,dev_serdes_16g0_ref_der_out_clk:135,dev_serdes_16g0_ref_out_clk:135,dev_serdes_16g1_clk:135,dev_serdes_16g1_cmn_refclk1_m:135,dev_serdes_16g1_cmn_refclk1_p:135,dev_serdes_16g1_core_ref1_clk:135,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g1_core_ref_clk:135,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g1_ip1_ln0_refclk:135,dev_serdes_16g1_ip1_ln0_rxclk:135,dev_serdes_16g1_ip1_ln0_rxfclk:135,dev_serdes_16g1_ip1_ln0_txclk:135,dev_serdes_16g1_ip1_ln0_txfclk:135,dev_serdes_16g1_ip1_ln0_txmclk:135,dev_serdes_16g1_ip1_ln1_refclk:135,dev_serdes_16g1_ip1_ln1_rxclk:135,dev_serdes_16g1_ip1_ln1_rxfclk:135,dev_serdes_16g1_ip1_ln1_txclk:135,dev_serdes_16g1_ip1_ln1_txfclk:135,dev_serdes_16g1_ip1_ln1_txmclk:135,dev_serdes_16g1_ip2_ln0_refclk:135,dev_serdes_16g1_ip2_ln0_rxclk:135,dev_serdes_16g1_ip2_ln0_rxfclk:135,dev_serdes_16g1_ip2_ln0_txclk:135,dev_serdes_16g1_ip2_ln0_txfclk:135,dev_serdes_16g1_ip2_ln0_txmclk:135,dev_serdes_16g1_ip2_ln1_refclk:135,dev_serdes_16g1_ip2_ln1_rxclk:135,dev_serdes_16g1_ip2_ln1_rxfclk:135,dev_serdes_16g1_ip2_ln1_txclk:135,dev_serdes_16g1_ip2_ln1_txfclk:135,dev_serdes_16g1_ip2_ln1_txmclk:135,dev_serdes_16g1_ip3_ln1_refclk:135,dev_serdes_16g1_ip3_ln1_rxclk:135,dev_serdes_16g1_ip3_ln1_rxfclk:135,dev_serdes_16g1_ip3_ln1_txclk:135,dev_serdes_16g1_ip3_ln1_txfclk:135,dev_serdes_16g1_ip3_ln1_txmclk:135,dev_serdes_16g1_ip4_ln0_refclk:135,dev_serdes_16g1_ip4_ln0_rxclk:135,dev_serdes_16g1_ip4_ln0_rxfclk:135,dev_serdes_16g1_ip4_ln0_txclk:135,dev_serdes_16g1_ip4_ln0_txfclk:135,dev_serdes_16g1_ip4_ln0_txmclk:135,dev_serdes_16g1_ip4_ln1_refclk:135,dev_serdes_16g1_ip4_ln1_rxclk:135,dev_serdes_16g1_ip4_ln1_rxfclk:135,dev_serdes_16g1_ip4_ln1_txclk:135,dev_serdes_16g1_ip4_ln1_txfclk:135,dev_serdes_16g1_ip4_ln1_txmclk:135,dev_serdes_16g1_ref1_out_clk:135,dev_serdes_16g1_ref_der_out_clk:135,dev_serdes_16g1_ref_out_clk:135,dev_serdes_16g2_clk:135,dev_serdes_16g2_cmn_refclk1_m:135,dev_serdes_16g2_cmn_refclk1_p:135,dev_serdes_16g2_core_ref1_clk:135,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g2_core_ref_clk:135,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g2_ip2_ln0_refclk:135,dev_serdes_16g2_ip2_ln0_rxclk:135,dev_serdes_16g2_ip2_ln0_rxfclk:135,dev_serdes_16g2_ip2_ln0_txclk:135,dev_serdes_16g2_ip2_ln0_txfclk:135,dev_serdes_16g2_ip2_ln0_txmclk:135,dev_serdes_16g2_ip2_ln1_refclk:135,dev_serdes_16g2_ip2_ln1_rxclk:135,dev_serdes_16g2_ip2_ln1_rxfclk:135,dev_serdes_16g2_ip2_ln1_txclk:135,dev_serdes_16g2_ip2_ln1_txfclk:135,dev_serdes_16g2_ip2_ln1_txmclk:135,dev_serdes_16g2_ip3_ln1_refclk:135,dev_serdes_16g2_ip3_ln1_rxclk:135,dev_serdes_16g2_ip3_ln1_rxfclk:135,dev_serdes_16g2_ip3_ln1_txclk:135,dev_serdes_16g2_ip3_ln1_txfclk:135,dev_serdes_16g2_ip3_ln1_txmclk:135,dev_serdes_16g2_ip4_ln0_refclk:135,dev_serdes_16g2_ip4_ln0_rxclk:135,dev_serdes_16g2_ip4_ln0_rxfclk:135,dev_serdes_16g2_ip4_ln0_txclk:135,dev_serdes_16g2_ip4_ln0_txfclk:135,dev_serdes_16g2_ip4_ln0_txmclk:135,dev_serdes_16g2_ip4_ln1_refclk:135,dev_serdes_16g2_ip4_ln1_rxclk:135,dev_serdes_16g2_ip4_ln1_rxfclk:135,dev_serdes_16g2_ip4_ln1_txclk:135,dev_serdes_16g2_ip4_ln1_txfclk:135,dev_serdes_16g2_ip4_ln1_txmclk:135,dev_serdes_16g2_ref1_out_clk:135,dev_serdes_16g2_ref_der_out_clk:135,dev_serdes_16g2_ref_out_clk:135,dev_serdes_16g3_clk:135,dev_serdes_16g3_cmn_refclk1_m:135,dev_serdes_16g3_cmn_refclk1_p:135,dev_serdes_16g3_core_ref1_clk:135,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g3_core_ref_clk:135,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g3_ip2_ln0_refclk:135,dev_serdes_16g3_ip2_ln0_rxclk:135,dev_serdes_16g3_ip2_ln0_rxfclk:135,dev_serdes_16g3_ip2_ln0_txclk:135,dev_serdes_16g3_ip2_ln0_txfclk:135,dev_serdes_16g3_ip2_ln0_txmclk:135,dev_serdes_16g3_ip2_ln1_refclk:135,dev_serdes_16g3_ip2_ln1_rxclk:135,dev_serdes_16g3_ip2_ln1_rxfclk:135,dev_serdes_16g3_ip2_ln1_txclk:135,dev_serdes_16g3_ip2_ln1_txfclk:135,dev_serdes_16g3_ip2_ln1_txmclk:135,dev_serdes_16g3_ip3_ln1_refclk:135,dev_serdes_16g3_ip3_ln1_rxclk:135,dev_serdes_16g3_ip3_ln1_rxfclk:135,dev_serdes_16g3_ip3_ln1_txclk:135,dev_serdes_16g3_ip3_ln1_txfclk:135,dev_serdes_16g3_ip3_ln1_txmclk:135,dev_serdes_16g3_ref1_out_clk:135,dev_serdes_16g3_ref_der_out_clk:135,dev_serdes_16g3_ref_out_clk:135,dev_spinlock0_vclk_clk:[34,48,62,76],dev_stm0_atb_clk:[34,48,62,76,121,135,150,164],dev_stm0_bus_atb_clk:[90,105],dev_stm0_bus_core_clk:[90,105],dev_stm0_bus_vbusp_clk:[90,105],dev_stm0_core_clk:[34,48,62,76,121,135,150,164],dev_stm0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_timer0_bus_timer_hclk_clk:[90,105],dev_timer0_bus_timer_tclk_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer0_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer0_timer_pwm:[34,48,62,76,121,135,150,164],dev_timer0_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[34,48,62,76],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[34,48,62,76,121,135,150,164],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:48,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62,76],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[34,62,76],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:34,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[34,48,62,76,121,135,150,164],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[34,48,62,76],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[34,48,62,76],dev_timer10_bus_timer_hclk_clk:[90,105],dev_timer10_bus_timer_tclk_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer10_timer_hclk_clk:[76,121,135,150,164],dev_timer10_timer_pwm:[76,121,135,150,164],dev_timer10_timer_tclk_clk:[76,121,135,150,164],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[76,121,135,150,164],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,121,135,150,164],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:76,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:76,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,121,135,150,164],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:76,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[76,121,135,150,164],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:76,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:76,dev_timer11_bus_timer_hclk_clk:[90,105],dev_timer11_bus_timer_tclk_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer11_clksel_vd_clk:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer11_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer11_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer11_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer11_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer11_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer11_timer_hclk_clk:[76,121,135,150,164],dev_timer11_timer_pwm:76,dev_timer11_timer_tclk_clk:[76,121,135,150,164],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:76,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:76,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:76,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:76,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[121,135,150,164],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:76,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:76,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:76,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[121,135,150,164],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:76,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:76,dev_timer12_timer_hclk_clk:[121,135,150,164],dev_timer12_timer_pwm:[121,135,150,164],dev_timer12_timer_tclk_clk:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer13_clksel_vd_clk:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer13_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer13_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer13_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer13_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer13_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer13_timer_hclk_clk:[121,135,150,164],dev_timer13_timer_tclk_clk:[121,135,150,164],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[121,135,150,164],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[121,135,150,164],dev_timer14_timer_hclk_clk:[121,135,150,164],dev_timer14_timer_pwm:[121,135,150,164],dev_timer14_timer_tclk_clk:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer15_clksel_vd_clk:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer15_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer15_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer15_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer15_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer15_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer15_timer_hclk_clk:[121,135,150,164],dev_timer15_timer_tclk_clk:[121,135,150,164],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[121,135,150,164],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[121,135,150,164],dev_timer16_timer_hclk_clk:[121,135,150,164],dev_timer16_timer_pwm:[121,135,150,164],dev_timer16_timer_tclk_clk:[121,135,150,164],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:[150,164],dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:[150,164],dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer17_clksel_vd_clk:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer17_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer17_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer17_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer17_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer17_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer17_timer_hclk_clk:[121,135,150,164],dev_timer17_timer_tclk_clk:[121,135,150,164],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[121,135,150,164],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:[150,164],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[121,135],dev_timer18_timer_hclk_clk:[121,135,150,164],dev_timer18_timer_pwm:[121,135,150,164],dev_timer18_timer_tclk_clk:[121,135,150,164],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:[150,164],dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:[150,164],dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer19_clksel_vd_clk:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer19_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer19_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer19_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer19_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer19_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer19_timer_hclk_clk:[121,135,150,164],dev_timer19_timer_tclk_clk:[121,135,150,164],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[121,135,150,164],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:[150,164],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[121,135],dev_timer1_bus_timer_hclk_clk:[90,105],dev_timer1_bus_timer_tclk_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer1_clksel_vd_clk:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer1_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer1_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer1_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer1_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer1_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer1_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer1_timer_pwm:[34,48,62,76],dev_timer1_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[62,76],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:76,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[62,76],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[62,76],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[62,76],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[34,48,121,135,150,164],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[62,76],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[62,76],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[62,76],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[121,135,150,164],dev_timer1_timer_tclk_clk_parent_main_timerclkn_sel_out1:[34,48],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[62,76],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[62,76],dev_timer2_bus_timer_hclk_clk:[90,105],dev_timer2_bus_timer_tclk_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer2_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer2_timer_pwm:[34,48,62,76,121,135,150,164],dev_timer2_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[34,48,62,76],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[34,48,62,76,121,135,150,164],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:48,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62,76],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[34,62,76],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:34,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[34,48,62,76,121,135,150,164],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[34,48,62,76],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[34,48,62,76],dev_timer3_bus_timer_hclk_clk:[90,105],dev_timer3_bus_timer_tclk_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer3_clksel_vd_clk:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer3_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer3_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer3_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer3_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer3_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer3_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer3_timer_pwm:[34,48,62,76],dev_timer3_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[62,76],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:76,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[62,76],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[62,76],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[62,76],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[34,48,121,135,150,164],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[62,76],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[62,76],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[62,76],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[121,135,150,164],dev_timer3_timer_tclk_clk_parent_main_timerclkn_sel_out3:[34,48],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[62,76],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[62,76],dev_timer4_bus_timer_hclk_clk:[90,105],dev_timer4_bus_timer_tclk_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer4_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer4_timer_pwm:[34,48,62,76,121,135,150,164],dev_timer4_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[34,48,62,76],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[34,48,62,76,121,135,150,164],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:48,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62,76],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[34,62,76],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:34,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[34,48,62,76,121,135,150,164],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[34,48,62,76],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[34,48,62,76],dev_timer5_bus_timer_hclk_clk:[90,105],dev_timer5_bus_timer_tclk_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer5_clksel_vd_clk:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer5_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer5_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer5_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer5_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer5_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer5_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer5_timer_pwm:[34,48,62,76],dev_timer5_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[62,76],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:76,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[62,76],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[62,76],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[62,76],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[34,48,121,135,150,164],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[62,76],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[62,76],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[62,76],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[121,135,150,164],dev_timer5_timer_tclk_clk_parent_main_timerclkn_sel_out5:[34,48],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[62,76],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[62,76],dev_timer6_bus_timer_hclk_clk:[90,105],dev_timer6_bus_timer_tclk_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer6_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer6_timer_pwm:[34,48,62,76,121,135,150,164],dev_timer6_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[34,48,62,76],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[34,48,62,76,121,135,150,164],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62,76,121,135,150,164],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:48,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62,76],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[34,62,76],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62,76],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:34,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[34,48,62,76,121,135,150,164],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[34,48,62,76],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[34,48,62,76],dev_timer7_bus_timer_hclk_clk:[90,105],dev_timer7_bus_timer_tclk_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer7_clksel_vd_clk:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer7_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer7_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer7_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer7_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer7_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer7_timer_hclk_clk:[34,48,62,76,121,135,150,164],dev_timer7_timer_pwm:[34,48,62,76],dev_timer7_timer_tclk_clk:[34,48,62,76,121,135,150,164],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[62,76],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:76,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[62,76],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[62,76],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[62,76],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[62,76],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[34,48,121,135,150,164],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[62,76],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[62,76],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[62,76],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[121,135,150,164],dev_timer7_timer_tclk_clk_parent_main_timerclkn_sel_out7:[34,48],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[62,76],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[62,76],dev_timer8_bus_timer_hclk_clk:[90,105],dev_timer8_bus_timer_tclk_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer8_timer_hclk_clk:[76,121,135,150,164],dev_timer8_timer_pwm:[76,121,135,150,164],dev_timer8_timer_tclk_clk:[76,121,135,150,164],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[76,121,135,150,164],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[76,121,135,150,164],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[76,121,135,150,164],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:76,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:76,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[76,121,135,150,164],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:76,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[76,121,135,150,164],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:76,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:76,dev_timer9_bus_timer_hclk_clk:[90,105],dev_timer9_bus_timer_tclk_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer9_clksel_vd_clk:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer9_clksel_vd_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,164],dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:164,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:[135,150,164],dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,164],dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer9_clksel_vd_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,164],dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer9_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,164],dev_timer9_clksel_vd_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,164],dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,164],dev_timer9_clksel_vd_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,164],dev_timer9_timer_hclk_clk:[76,121,135,150,164],dev_timer9_timer_pwm:76,dev_timer9_timer_tclk_clk:[76,121,135,150,164],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:76,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:76,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:76,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:76,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:76,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:76,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[121,135,150,164],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:76,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:76,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:76,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:76,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:76,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:76,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:76,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:76,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[121,135,150,164],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:76,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:76,dev_timermgr0_vclk_clk:76,dev_timesync_event_introuter0_intr_clk:[48,76],dev_timesync_event_router0_intr_clk:[34,62],dev_timesync_intrtr0_bus_intr_clk:[90,105],dev_timesync_intrtr0_intr_clk:[135,150,164],dev_uart0_bus_fclk_clk:[90,105],dev_uart0_bus_vbusp_clk:[90,105],dev_uart0_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[34,48,62,76],dev_uart0_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart1_bus_fclk_clk:[90,105],dev_uart1_bus_vbusp_clk:[90,105],dev_uart1_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[34,48,62,76],dev_uart1_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart2_bus_fclk_clk:[90,105],dev_uart2_bus_vbusp_clk:[90,105],dev_uart2_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[34,48,62,76],dev_uart2_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart3_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[34,48,62,76],dev_uart3_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart4_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[34,48,62,76],dev_uart4_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart5_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[34,48,62,76],dev_uart5_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart6_fclk_clk:[34,48,62,76,121,135,150,164],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[34,48,62,76],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[34,48,62,76],dev_uart6_vbusp_clk:[34,48,62,76,121,135,150,164],dev_uart7_fclk_clk:[121,135,150,164],dev_uart7_vbusp_clk:[121,135,150,164],dev_uart8_fclk_clk:[121,135,150,164],dev_uart8_vbusp_clk:[121,135,150,164],dev_uart9_fclk_clk:[121,135,150,164],dev_uart9_vbusp_clk:[121,135,150,164],dev_ufs0_ufshci_hclk_clk:[135,164],dev_ufs0_ufshci_mclk_clk:[135,164],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[135,164],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[135,164],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[135,164],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[135,164],dev_ufs0_ufshci_mphy_m31_vco_19p2m_clk:164,dev_ufs0_ufshci_mphy_m31_vco_26m_clk:164,dev_ufs0_ufshci_mphy_refclk:[135,164],dev_ufs0_ufshci_mphy_tx_ref_symbolclk:164,dev_usb0_aclk_clk:[76,121,135,150,164],dev_usb0_buf_clk:[121,135,150,164],dev_usb0_bus_clk:[34,48,62],dev_usb0_cfg_clk:[34,48,62],dev_usb0_clk_lpm_clk:[76,121,135,150,164],dev_usb0_pclk_clk:[76,121,135,150,164],dev_usb0_pipe_refclk:[76,121,135,150,164],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_refclk:164,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_refclk:164,dev_usb0_pipe_rxclk:[76,121,135,150,164],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxclk:164,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxclk:164,dev_usb0_pipe_rxfclk:[76,121,135,150,164],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxfclk:164,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxfclk:164,dev_usb0_pipe_txclk:[76,121,135,150,164],dev_usb0_pipe_txfclk:[76,121,135,150,164],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txfclk:164,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txfclk:164,dev_usb0_pipe_txmclk:[76,121,135,150,164],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txmclk:164,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txmclk:164,dev_usb0_usb2_apb_pclk_clk:[34,48,62,76,121,135,150,164],dev_usb0_usb2_refclock_clk:[34,48,62,76,121,135,150,164],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[121,135,150,164],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,76,121,135,150,164],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:76,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[34,48,62],dev_usb0_usb2_tap_tck:[34,48,62,150,164],dev_usb1_aclk_clk:135,dev_usb1_buf_clk:135,dev_usb1_bus_clk:[34,48,62],dev_usb1_cfg_clk:[34,48,62],dev_usb1_clk_lpm_clk:135,dev_usb1_pclk_clk:135,dev_usb1_pipe_refclk:135,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:135,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:135,dev_usb1_pipe_rxclk:135,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:135,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:135,dev_usb1_pipe_rxfclk:135,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:135,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:135,dev_usb1_pipe_txclk:135,dev_usb1_pipe_txfclk:135,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:135,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:135,dev_usb1_pipe_txmclk:135,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:135,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:135,dev_usb1_usb2_apb_pclk_clk:[34,48,62,135],dev_usb1_usb2_refclock_clk:[34,48,62,135],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:135,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[34,48,62,135],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[34,48,62],dev_usb1_usb2_tap_tck:[34,48,62],dev_usb3ss0_bus_bus_clk:[90,105],dev_usb3ss0_bus_hsic_clk_clk:[90,105],dev_usb3ss0_bus_phy2_refclk960m_clk:[90,105],dev_usb3ss0_bus_pipe3_txb_clk:[90,105],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:90,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:105,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_usb3ss0_bus_ref_clk:[90,105],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[90,105],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:90,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:105,dev_usb3ss0_bus_susp_clk:[90,105],dev_usb3ss0_bus_utmi_clk_clk:[90,105],dev_usb3ss1_bus_bus_clk:[90,105],dev_usb3ss1_bus_hsic_clk_clk:[90,105],dev_usb3ss1_bus_phy2_refclk960m_clk:[90,105],dev_usb3ss1_bus_pipe3_txb_clk:[90,105],dev_usb3ss1_bus_ref_clk:[90,105],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[90,105],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:90,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:105,dev_usb3ss1_bus_susp_clk:[90,105],dev_usb3ss1_bus_utmi_clk_clk:[90,105],dev_vpac0_clk:135,dev_vpac0_ldc0_clk_clk:[150,164],dev_vpac0_main_clk:[150,164],dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:[150,164],dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,164],dev_vpac0_msc_clk:[150,164],dev_vpac0_nf_clk_clk:[150,164],dev_vpac0_pll_ctrl_clk:34,dev_vpac0_pll_dco_clk:135,dev_vpac0_psil_leaf_clk:[150,164],dev_vpac0_viss0_clk_clk:[150,164],dev_vpac0_vpac_pll_cfg_clk:34,dev_vpac0_vpac_pll_clk:34,dev_vpac1_ldc0_clk_clk:164,dev_vpac1_main_clk:164,dev_vpac1_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:164,dev_vpac1_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:164,dev_vpac1_msc_clk:164,dev_vpac1_nf_clk_clk:164,dev_vpac1_psil_leaf_clk:164,dev_vpac1_viss0_clk_clk:164,dev_vpac_rsws_bw_limiter7_clk_clk:34,dev_vpac_rsws_bw_limiter8_clk_clk:34,dev_vpfe0_ccd_pclk_clk:135,dev_vpfe0_vpfe_clk:135,dev_vtm0_fix_ref2_clk:76,dev_vtm0_fix_ref_clk:76,dev_vtm0_vbusp_clk:76,dev_vusr_dual0_v0_clk:[150,164],dev_vusr_dual0_v0_rxfl_clk:[150,164],dev_vusr_dual0_v0_rxpm_clk:[150,164],dev_vusr_dual0_v0_txfl_clk:[150,164],dev_vusr_dual0_v0_txpm_clk:[150,164],dev_vusr_dual0_v1_clk:[150,164],dev_vusr_dual0_v1_rxfl_clk:[150,164],dev_vusr_dual0_v1_rxpm_clk:[150,164],dev_vusr_dual0_v1_txfl_clk:[150,164],dev_vusr_dual0_v1_txpm_clk:[150,164],dev_vusr_dual0_vusrx_ln0_refclk:[150,164],dev_vusr_dual0_vusrx_ln0_rxclk:[150,164],dev_vusr_dual0_vusrx_ln0_rxfclk:[150,164],dev_vusr_dual0_vusrx_ln0_txclk:[150,164],dev_vusr_dual0_vusrx_ln0_txfclk:[150,164],dev_vusr_dual0_vusrx_ln0_txmclk:[150,164],dev_vusr_dual0_vusrx_ln1_refclk:[150,164],dev_vusr_dual0_vusrx_ln1_rxclk:[150,164],dev_vusr_dual0_vusrx_ln1_rxfclk:[150,164],dev_vusr_dual0_vusrx_ln1_txclk:[150,164],dev_vusr_dual0_vusrx_ln1_txfclk:[150,164],dev_vusr_dual0_vusrx_ln1_txmclk:[150,164],dev_vusr_dual0_vusrx_ln2_refclk:[150,164],dev_vusr_dual0_vusrx_ln2_rxclk:[150,164],dev_vusr_dual0_vusrx_ln2_rxfclk:[150,164],dev_vusr_dual0_vusrx_ln2_txclk:[150,164],dev_vusr_dual0_vusrx_ln2_txfclk:[150,164],dev_vusr_dual0_vusrx_ln2_txmclk:[150,164],dev_vusr_dual0_vusrx_ln3_refclk:[150,164],dev_vusr_dual0_vusrx_ln3_rxclk:[150,164],dev_vusr_dual0_vusrx_ln3_rxfclk:[150,164],dev_vusr_dual0_vusrx_ln3_txclk:[150,164],dev_vusr_dual0_vusrx_ln3_txfclk:[150,164],dev_vusr_dual0_vusrx_ln3_txmclk:[150,164],dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[90,105],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[90,105],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[90,105],dev_wkup_clkout_sel_dev_vd_clk:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[34,48],dev_wkup_clkout_sel_dev_vd_clk_parent_postdiv4_16ff_main_2_hsdivout9_clk:[34,48],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[90,105],dev_wkup_ddpa0_ddpa_clk:[121,135,150,164],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:[34,48,62],dev_wkup_dmsc0_bus_dap_clk:90,dev_wkup_dmsc0_bus_ext_clk:90,dev_wkup_dmsc0_bus_func_32k_rc_clk:90,dev_wkup_dmsc0_bus_func_32k_rt_clk:90,dev_wkup_dmsc0_bus_func_mosc_clk:90,dev_wkup_dmsc0_bus_sec_efc_fclk:90,dev_wkup_dmsc0_bus_vbus_clk:90,dev_wkup_ecc_aggr0_bus_aggr_clk:[90,105],dev_wkup_esm0_bus_clk:[90,105],dev_wkup_esm0_clk:[34,48,62,121,135,150,164],dev_wkup_gpio0_bus_mmr_clk:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_wkup_gpio0_mmr_clk:[121,135,150,164],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:121,dev_wkup_gpio1_mmr_clk:[121,135,150,164],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:121,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[90,105],dev_wkup_gpiomux_intrtr0_intr_clk:[135,150,164],dev_wkup_gtc0_gtc_clk:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[34,48,62],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:[34,48],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:62,dev_wkup_gtc0_vbusp_clk:[34,48,62],dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_gtc0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_gtc0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_hsm0_dap_clk:[150,164],dev_wkup_i2c0_bus_clk:[90,105],dev_wkup_i2c0_bus_piscl:90,dev_wkup_i2c0_bus_pisys_clk:[90,105],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[90,105],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_wkup_i2c0_clk:[34,48,62,121,135,150,164],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_i2c0_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_i2c0_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_i2c0_piscl:[48,62,121,135,150,164],dev_wkup_i2c0_pisys_clk:[34,48,62,121,135,150,164],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[135,150,164],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[135,150,164],dev_wkup_i2c0_porscl:[34,48,62,121,135,150,164],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:[150,164],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:[150,164],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:[150,164],dev_wkup_mcu_gpiomux_introuter0_intr_clk:[34,48,62],dev_wkup_pbist0_clk8_clk:[34,48,62],dev_wkup_pllctrl0_bus_pll_clkout_clk:[90,105],dev_wkup_pllctrl0_bus_pll_refclk_clk:[90,105],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[90,105],dev_wkup_porz_sync0_clk_12m_rc_clk:[121,135,150,164],dev_wkup_psc0_bus_clk:[90,105],dev_wkup_psc0_bus_slow_clk:[90,105],dev_wkup_psc0_clk:[34,48,62,121,135,150,164],dev_wkup_psc0_slow_clk:[34,48,62,121,135,150,164],dev_wkup_r5fss0_core0_cpu_clk:[34,48,62],dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv2_16fft_main_15_hsdivout2_clk:34,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:48,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_r5fss0_core0_interface_clk:[34,48,62],dev_wkup_rtcss0_ana_osc32k_clk:[34,48,62],dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_wkup_rtcss0_ana_osc32k_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:62,dev_wkup_rtcss0_jtag_wrck:[34,48],dev_wkup_rtcss0_vclk_clk:[34,48,62],dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_rtcss0_vclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_rtcss0_vclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_rti0_rti_clk:[34,48,62],dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[34,48,62],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[34,48,62],dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:62,dev_wkup_rti0_vbusp_clk:[34,48,62],dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_rti0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_rti0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_timer0_timer_hclk_clk:[34,48,62],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_timer0_timer_pwm:[34,48],dev_wkup_timer0_timer_tclk_clk:[34,48,62],dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[34,48,62],dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[34,48,62],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:48,dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[34,62],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[34,48,62],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[34,48],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[34,48,62],dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:62,dev_wkup_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[34,48],dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:[34,48,62],dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:62,dev_wkup_timer1_timer_hclk_clk:[34,48,62],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_timer1_timer_tclk_clk:[34,48,62],dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:62,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:62,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:62,dev_wkup_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_wkup_0_timer_pwm:[34,48],dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:62,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:62,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:62,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:62,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1:[34,48],dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:62,dev_wkup_uart0_bus_fclk_clk:[90,105],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:90,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:105,dev_wkup_uart0_bus_vbusp_clk:[90,105],dev_wkup_uart0_fclk_clk:[34,48,62,121,135,150,164],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,164],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:[150,164],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[121,135],dev_wkup_uart0_vbusp_clk:[34,48,62,121,135,150,164],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_uart0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_uart0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_vtm0_bus_fix_ref_clk:[90,105],dev_wkup_vtm0_bus_vbusp_clk:[90,105],dev_wkup_vtm0_fix_ref2_clk:[34,48,62,121,135,150,164],dev_wkup_vtm0_fix_ref_clk:[34,48,62,121,135,150,164],dev_wkup_vtm0_vbusp_clk:[34,48,62,121,135,150,164],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:62,dev_wkup_vtm0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:34,dev_wkup_vtm0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:48,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[34,48,62],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:121,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:121,dev_wkup_wakeup0_wkup_rcosc_32k_clk:121,develop:[27,191],devgrp:[27,28,29,30,33],devgrp_00:[47,61,75,89,104,119,134,148,163,177,179],devgrp_01:[47,61,75,89,104,119,134,148,163,177,179],devgrp_02:179,devgrp_03:179,devgrp_04:179,devgrp_05:179,devgrp_06:179,devgrp_al:179,devgrp_boardcfg:33,devgrp_devic:33,devgrp_t:[26,28,29,30,179],devgrp_valid:33,devic:[4,5,8,9,10,11,12,13,14,15,16,17,19,20,22,23,24,26,27,30,33,38,45,52,59,66,73,80,87,94,101,102,109,116,117,120,125,132,139,146,154,161,168,175,178,181,182,183,185,187,188,189,192,193],device_id:[5,33],device_off:33,device_on:33,devstat:[28,40,54,68,82,96,111,127,141,156,170],diagram:[0,2,178,184,192],did:181,dies:14,differ:[0,2,5,7,12,23,24,26,27,28,29,38,40,52,54,66,68,80,82,94,96,109,111,125,127,139,141,154,156,168,170,180,181,182,183,184,186,187],differenti:[2,181,183],digit:178,direct:[34,46,48,60,62,74,76,88,90,103,105,118,121,133,135,147,150,162,164,176,183,189],directli:[2,9,12,13,180],directori:[24,191],dirstring_typ:[24,186,188,191],disabl:[5,6,7,9,11,13,14,24,26,33,183,191,192],disable_main_nav_secure_proxi:26,discard:[12,23],discoveri:29,discuss:[26,179],dispc_intr_req_0:[95,110],dispc_intr_req_1:[95,110],disregard:2,distinct:[38,52,66,80,94,109,125,139,154,168,191],distinguish:[14,24,186,191],distinguished_nam:[24,186,188,191],distribut:[2,192],div2:14,div3:14,div4:14,divid:[5,12,14,28],dkek:[16,30],dkek_allowed_host:30,dkek_config:30,dm2dmsc:[125,133,139,147],dm2tif:[38,46,52,60,66,74,154,162,168,176],dma:[0,2,7,13,120,180],dma_event_intr:[95,110,126,140,155,169],dma_pvu0_exp_intr:126,dmass0_bcdma_0:[36,39,44,50,53,58,64,67,72,78,81,86],dmass0_pktdma_0:[36,44,50,58,64,72,78,86],dmass0_ringacc_0:[44,58,72,86],dmass1_bcdma_0:[36,39,44,50,53,58],dmsc2dm:[125,133,139,147],dmsc:[0,3,10,12,14,18,23,27,29,30,35,37,49,51,63,65,77,78,79,80,81,85,86,91,92,93,94,95,98,99,100,106,107,108,109,110,113,114,115,122,123,124,125,126,129,130,131,136,137,138,139,140,143,144,145,151,153,165,167,180,186,192],dmss:18,doc:178,document:[0,14,15,17,20,22,23,25,29,30,34,40,46,48,54,60,62,68,74,76,82,88,90,96,103,105,111,118,121,127,133,135,141,147,150,156,162,164,170,176,178,179,180,181,182,183,184,186,187,188,190,191,192,193],doe:[0,3,5,8,9,13,14,24,27,29,30,37,42,51,56,65,70,79,84,93,108,124,138,153,167,179,180,182,183,186,189,191],doesn:[3,37,51,65,79,93,108,124,138,153,167,188],doing:191,domain:[0,6,7,8,9,47,52,61,75,89,104,119,120,134,148,163,177,179,185,193],domgrp:149,domgrp_00:[149,181],domgrp_01:[149,181],domgrp_02:181,domgrp_03:181,domgrp_04:181,domgrp_05:181,domgrp_06:181,domgrp_compat:[8,149,181],domgrp_t:[8,181],don:[6,13,40,54,68,82,96,111,127,141,156,170,179],done:[5,14,40,54,68,82,96,111,127,141,156,170,180,183,188],doorbel:12,doubl:[26,186,188],down:[14,179],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[24,186,191],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:191,drive:187,driven:0,driver:[5,6,9,11,14,28,29,33],dru:29,dsi_0_func_intr:[140,155,169],dsp:[0,6],dss0:[54,68],dss1:[40,54,68],dss2:54,dss:[96,111,141,156,170],dss_inst0_dispc_func_irq_proc0:[140,155,169],dss_inst0_dispc_func_irq_proc1:[140,155,169],dss_inst0_dispc_safety_error_irq_proc0:[140,155,169],dss_inst0_dispc_safety_error_irq_proc1:[140,155,169],dss_inst0_dispc_secure_irq_proc0:[140,155,169],dss_inst0_dispc_secure_irq_proc1:[140,155,169],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,21,29,33,178,186],due:[2,5,6,13,14,26,29,33,180,182,184],dump:183,durat:14,dure:[7,13,14,24,27,29,33,40,47,54,61,68,75,82,89,96,102,104,111,117,119,127,134,141,148,156,163,170,177,179,182,187,191,192],each:[0,2,3,5,9,12,14,18,23,24,26,27,28,29,30,33,36,37,38,43,44,50,51,52,57,58,64,65,66,71,72,78,79,80,85,86,92,93,94,99,100,107,108,109,114,115,123,124,125,130,131,137,138,139,144,145,152,153,154,159,160,166,167,168,173,174,179,180,181,182,183,184,187,189,191],earli:[33,181,187],earlier:[0,178,179],earliest:33,early_can:181,eas:[34,48,62,76,90,105,121,135,150,164],easili:[7,33,182],eavesdropp:189,ecap_int:[95,110,126,140,155,169],ecc:[0,189],ecc_intr_err_pend:140,ecdsa:186,edit:29,editor:191,effect:[30,33,178,179,191],effici:[0,181],efus:[0,17,20,21,24,33,178,180,182,184,186,187,188,191],egress:189,einval:5,either:[2,12,14,20,38,52,66,80,94,109,125,139,154,168],element:[9,12,26,27,29,30],elimin:7,elm_porocpsinterrupt_lvl:[95,110,126,140,155,169],els:[5,24,187,188],elsiz:12,email:191,emailaddress:[24,186,188,191],embed:27,emmcsdss_intr:[95,110,126,140,155,169],emmcss_intr:[126,140,155,169],emploi:27,empti:[3,5,6,8,14,26,28,29,30],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:191,enabl:[0,2,3,5,6,7,8,9,11,12,13,14,17,22,24,26,28,30,33,183,184,187,189,191],enable_saul_psil_global_config_writ:30,enc:[24,186],enc_aes_kei:186,enc_bmpk_signed_aes_kei:186,enc_key_id:24,enc_keyring_id:24,enc_smpk_signed_aes_kei:186,encod:[12,14,21,24,27,29,180,188,191],encrypt:[7,15,16,19,20,26,28,29,30,180,182,186,187],encryption_extend:24,end:[0,3,5,24,29,33,37,51,65,79,93,108,124,138,153,167,179,186,191,192],end_address:[18,24],endaddress0:24,endaddress1:24,endaddress:24,endian:[14,24,191],enforc:[14,30,182,184,186,189,190,191],engin:[0,180,189],enodev:5,ensur:[0,5,24,26,28,29,30,184,187,192],enter:7,entir:[149,179,187],entiti:[0,5,6,11,14,26,29,30,38,45,46,52,59,60,66,73,74,80,87,88,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,168,175,176,183],entitl:0,entri:[7,12,13,21,29,45,59,73,87,101,116,132,146,161,175,182,192],enumer:[2,21,24,28,29,34,48,62,76,90,105,121,135,150,164],eoe:[13,95,110,126,140,155,169],epwm_etint:[95,110,126,140,155,169],epwm_synco_o:[39,53,67,81],epwm_tripzint:[95,110,126,140,155,169],eqep_int:[95,110,126,140,155,169],equal:[5,11,24,179,191],equival:[0,8],eras:[15,16],err_level:140,errataid:12,error:[8,10,12,13,29,33,39,46,53,60,67,74,81,88,95,103,110,118,126,133,140,147,155,162,169,176,183,186],esd:29,esm_int_cfg_lvl:140,esm_int_hi_lvl:140,esm_int_low_lvl:140,esm_pls_event0:[39,53,67,81,95,110,126,140,155,169],esm_pls_event1:[39,53,67,81,95,110,126,140,155,169],esm_pls_event2:[39,53,67,81,95,110,126,140,155,169],esmpk:187,esmpkh:187,especi:33,essenti:[3,5,6,8,14,26,28,29,30],establish:[14,184],etc:[0,14,33,179,183,191],evalu:5,even:[2,12,13,30,179,180,182,191],event:[0,8,9,10,12,13,14,28,29,33],event_pend_intr:[95,110,126,140,155,169],everi:[0,14,24,29,183],everyon:[37,51,65,79,93,108,124,138,153,167],everyth:179,evm:191,evnt_pend:[126,140,155,169],exact:[26,40,54,68,82,96,111,127,141,156,170],exactli:26,exampl:[2,3,6,20,24,26,27,28,29,38,52,66,80,94,109,125,139,154,168,179,181,183,188,189,191],exceed:5,except:[3,7,14,17,183,192],exchang:6,exclud:[40,54,68,82,96,111,127,141,156,170],exclus:[0,6,33,179,184],exclusive_busi:33,exclusive_devic:33,exe:191,execut:[0,5,7,9,12,14,33,178,182,191],exist:[10,11,12,13,20,28,29,37,51,65,79,93,108,124,138,153,167,187],exit:[29,191],exp_intr:[95,110,140,155,169],expans:[10,11],expect:[2,14,26,28,29,179,182,186,191],explain:14,explicitli:[28,29,184],expon:33,expos:180,ext:[20,24,186],ext_boot_info:27,ext_otp:[24,186],extboot_boardcfg_desc:27,extboot_boardcfg_num_field:27,extboot_boardcfg_pm_pres:27,extboot_boardcfg_pm_valid:27,extboot_boardcfg_pres:27,extboot_boardcfg_rm_pres:27,extboot_boardcfg_rm_valid:27,extboot_boardcfg_security_pres:27,extboot_boardcfg_security_valid:27,extboot_boardcfg_valid:27,extboot_pres:27,extboot_statu:[3,27],extboot_valid:27,extboot_x509_comp:27,extboot_x509_t:27,extend:[0,3,4,5,13,21,26,27,33,185,187,193],extended_ch_typ:13,extens:[2,20,21,22,23,27,184,186,187,190],extern:[5,13,23,28],extra:5,extract:[22,182],extrem:[3,14,29],fact:6,factor:26,factori:[180,182,186],fail:[5,6,14,18,20,23,24,25,27,28,29,33,187],failur:[2,5,14,18,20,24,29,33,187],fals:[17,29,37,51,65,79,93,108,124,138,153,167],famili:[0,5,6,14,24,29,182,183,189,191,193],familiar:[179,180],faq:[18,37,51,65,79,93,108,124,138,153,167,185,193],far:[3,9],fashion:191,fast:[14,33],faster:[29,104,119,134,148,163,177],fault:[24,26],favour:183,fdepth:[13,33],fdq0:33,fdq1:33,fdq2:33,fdq3:33,featur:[0,2,3,5,14,16,19,26,29,30,189,192],fed:180,fek:[20,186],fenc:[26,29],fetch:[3,13,33],few:[0,24],field:[2,5,6,9,11,14,15,16,18,20,22,23,26,27,29,30,33,179,180,181,182,184,187,192],fieldvalid:24,fifo:13,figur:[0,184,186],file:[29,191],fill:[22,23,24,186,191],filter:33,finalstatu:5,find:[5,9,191],finer:5,firewal:[0,2,3,4,9,10,11,12,13,14,26,29,30,33,120,180,185,186,189,191,192,193],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,27,28,29,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,179,180,181,182,183,185,186,187,188,189,190,192,193],first:[2,7,14,28,29,30,179,190,191],fix:[26,28,29,30,182,184],flag:[5,6,7,8,28,29,30,47,61,75,89,104,119,134,148,149,163,177,178,180,187,191],flagsvalid:24,flat:30,flexbl:[22,23],flexibl:184,flow:[5,24,29,33,95,110,126,140,155,169,178,179,184,190],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:181,folder:191,follow:[0,2,3,6,9,12,13,14,18,23,24,26,27,28,29,30,33,34,40,48,54,62,68,76,82,90,96,102,105,111,117,121,127,135,141,150,156,164,170,178,179,180,181,183,184,186,187,188,189,190,191],forc:14,form:[29,37,51,65,79,93,108,124,138,153,167,187,188],format:[0,2,11,14,20,21,22,23,24,26,28,29,30,31,178,179,181,183,186,187,188,191,193],formula:12,forwar:0,forward:[0,5],found:[5,14,24,29,33,40,54,68,82,96,111,127,141,156,170,178,183,186,191],foundat:[27,38,52],foundpar:5,four:191,fraction:[26,40,54,68,82,96,111,127,141,156,170],fragment:181,framework:24,free:[0,9,13,14,192],freed:[9,11],freeli:189,freq:[5,40,54,68,82,96,111,127,141,156,170],freq_hz:5,frequenc:[2,28,33,40,54,68,82,96,111,127,141,156,170],from:[0,2,3,5,6,7,8,9,11,12,13,14,17,18,20,21,22,23,24,26,27,28,29,30,33,34,38,40,48,52,54,62,66,68,76,80,82,90,94,96,105,109,111,121,125,127,135,139,141,150,154,156,164,168,170,178,180,181,182,183,184,186,187,188,189,190,191,192],ftbool:[26,30],full:[3,5,6,8,14,24,26,28,29,30,178,179,184,189,191],fulli:11,fundament:14,further:[23,46,60,74,88,103,118,133,147,162,176,179,182,187,189,191],fuse:186,futur:[2,10,11,20,24,26,30,33,178,186],fw_cap:3,fwl:183,fwl_id:[18,24],fwl_max_privid_slot:24,fwl_region_info:24,fwlid0:24,fwlid1:24,fwlid:24,gain:189,gatekeep:14,gcfg:[13,33],gen_ign_bootvector:14,gen_level:140,gener:[0,6,9,12,13,15,16,18,19,20,24,25,29,33,47,61,75,89,104,119,134,148,149,163,177,178,179,180,181,182,184,186,187,189,191,193],generic_debug:33,generic_ipc:86,get:[2,3,5,6,7,13,21,24,28,33,40,54,68,82,96,111,127,141,156,170,179],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:33,getuid:191,gevt:[39,53,67,81,95,110,126,140,155,169],gic500ss_main_0:[103,118],gic_output_waker_gic_pwr0_wake_request:140,gic_spi:39,gic_spi_37:46,gic_spi_64:133,gic_spi_65:133,gic_spi_66:133,gic_spi_67:133,gic_spi_68:133,gic_spi_69:133,gic_spi_70:133,gic_spi_71:133,gic_spi_72:133,gic_spi_73:133,gicss0:[46,60,74,88],give:[2,5,7,10,14,40,54,68,82,96,111,127,141,156,170,188],given:[0,5,20,28,179,180],glitch:[14,28],global:[9,12,33],global_ev:9,global_soft_lock:17,goe:[2,14],going:14,gpio:[29,39,53,67,81,95,110],gpio_bank:[39,53,67,81,95,110,126,140,155,169],gpmc_sinterrupt:[95,110,126,140,155,169],gpu:[52,54,66,74,141,156,170],gpu_0:[51,52,60,65,93,94,103,108,109,118,138,139,147,153,154,162,167,168,176],gpu_1:[51,52,60,94,103,109,118],gpu_irq:[95,110],gpu_pwrctrl_req:[155,169],gqe843yqv0sag:[24,186,191],grant:[9,12,13],granular:[14,33,34,48,62,76,90,105,121,135,150,164,182],greater:[5,11,12,13,29,191],group:[24,26,27,30,33,120,185,193],gtc_push_ev:[39,53,67,81,95,110,126,140,155,169],guarante:[5,29,33,178],guid:[0,14,29,186,189],guidanc:[179,181],guidelin:29,had:[0,14],halt:[7,14],hand:[14,25,192],handl:[0,6,8,9,13,14,24,33],handler:[28,29,33],handov:[4,185,193],handover_msg_send:30,handover_processor:14,handover_to_host_id:[30,192],handshak:6,happen:[2,7,191],hard:14,hardwar:[0,3,5,6,7,8,13,14,17,23,179,180,183],has:[0,2,5,6,14,17,19,23,24,25,27,29,30,33,34,48,62,76,90,105,121,135,150,164,179,180,182,183,184,186,188,189,192],hash:[24,33,178,184,186,187,188,190,191],have:[0,2,3,5,6,9,11,13,14,24,26,27,29,30,33,34,37,47,48,51,61,62,65,75,76,79,89,90,93,104,105,108,119,121,124,134,135,138,148,150,153,163,164,167,177,180,181,182,183,186,187,189,191],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,27,28,29,30],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,27,28,29,30,180,183],help:[14,27,29,183,188,191],henc:[14,187],henceforth:0,here:[7,14,24,30,34,48,62,76,90,105,121,135,150,164,179,184,186],heterogen:0,hex:[24,183,186,188,191],hexadecim:191,hfosc:[28,40,54,68,82,96,111,127,141,156,170],hierarchi:26,high:[2,3,7,12,13,26,28,30,38,52,66,80,94,109,125,139,154,168,179,184,188,189,191],high_prior:[103,118,133,147,162,176],higher:[14,19,20,21,191],highli:26,highlight:0,his:24,hit:[14,183],hlo:[7,9,179],hold:[5,14],holder:[24,186,191],hole:26,home:[29,191],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,21,24,25,26,28,29,33,36,37,39,41,44,46,50,51,53,55,58,60,64,65,67,69,72,74,78,79,81,83,86,88,92,93,95,97,98,100,103,107,108,110,112,113,115,118,120,123,124,126,128,129,131,133,137,138,140,142,143,145,147,152,153,155,157,158,160,162,166,167,169,171,172,174,176,180,182,187,189,191,192],host_cfg:29,host_cfg_entri:29,host_hierarchi:30,host_hierarchy_entri:30,host_id:[14,29,30,41,55,69,83,97,112,128,142,157,171],host_id_al:[29,94,109],host_perm:30,host_system_error:[126,140,155,169],hostid:[38,52,66,80,94,109,125,139,154,168],how:[0,6,13,14,24,26,28,29,30,33,182,184,187,189,191],howev:[0,2,6,12,14,23,26,28,29,33,34,40,48,54,62,68,76,82,90,96,105,111,121,127,135,141,150,156,164,170,184,186,192],hpb_intr:140,hsdiv0:[40,54,68,82,127,141,156,170],hsdiv1:[40,54,68,82,96,111,127,141,156,170],hsdiv2:[40,54,68,82,96,111,127,141,156,170],hsdiv3:[40,54,68,82,96,111,127,141,156,170],hsdiv4:[40,54,68,82,96,111,127,141,156,170],hsdiv5:[40,54,68,82,127,141,156,170],hsdiv6:[40,54,68,82,127,141,156,170],hsdiv7:[40,54,68,82,127,141,156,170],hsdiv8:[40,54,68,82,127,141,156,170],hsdiv:[40,54,68,82,96,111,127,141,156,170],hsm0:[41,55,69],hsm:[0,14,27,37,38,46,51,52,60,65,66,74,153,154,162,167,168,176],hsm_dbg_en:14,html:[29,178,187],http:[24,29,178,187],huge:33,human:[3,33],hw_read_lock:17,hw_write_lock:17,hypervisor:12,hypothet:[5,14],i00_lvl:[95,110],i01_lvl:[95,110],i02_lvl:[95,110],i03_lvl:[95,110],i04_lvl:[95,110],i05_lvl:[95,110],i06_lvl:[95,110],i07_lvl:[95,110],i08_lvl:[95,110],i09_lvl:[95,110],i10_lvl:[95,110],i11_lvl:[95,110],i12_lvl:[95,110],i13_lvl:[95,110],i14_lvl:[95,110],i15_lvl:[95,110],i2023:12,i2c:179,i3c__int:[126,140],ia_global_ev:33,ia_id:9,ia_vint:33,ia_vint_status_bit:33,icss:[6,94,109],icssg0_rx:[85,99,114],icssg0_tx:[85,99,114],icssg1_rx:[85,99,114],icssg1_tx:[85,99,114],icssg2_rx:[99,114],icssg2_tx:[99,114],icssg:[80,93,108,139],icssg_0:[80,88,94,103,109,118,139,147],icssg_0_rx_chan:[78,86],icssg_0_tx_chan:[78,86],icssg_1:[80,88,94,103,109,118],icssg_1_rx_chan:[78,86],icssg_1_tx_chan:[78,86],icssg_2:[94,103,109,118],identif:[38,46,52,60,66,74,80,88,94,103,109,118,125,133,139,147,154,162,168,176,179,181],identifi:[2,5,6,14,22,24,28,29,33,37,38,51,52,65,66,79,80,93,94,108,109,120,124,125,138,139,149,153,154,167,168,180,181,183,191],ids:[33,183],iec:24,ietf:[178,187],ignor:[5,6,12,13,17,24,30,33,180,183,191],illeg:183,illustr:186,imag:[3,20,31,178,184,187,190,193],image_addr_hi:20,image_addr_lo:20,image_address_hi:14,image_address_lo:14,image_integr:188,image_s:14,imageauth:187,images:[24,188],immedi:[26,33],impact:[0,14,33,179],implement:[0,2,3,5,6,8,9,12,14,26,28,29,30,34,48,62,76,90,105,121,135,150,164,183],impli:[14,28,34,38,48,52,62,66,76,80,90,94,105,109,121,125,135,139,150,154,164,168,179,182],improv:184,in_intr:[95,110,126,140,155,169],inact:[24,26],inc:188,includ:[0,2,5,6,7,9,13,24,27,178,179,183,187,191,192],inclus:29,incom:[34,48,62,76,90,105,121,135,150,164,183],increas:[12,179,184,190],increment:191,indefinit:189,independ:[0,3,6,14,30,182,184],index:[9,10,11,12,13,17,18,24,29,33,36,39,44,50,53,58,64,67,72,78,81,86,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,172,174,186,188],indic:[2,3,5,6,13,14,17,18,19,20,23,24,25,27,30,33,178,179,183,187,191],individu:[6,10,12,13,27,40,54,68,82,96,111,127,141,156,170,182,186,191],infifo_level:140,info:[3,13,18,27,33],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,17,19,20,21,22,24,25,26,27,29,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,179,180,181,182,183,186,187,191,192],infrastructur:[3,187],ingress:189,ingroup_level:140,init:[33,40,47,54,61,68,75,82,89,96,104,111,119,127,134,141,148,156,163,170,177],init_err:[95,110],initalvector:24,initi:[2,3,5,14,24,30,33,47,61,75,89,104,119,134,148,163,177,178,180,182,183,184,186,187,189,190,192],initialvector:[24,184],inlin:29,inline_sort:29,inner:27,input:[5,9,12,13,15,16,20,27,28,29,33,34,36,40,43,44,48,50,54,57,58,62,64,68,71,72,76,78,82,85,86,90,92,96,98,99,100,105,107,111,113,114,115,121,123,127,129,130,131,135,137,141,143,144,145,150,152,156,158,159,160,164,166,170,172,173,174,180,181,186,190],insecur:26,insert:2,insid:[33,180,187,191],instal:191,instanc:[14,15,16,24,26,28,29,33,179,181,189],instead:[5,24,29,179,180,182,184,186,188,190],instrument:[0,4,188,191,193],insur:6,int_cal_l:[95,110],intact:2,intaggr_levi_pend:[39,53,67,81,126,140,155,169],intaggr_vintr_pend:[95,110,126,140,155,169],integ:[21,24,186,188,191],integ_check:2,integr:[0,14,20,26,27,29,30,178,184,190],intend:[3,30,38,52,66,80,94,109,125,139,154,168],intent:[2,18],intention:26,interact:[0,2,3,14],interchang:0,interconnect:[24,37,51,65,79,93,108,124,138,153,167,183],interest:[5,33,179],interfac:[0,4,11,14,22,33,39,53,67,81,95,110,126,140,155,169,180,183,193],intern:[5,9,12,13,14,18,20,27,29,187,192],internet:187,interpret:[0,2,5,13,24,33,183,187,193],interrupt:[0,2,9,14,33,120],intial:27,intiti:24,intput:29,intr:[39,53,67,81,95,110,126,140,155,169],intr_224:[133,147,162,176],intr_225:[133,147,162,176],intr_226:[133,147,162,176],intr_227:[133,147,162,176],intr_64:[46,60,74,88,133,147,162,176],intr_65:[46,60,74,88,133,147,162,176],intr_66:[88,133,147,162,176],intr_67:[46,60,74,88,133,147,162,176],intr_69:133,intr_70:[133,147,162,176],intr_71:[133,147,162,176],intr_72:[133,147,162,176],intr_73:[133,147,162,176],intr_74:[133,147,162,176],intr_75:[147,162,176],intr_done_level:[95,110,126,140,155,169],intr_pend:[95,110,126,140,155,169],intr_spi:[95,110,126,140,155,169],intr_wwd:140,intreg:24,intrins:188,introduc:[0,179,183],introduct:193,invalid:[5,7,13,17,20,24,26,29,33,95,110,126,140,155,169,179],invalid_st:33,invas:[14,24,191],invoc:14,invok:[6,28,179,180,181,192],involv:[14,15,16,23,28,29],invovl:14,io_pvu0_exp_intr:126,io_tbu0_ras_intr:140,ir_input:33,ir_inst:29,ir_output:33,iram:192,irbit:191,irq:[4,6,12,13,33,46,60,74,88,103,118,126,133,140,147,155,162,169,176,183],irq_dst_host_irq:33,irq_dst_id:33,irq_global_ev:33,irq_ia_id:33,irq_ia_init:33,irq_ia_map_vint:33,irq_ia_oes_get:33,irq_ia_oes_set:33,irq_ia_unmap_vint:33,irq_init:33,irq_ir_cfg:33,irq_ir_clr:33,irq_ir_init:33,irq_releaes_respons:9,irq_releas:[9,33],irq_secondary_host:33,irq_set:[9,33],irq_set_respons:9,irq_src_id:33,irq_src_index:33,irq_vint:33,irq_vint_status_bit_index:33,irrespect:182,isc:[12,192],island:[0,38,66,80,94,109,125,139,154,168],iso:24,isol:[6,7,8,26,28,30],issu:[5,8,33,180],iter:[12,14],iterationcnt:[24,184],itm:[26,33],its:[2,5,10,12,13,14,24,27,178,180,188,189,191],itself:[0,14,27,189],itu:24,j7200:[14,27,33,182,188,189,193],j7200_dev_a72ss0_core0:[121,122,134],j7200_dev_a72ss0_core0_0:[121,122,134],j7200_dev_a72ss0_core0_1:[121,122,134],j7200_dev_atl0:[121,122,134],j7200_dev_board0:[121,122,134],j7200_dev_cmpevent_intrtr0:[121,122,126,132,134],j7200_dev_compute_cluster0:[121,122,134],j7200_dev_compute_cluster0_cfg_wrap:[122,134],j7200_dev_compute_cluster0_clec:[122,134],j7200_dev_compute_cluster0_core_cor:[122,134],j7200_dev_compute_cluster0_debug_wrap:[122,134],j7200_dev_compute_cluster0_divh2_divh0:[122,134],j7200_dev_compute_cluster0_divp_tft0:[122,134],j7200_dev_compute_cluster0_dmsc_wrap:[122,134],j7200_dev_compute_cluster0_en_msmc_domain:[122,134],j7200_dev_compute_cluster0_gic500ss:[122,126,134],j7200_dev_compute_cluster0_pbist_wrap:[121,122,134],j7200_dev_cpsw0:[121,122,126,134],j7200_dev_cpsw_tx_rgmii0:[121,122,134],j7200_dev_cpt2_aggr0:[121,122,134],j7200_dev_cpt2_aggr1:[121,122,134],j7200_dev_cpt2_aggr2:[121,122,134],j7200_dev_cpt2_aggr3:[121,122,134],j7200_dev_dcc0:[121,122,126,134],j7200_dev_dcc1:[121,122,126,134],j7200_dev_dcc2:[121,122,126,134],j7200_dev_dcc3:[121,122,126,134],j7200_dev_dcc4:[121,122,126,134],j7200_dev_dcc5:[121,122,126,134],j7200_dev_dcc6:[121,122,126,134],j7200_dev_ddr0:[121,122,126,134],j7200_dev_debugss_wrap0:[121,122,134],j7200_dev_ecap0:[121,122,126,134],j7200_dev_ecap1:[121,122,126,134],j7200_dev_ecap2:[121,122,126,134],j7200_dev_ehrpwm0:[121,122,126,134],j7200_dev_ehrpwm1:[121,122,126,134],j7200_dev_ehrpwm2:[121,122,126,134],j7200_dev_ehrpwm3:[121,122,126,134],j7200_dev_ehrpwm4:[121,122,126,134],j7200_dev_ehrpwm5:[121,122,126,134],j7200_dev_elm0:[121,122,126,134],j7200_dev_emif_data_0_vd:[122,134],j7200_dev_eqep0:[121,122,126,134],j7200_dev_eqep1:[121,122,126,134],j7200_dev_eqep2:[121,122,126,134],j7200_dev_esm0:[121,122,126,134],j7200_dev_ffi_main_infra_cbass_vd:[122,134],j7200_dev_ffi_main_ip_cbass_vd:[122,134],j7200_dev_ffi_main_rc_cbass_vd:[122,134],j7200_dev_gpio0:[121,122,126,134],j7200_dev_gpio2:[121,122,126,134],j7200_dev_gpio4:[121,122,126,134],j7200_dev_gpio6:[121,122,126,134],j7200_dev_gpiomux_intrtr0:[121,122,126,132,134],j7200_dev_gpmc0:[121,122,126,134],j7200_dev_gtc0:[121,122,126,134],j7200_dev_i2c0:[121,122,126,134],j7200_dev_i2c1:[121,122,126,134],j7200_dev_i2c2:[121,122,126,134],j7200_dev_i2c3:[121,122,126,134],j7200_dev_i2c4:[121,122,126,134],j7200_dev_i2c5:[121,122,126,134],j7200_dev_i2c6:[121,122,126,134],j7200_dev_i3c0:[121,122,126,134],j7200_dev_led0:[121,122,134],j7200_dev_main0:[122,134],j7200_dev_main2mcu_lvl_intrtr0:[122,126,132,134],j7200_dev_main2mcu_pls_intrtr0:[122,126,132,134],j7200_dev_main2wkupmcu_vd:[122,134],j7200_dev_main_pll8_sel_extwave_vd:[121,122,134],j7200_dev_mcan0:[121,122,126,134],j7200_dev_mcan10:[121,122,126,134],j7200_dev_mcan11:[121,122,126,134],j7200_dev_mcan12:[121,122,126,134],j7200_dev_mcan13:[121,122,126,134],j7200_dev_mcan14:[121,122,126,134],j7200_dev_mcan15:[121,122,126,134],j7200_dev_mcan16:[121,122,126,134],j7200_dev_mcan17:[121,122,126,134],j7200_dev_mcan1:[121,122,126,134],j7200_dev_mcan2:[121,122,126,134],j7200_dev_mcan3:[121,122,126,134],j7200_dev_mcan4:[121,122,126,134],j7200_dev_mcan5:[121,122,126,134],j7200_dev_mcan6:[121,122,126,134],j7200_dev_mcan7:[121,122,126,134],j7200_dev_mcan8:[121,122,126,134],j7200_dev_mcan9:[121,122,126,134],j7200_dev_mcasp0:[121,122,126,134],j7200_dev_mcasp1:[121,122,126,134],j7200_dev_mcasp2:[121,122,126,134],j7200_dev_mcspi0:[121,122,126,134],j7200_dev_mcspi1:[121,122,126,134],j7200_dev_mcspi2:[121,122,126,134],j7200_dev_mcspi3:[121,122,126,134],j7200_dev_mcspi4:[121,122,126,134],j7200_dev_mcspi5:[121,122,126,134],j7200_dev_mcspi6:[121,122,126,134],j7200_dev_mcspi7:[121,122,126,134],j7200_dev_mcu_adc0:[121,122,134],j7200_dev_mcu_adc1:[121,122,134],j7200_dev_mcu_cpsw0:[121,122,126,134],j7200_dev_mcu_cpt2_aggr0:[121,122,134],j7200_dev_mcu_dcc0:[121,122,134],j7200_dev_mcu_dcc1:[121,122,134],j7200_dev_mcu_dcc2:[121,122,134],j7200_dev_mcu_esm0:[121,122,134],j7200_dev_mcu_fss0:[122,134],j7200_dev_mcu_fss0_fsas_0:[121,122,134],j7200_dev_mcu_fss0_hyperbus1p0_0:[121,122,134],j7200_dev_mcu_fss0_ospi_0:[121,122,134],j7200_dev_mcu_fss0_ospi_1:[121,122,134],j7200_dev_mcu_i2c0:[121,122,134],j7200_dev_mcu_i2c1:[121,122,134],j7200_dev_mcu_i3c0:[121,122,134],j7200_dev_mcu_i3c1:[121,122,134],j7200_dev_mcu_mcan0:[121,122,134],j7200_dev_mcu_mcan1:[121,122,134],j7200_dev_mcu_mcspi0:[121,122,134],j7200_dev_mcu_mcspi1:[121,122,134],j7200_dev_mcu_mcspi2:[121,122,134],j7200_dev_mcu_navss0:[122,130,134],j7200_dev_mcu_navss0_intr_0:[121,122,126,132,134],j7200_dev_mcu_navss0_mcrc_0:[121,122,126,134],j7200_dev_mcu_navss0_modss:[121,122,134],j7200_dev_mcu_navss0_proxy0:[121,122,129,132,134],j7200_dev_mcu_navss0_ringacc0:[121,122,126,131,132,134],j7200_dev_mcu_navss0_udmap_0:[121,122,123,126,132,134],j7200_dev_mcu_navss0_udmass:[121,122,134],j7200_dev_mcu_navss0_udmass_inta_0:[121,122,126,132,134],j7200_dev_mcu_pbist0:[121,122,134],j7200_dev_mcu_pbist1:[121,122,134],j7200_dev_mcu_pbist2:[121,122,134],j7200_dev_mcu_r5fss0:[122,134],j7200_dev_mcu_r5fss0_core0:[121,122,126,134],j7200_dev_mcu_r5fss0_core1:[121,122,126,134],j7200_dev_mcu_rti0:[121,122,134],j7200_dev_mcu_rti1:[121,122,134],j7200_dev_mcu_sa2_ul0:[121,122,134,189],j7200_dev_mcu_timer0:[121,122,134],j7200_dev_mcu_timer1:[121,122,134],j7200_dev_mcu_timer1_clksel_vd:[121,122,134],j7200_dev_mcu_timer2:[121,122,134],j7200_dev_mcu_timer3:[121,122,134],j7200_dev_mcu_timer3_clksel_vd:[121,122,134],j7200_dev_mcu_timer4:[121,122,134],j7200_dev_mcu_timer5:[121,122,134],j7200_dev_mcu_timer5_clksel_vd:[121,122,134],j7200_dev_mcu_timer6:[121,122,134],j7200_dev_mcu_timer7:[121,122,134],j7200_dev_mcu_timer7_clksel_vd:[121,122,134],j7200_dev_mcu_timer8:[121,122,134],j7200_dev_mcu_timer9:[121,122,134],j7200_dev_mcu_timer9_clksel_vd:[121,122,134],j7200_dev_mcu_uart0:[121,122,134],j7200_dev_mmcsd0:[121,122,126,134],j7200_dev_mmcsd1:[121,122,126,134],j7200_dev_navss0:[121,122,126,130,134],j7200_dev_navss0_cpts_0:[121,122,126,134],j7200_dev_navss0_dti_0:[121,122,134],j7200_dev_navss0_intr_router_0:[121,122,126,132,134],j7200_dev_navss0_mailbox_0:[121,122,126,134],j7200_dev_navss0_mailbox_10:[121,122,126,134],j7200_dev_navss0_mailbox_11:[121,122,126,134],j7200_dev_navss0_mailbox_1:[121,122,126,134],j7200_dev_navss0_mailbox_2:[121,122,126,134],j7200_dev_navss0_mailbox_3:[121,122,126,134],j7200_dev_navss0_mailbox_4:[121,122,126,134],j7200_dev_navss0_mailbox_5:[121,122,126,134],j7200_dev_navss0_mailbox_6:[121,122,126,134],j7200_dev_navss0_mailbox_7:[121,122,126,134],j7200_dev_navss0_mailbox_8:[121,122,126,134],j7200_dev_navss0_mailbox_9:[121,122,126,134],j7200_dev_navss0_mcrc_0:[121,122,126,134],j7200_dev_navss0_modss:[121,122,134],j7200_dev_navss0_modss_inta_0:[121,122,126,132,134],j7200_dev_navss0_modss_inta_1:[121,122,126,132,134],j7200_dev_navss0_proxy_0:[121,122,129,132,134],j7200_dev_navss0_ringacc_0:[121,122,126,131,132,134],j7200_dev_navss0_spinlock_0:[121,122,134],j7200_dev_navss0_tbu_0:[121,122,134],j7200_dev_navss0_timermgr_0:[121,122,134],j7200_dev_navss0_timermgr_1:[121,122,134],j7200_dev_navss0_udmap_0:[121,122,123,126,132,134],j7200_dev_navss0_udmass:[121,122,134],j7200_dev_navss0_udmass_inta_0:[121,122,126,132,134],j7200_dev_navss0_virtss:[121,122,126,134],j7200_dev_pbist0:[121,122,134],j7200_dev_pbist1:[121,122,134],j7200_dev_pbist2:[121,122,134],j7200_dev_pcie1:[121,122,126,134],j7200_dev_psc0:[121,122,134],j7200_dev_r5fss0:[122,134],j7200_dev_r5fss0_core0:[121,122,126,134],j7200_dev_r5fss0_core1:[121,122,126,134],j7200_dev_rti0:[121,122,134],j7200_dev_rti1:[121,122,134],j7200_dev_rti28:[121,122,134],j7200_dev_rti29:[121,122,134],j7200_dev_serdes_10g1:[121,122,134],j7200_dev_stm0:[121,122,134],j7200_dev_timer0:[121,122,126,134],j7200_dev_timer10:[121,122,126,134],j7200_dev_timer11:[121,122,126,134],j7200_dev_timer11_clksel_vd:[121,122,134],j7200_dev_timer12:[121,122,126,134],j7200_dev_timer13:[121,122,126,134],j7200_dev_timer13_clksel_vd:[121,122,134],j7200_dev_timer14:[121,122,126,134],j7200_dev_timer15:[121,122,126,134],j7200_dev_timer15_clksel_vd:[121,122,134],j7200_dev_timer16:[121,122,126,134],j7200_dev_timer17:[121,122,126,134],j7200_dev_timer17_clksel_vd:[121,122,134],j7200_dev_timer18:[121,122,126,134],j7200_dev_timer19:[121,122,126,134],j7200_dev_timer19_clksel_vd:[121,122,134],j7200_dev_timer1:[121,122,126,134],j7200_dev_timer1_clksel_vd:[121,122,134],j7200_dev_timer2:[121,122,126,134],j7200_dev_timer3:[121,122,126,134],j7200_dev_timer3_clksel_vd:[121,122,134],j7200_dev_timer4:[121,122,126,134],j7200_dev_timer5:[121,122,126,134],j7200_dev_timer5_clksel_vd:[121,122,134],j7200_dev_timer6:[121,122,126,134],j7200_dev_timer7:[121,122,126,134],j7200_dev_timer7_clksel_vd:[121,122,134],j7200_dev_timer8:[121,122,126,134],j7200_dev_timer9:[121,122,126,134],j7200_dev_timer9_clksel_vd:[121,122,134],j7200_dev_timesync_intrtr0:[122,126,132,134],j7200_dev_uart0:[121,122,126,134],j7200_dev_uart1:[121,122,126,134],j7200_dev_uart2:[121,122,126,134],j7200_dev_uart3:[121,122,126,134],j7200_dev_uart4:[121,122,126,134],j7200_dev_uart5:[121,122,126,134],j7200_dev_uart6:[121,122,126,134],j7200_dev_uart7:[121,122,126,134],j7200_dev_uart8:[121,122,126,134],j7200_dev_uart9:[121,122,126,134],j7200_dev_usb0:[121,122,126,134],j7200_dev_wkup_ddpa0:[121,122,134],j7200_dev_wkup_dmsc0:[122,134],j7200_dev_wkup_esm0:[121,122,126,134],j7200_dev_wkup_gpio0:[121,122,126,134],j7200_dev_wkup_gpio1:[121,122,126,134],j7200_dev_wkup_gpiomux_intrtr0:[122,126,132,134],j7200_dev_wkup_i2c0:[121,122,134],j7200_dev_wkup_porz_sync0:[121,122,134],j7200_dev_wkup_psc0:[121,122,134],j7200_dev_wkup_uart0:[121,122,134],j7200_dev_wkup_vtm0:[121,122,134],j7200_dev_wkup_wakeup0:[121,122,134],j7200_dev_wkupmcu2main_vd:[122,134],j721e:[14,29,33,182,184,188,189,193],j721e_dev_a72ss0:[135,136,148],j721e_dev_a72ss0_core0:[135,136,148],j721e_dev_a72ss0_core1:[135,136,148],j721e_dev_aasrc0:[135,136,140,148],j721e_dev_acspcie_buffer0:[135,136,148],j721e_dev_acspcie_buffer1:[135,136,148],j721e_dev_atl0:[135,136,148],j721e_dev_board0:[135,136,148],j721e_dev_c66ss0:[136,148],j721e_dev_c66ss0_core0:[135,136,140,148],j721e_dev_c66ss0_introuter0:[135,136,140,146,148],j721e_dev_c66ss0_pbist0:[136,148],j721e_dev_c66ss1:[136,148],j721e_dev_c66ss1_core0:[135,136,140,148],j721e_dev_c66ss1_introuter0:[135,136,140,146,148],j721e_dev_c66ss1_pbist0:[136,148],j721e_dev_c71ss0:[135,136,148],j721e_dev_c71ss0_mma:[135,136,148],j721e_dev_c71x_0_pbist_vd:[136,148],j721e_dev_cmpevent_intrtr0:[135,136,140,146,148],j721e_dev_compute_cluster0:[136,140,148],j721e_dev_compute_cluster0_cfg_wrap:[135,136,148],j721e_dev_compute_cluster0_clec:[135,136,140,148],j721e_dev_compute_cluster0_core_cor:[135,136,148],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[135,136,148],j721e_dev_compute_cluster0_debug_wrap:[135,136,148],j721e_dev_compute_cluster0_divh2_divh0:[136,148],j721e_dev_compute_cluster0_divp_tft0:[136,148],j721e_dev_compute_cluster0_dmsc_wrap:[135,136,148],j721e_dev_compute_cluster0_en_msmc_domain:[135,136,148],j721e_dev_compute_cluster0_gic500ss:[135,136,140,148],j721e_dev_compute_cluster0_pbist_wrap:[135,136,148],j721e_dev_cpsw0:[135,136,140,148],j721e_dev_cpt2_aggr0:[135,136,148],j721e_dev_cpt2_aggr1:[135,136,148],j721e_dev_cpt2_aggr2:[135,136,148],j721e_dev_csi_psilss0:[135,136,148],j721e_dev_csi_rx_if0:[135,136,140,148],j721e_dev_csi_rx_if1:[135,136,140,148],j721e_dev_csi_tx_if0:[135,136,140,148],j721e_dev_dcc0:[135,136,140,148],j721e_dev_dcc10:[135,136,140,148],j721e_dev_dcc11:[135,136,140,148],j721e_dev_dcc12:[135,136,140,148],j721e_dev_dcc1:[135,136,140,148],j721e_dev_dcc2:[135,136,140,148],j721e_dev_dcc3:[135,136,140,148],j721e_dev_dcc4:[135,136,140,148],j721e_dev_dcc5:[135,136,140,148],j721e_dev_dcc6:[135,136,140,148],j721e_dev_dcc7:[135,136,140,148],j721e_dev_dcc8:[135,136,140,148],j721e_dev_dcc9:[135,136,140,148],j721e_dev_ddr0:[135,136,140,148],j721e_dev_debugss_wrap0:[135,136,148],j721e_dev_decoder0:[135,136,140,148],j721e_dev_dmpac0:[135,136,148],j721e_dev_dmpac0_sde_0:[135,136,148],j721e_dev_dphy_rx0:[135,136,148],j721e_dev_dphy_rx1:[135,136,148],j721e_dev_dphy_tx0:[135,136,148],j721e_dev_dss0:[135,136,140,148],j721e_dev_dss_dsi0:[135,136,140,148],j721e_dev_dss_edp0:[135,136,140,148],j721e_dev_ecap0:[135,136,140,148],j721e_dev_ecap1:[135,136,140,148],j721e_dev_ecap2:[135,136,140,148],j721e_dev_ehrpwm0:[135,136,140,148],j721e_dev_ehrpwm1:[135,136,140,148],j721e_dev_ehrpwm2:[135,136,140,148],j721e_dev_ehrpwm3:[135,136,140,148],j721e_dev_ehrpwm4:[135,136,140,148],j721e_dev_ehrpwm5:[135,136,140,148],j721e_dev_elm0:[135,136,140,148],j721e_dev_emif_data_0_vd:[136,148],j721e_dev_encoder0:[135,136,140,148],j721e_dev_eqep0:[135,136,140,148],j721e_dev_eqep1:[135,136,140,148],j721e_dev_eqep2:[135,136,140,148],j721e_dev_esm0:[135,136,140,148],j721e_dev_gpio0:[135,136,140,148],j721e_dev_gpio1:[135,136,140,148],j721e_dev_gpio2:[135,136,140,148],j721e_dev_gpio3:[135,136,140,148],j721e_dev_gpio4:[135,136,140,148],j721e_dev_gpio5:[135,136,140,148],j721e_dev_gpio6:[135,136,140,148],j721e_dev_gpio7:[135,136,140,148],j721e_dev_gpiomux_intrtr0:[135,136,140,146,148],j721e_dev_gpmc0:[135,136,140,148],j721e_dev_gpu0:[136,148],j721e_dev_gpu0_dft_pbist_0:[136,148],j721e_dev_gpu0_gpu_0:[135,136,148],j721e_dev_gpu0_gpucore_0:[136,148],j721e_dev_gtc0:[135,136,140,148],j721e_dev_i2c0:[135,136,140,148],j721e_dev_i2c1:[135,136,140,148],j721e_dev_i2c2:[135,136,140,148],j721e_dev_i2c3:[135,136,140,148],j721e_dev_i2c4:[135,136,140,148],j721e_dev_i2c5:[135,136,140,148],j721e_dev_i2c6:[135,136,140,148],j721e_dev_i3c0:[135,136,140,148],j721e_dev_led0:[135,136,148],j721e_dev_main2mcu_lvl_intrtr0:[135,136,140,146,148],j721e_dev_main2mcu_pls_intrtr0:[135,136,140,146,148],j721e_dev_main2wkupmcu_vd:[136,148],j721e_dev_main_pll8_sel_extwave_vd:[135,136,148],j721e_dev_mcan0:[135,136,140,148],j721e_dev_mcan10:[135,136,140,148],j721e_dev_mcan11:[135,136,140,148],j721e_dev_mcan12:[135,136,140,148],j721e_dev_mcan13:[135,136,140,148],j721e_dev_mcan1:[135,136,140,148],j721e_dev_mcan2:[135,136,140,148],j721e_dev_mcan3:[135,136,140,148],j721e_dev_mcan4:[135,136,140,148],j721e_dev_mcan5:[135,136,140,148],j721e_dev_mcan6:[135,136,140,148],j721e_dev_mcan7:[135,136,140,148],j721e_dev_mcan8:[135,136,140,148],j721e_dev_mcan9:[135,136,140,148],j721e_dev_mcasp0:[135,136,140,148],j721e_dev_mcasp10:[135,136,140,148],j721e_dev_mcasp11:[135,136,140,148],j721e_dev_mcasp1:[135,136,140,148],j721e_dev_mcasp2:[135,136,140,148],j721e_dev_mcasp3:[135,136,140,148],j721e_dev_mcasp4:[135,136,140,148],j721e_dev_mcasp5:[135,136,140,148],j721e_dev_mcasp6:[135,136,140,148],j721e_dev_mcasp7:[135,136,140,148],j721e_dev_mcasp8:[135,136,140,148],j721e_dev_mcasp9:[135,136,140,148],j721e_dev_mcspi0:[135,136,140,148],j721e_dev_mcspi1:[135,136,140,148],j721e_dev_mcspi2:[135,136,140,148],j721e_dev_mcspi3:[135,136,140,148],j721e_dev_mcspi4:[135,136,140,148],j721e_dev_mcspi5:[135,136,140,148],j721e_dev_mcspi6:[135,136,140,148],j721e_dev_mcspi7:[135,136,140,148],j721e_dev_mcu_adc12_16ffc0:[135,136,140,148],j721e_dev_mcu_adc12_16ffc1:[135,136,140,148],j721e_dev_mcu_cpsw0:[135,136,140,148],j721e_dev_mcu_cpt2_aggr0:[135,136,148],j721e_dev_mcu_dcc0:[135,136,140,148],j721e_dev_mcu_dcc1:[135,136,140,148],j721e_dev_mcu_dcc2:[135,136,140,148],j721e_dev_mcu_esm0:[135,136,140,148],j721e_dev_mcu_fss0:[136,148],j721e_dev_mcu_fss0_fsas_0:[135,136,140,148],j721e_dev_mcu_fss0_hyperbus1p0_0:[135,136,140,148],j721e_dev_mcu_fss0_ospi_0:[135,136,140,148],j721e_dev_mcu_fss0_ospi_1:[135,136,140,148],j721e_dev_mcu_i2c0:[135,136,140,148],j721e_dev_mcu_i2c1:[135,136,140,148],j721e_dev_mcu_i3c0:[135,136,140,148],j721e_dev_mcu_i3c1:[135,136,140,148],j721e_dev_mcu_mcan0:[135,136,140,148],j721e_dev_mcu_mcan1:[135,136,140,148],j721e_dev_mcu_mcspi0:[135,136,140,148],j721e_dev_mcu_mcspi1:[135,136,140,148],j721e_dev_mcu_mcspi2:[135,136,140,148],j721e_dev_mcu_navss0:[136,144,148],j721e_dev_mcu_navss0_intr_0:[135,136,140,146,148],j721e_dev_mcu_navss0_mcrc_0:[135,136,140,148],j721e_dev_mcu_navss0_modss:[135,136,148],j721e_dev_mcu_navss0_proxy0:[135,136,143,146,148],j721e_dev_mcu_navss0_ringacc0:[135,136,140,145,146,148],j721e_dev_mcu_navss0_udmap_0:[135,136,137,140,146,148],j721e_dev_mcu_navss0_udmass:[135,136,148],j721e_dev_mcu_navss0_udmass_inta_0:[135,136,140,146,148],j721e_dev_mcu_pbist0:[136,148],j721e_dev_mcu_pbist1:[136,148],j721e_dev_mcu_r5fss0:[136,148],j721e_dev_mcu_r5fss0_core0:[135,136,140,148],j721e_dev_mcu_r5fss0_core1:[135,136,140,148],j721e_dev_mcu_rti0:[135,136,148],j721e_dev_mcu_rti1:[135,136,148],j721e_dev_mcu_sa2_ul0:[135,136,140,148,189],j721e_dev_mcu_timer0:[135,136,140,148],j721e_dev_mcu_timer1:[135,136,140,148],j721e_dev_mcu_timer1_clksel_vd:[135,136,148],j721e_dev_mcu_timer2:[135,136,140,148],j721e_dev_mcu_timer3:[135,136,140,148],j721e_dev_mcu_timer3_clksel_vd:[135,136,148],j721e_dev_mcu_timer4:[135,136,140,148],j721e_dev_mcu_timer5:[135,136,140,148],j721e_dev_mcu_timer5_clksel_vd:[135,136,148],j721e_dev_mcu_timer6:[135,136,140,148],j721e_dev_mcu_timer7:[135,136,140,148],j721e_dev_mcu_timer7_clksel_vd:[135,136,148],j721e_dev_mcu_timer8:[135,136,140,148],j721e_dev_mcu_timer9:[135,136,140,148],j721e_dev_mcu_timer9_clksel_vd:[135,136,148],j721e_dev_mcu_uart0:[135,136,140,148],j721e_dev_mlb0:[135,136,140,148],j721e_dev_mmcsd0:[135,136,140,148],j721e_dev_mmcsd1:[135,136,140,148],j721e_dev_mmcsd2:[135,136,140,148],j721e_dev_navss0:[135,136,140,144,148],j721e_dev_navss0_cpts_0:[135,136,140,148],j721e_dev_navss0_dti_0:[135,136,148],j721e_dev_navss0_intr_router_0:[135,136,140,146,148],j721e_dev_navss0_mailbox_0:[135,136,140,148],j721e_dev_navss0_mailbox_10:[135,136,140,148],j721e_dev_navss0_mailbox_11:[135,136,140,148],j721e_dev_navss0_mailbox_1:[135,136,140,148],j721e_dev_navss0_mailbox_2:[135,136,140,148],j721e_dev_navss0_mailbox_3:[135,136,140,148],j721e_dev_navss0_mailbox_4:[135,136,140,148],j721e_dev_navss0_mailbox_5:[135,136,140,148],j721e_dev_navss0_mailbox_6:[135,136,140,148],j721e_dev_navss0_mailbox_7:[135,136,140,148],j721e_dev_navss0_mailbox_8:[135,136,140,148],j721e_dev_navss0_mailbox_9:[135,136,140,148],j721e_dev_navss0_mcrc_0:[135,136,140,148],j721e_dev_navss0_modss:[135,136,148],j721e_dev_navss0_modss_intaggr_0:[135,136,140,146,148],j721e_dev_navss0_modss_intaggr_1:[135,136,140,146,148],j721e_dev_navss0_proxy_0:[135,136,143,146,148],j721e_dev_navss0_pvu_0:[135,136,140,148],j721e_dev_navss0_pvu_1:[135,136,140,148],j721e_dev_navss0_pvu_2:[135,136,140,148],j721e_dev_navss0_ringacc_0:[135,136,140,145,146,148],j721e_dev_navss0_spinlock_0:[135,136,148],j721e_dev_navss0_tbu_0:[135,136,140,148],j721e_dev_navss0_tcu_0:[135,136,140,148],j721e_dev_navss0_timermgr_0:[135,136,148],j721e_dev_navss0_timermgr_1:[135,136,148],j721e_dev_navss0_udmap_0:[135,136,137,140,146,148],j721e_dev_navss0_udmass:[135,136,148],j721e_dev_navss0_udmass_intaggr_0:[135,136,140,146,148],j721e_dev_navss0_virtss:[135,136,148],j721e_dev_pbist0:[136,148],j721e_dev_pbist10:[136,148],j721e_dev_pbist1:[136,148],j721e_dev_pbist2:[136,148],j721e_dev_pbist3:[136,148],j721e_dev_pbist4:[136,148],j721e_dev_pbist5:[136,148],j721e_dev_pbist6:[136,148],j721e_dev_pbist7:[136,148],j721e_dev_pbist9:[136,148],j721e_dev_pcie0:[135,136,140,148],j721e_dev_pcie1:[135,136,140,148],j721e_dev_pcie2:[135,136,140,148],j721e_dev_pcie3:[135,136,140,148],j721e_dev_pru_icssg0:[135,136,140,148],j721e_dev_pru_icssg1:[135,136,140,148],j721e_dev_psc0:[135,136,148],j721e_dev_r5fss0:[136,148],j721e_dev_r5fss0_core0:[135,136,140,148],j721e_dev_r5fss0_core1:[135,136,140,148],j721e_dev_r5fss0_introuter0:[135,136,140,146,148],j721e_dev_r5fss1:[136,148],j721e_dev_r5fss1_core0:[135,136,140,148],j721e_dev_r5fss1_core1:[135,136,140,148],j721e_dev_r5fss1_introuter0:[135,136,140,146,148],j721e_dev_rti0:[135,136,148],j721e_dev_rti15:[135,136,148],j721e_dev_rti16:[135,136,148],j721e_dev_rti1:[135,136,148],j721e_dev_rti24:[135,136,140,148],j721e_dev_rti25:[135,136,140,148],j721e_dev_rti28:[135,136,148],j721e_dev_rti29:[135,136,148],j721e_dev_rti30:[135,136,148],j721e_dev_rti31:[135,136,148],j721e_dev_sa2_ul0:[135,136,140,148,189],j721e_dev_serdes_10g0:[135,136,148],j721e_dev_serdes_16g0:[135,136,148],j721e_dev_serdes_16g1:[135,136,148],j721e_dev_serdes_16g2:[135,136,148],j721e_dev_serdes_16g3:[135,136,148],j721e_dev_stm0:[135,136,148],j721e_dev_timer0:[135,136,140,148],j721e_dev_timer10:[135,136,140,148],j721e_dev_timer11:[135,136,140,148],j721e_dev_timer11_clksel_vd:[135,136,148],j721e_dev_timer12:[135,136,140,148],j721e_dev_timer13:[135,136,140,148],j721e_dev_timer13_clksel_vd:[135,136,148],j721e_dev_timer14:[135,136,140,148],j721e_dev_timer15:[135,136,140,148],j721e_dev_timer15_clksel_vd:[135,136,148],j721e_dev_timer16:[135,136,140,148],j721e_dev_timer17:[135,136,140,148],j721e_dev_timer17_clksel_vd:[135,136,148],j721e_dev_timer18:[135,136,140,148],j721e_dev_timer19:[135,136,140,148],j721e_dev_timer19_clksel_vd:[135,136,148],j721e_dev_timer1:[135,136,140,148],j721e_dev_timer1_clksel_vd:[135,136,148],j721e_dev_timer2:[135,136,140,148],j721e_dev_timer3:[135,136,140,148],j721e_dev_timer3_clksel_vd:[135,136,148],j721e_dev_timer4:[135,136,140,148],j721e_dev_timer5:[135,136,140,148],j721e_dev_timer5_clksel_vd:[135,136,148],j721e_dev_timer6:[135,136,140,148],j721e_dev_timer7:[135,136,140,148],j721e_dev_timer7_clksel_vd:[135,136,148],j721e_dev_timer8:[135,136,140,148],j721e_dev_timer9:[135,136,140,148],j721e_dev_timer9_clksel_vd:[135,136,148],j721e_dev_timesync_intrtr0:[135,136,140,146,148],j721e_dev_uart0:[135,136,140,148],j721e_dev_uart1:[135,136,140,148],j721e_dev_uart2:[135,136,140,148],j721e_dev_uart3:[135,136,140,148],j721e_dev_uart4:[135,136,140,148],j721e_dev_uart5:[135,136,140,148],j721e_dev_uart6:[135,136,140,148],j721e_dev_uart7:[135,136,140,148],j721e_dev_uart8:[135,136,140,148],j721e_dev_uart9:[135,136,140,148],j721e_dev_ufs0:[135,136,140,148],j721e_dev_usb0:[135,136,140,148],j721e_dev_usb1:[135,136,140,148],j721e_dev_vpac0:[135,136,148],j721e_dev_vpfe0:[135,136,140,148],j721e_dev_wkup_ddpa0:[135,136,148],j721e_dev_wkup_dmsc0:[136,148],j721e_dev_wkup_esm0:[135,136,140,148],j721e_dev_wkup_gpio0:[135,136,140,148],j721e_dev_wkup_gpio1:[135,136,140,148],j721e_dev_wkup_gpiomux_intrtr0:[135,136,140,146,148],j721e_dev_wkup_i2c0:[135,136,140,148],j721e_dev_wkup_porz_sync0:[135,136,148],j721e_dev_wkup_psc0:[135,136,148],j721e_dev_wkup_uart0:[135,136,140,148],j721e_dev_wkup_vtm0:[135,136,140,148],j721e_dev_wkupmcu2main_vd:[136,148],j721s2:[14,16,19,33,182,189,193],j721s2_dev_a72ss0:[150,151,163],j721s2_dev_a72ss0_core0:[150,151,163],j721s2_dev_a72ss0_core0_pbist_wrap:[151,163],j721s2_dev_a72ss0_core1:[150,151,163],j721s2_dev_acspcie_buffer0:[150,151,163],j721s2_dev_aggr_atb0:[150,151,163],j721s2_dev_atl0:[150,151,163],j721s2_dev_board0:[150,151,163],j721s2_dev_c71x_0_pbist_vd:[151,163],j721s2_dev_c71x_1_pbist_vd:[151,163],j721s2_dev_cmpevent_intrtr0:[150,151,155,161,163],j721s2_dev_codec0:[150,151,155,163],j721s2_dev_compute_cluster0:[151,163],j721s2_dev_compute_cluster0_c71ss0_0:[150,151,163],j721s2_dev_compute_cluster0_c71ss0_mma_0:[151,163],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[151,163],j721s2_dev_compute_cluster0_c71ss1_0:[150,151,163],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[151,163],j721s2_dev_compute_cluster0_cfg_wrap_0:[151,163],j721s2_dev_compute_cluster0_clec:[150,151,155,163],j721s2_dev_compute_cluster0_core_cor:[150,151,163],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[151,163],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[151,163],j721s2_dev_compute_cluster0_debug_wrap_0:[150,151,163],j721s2_dev_compute_cluster0_divh2_divh0_0:[151,163],j721s2_dev_compute_cluster0_divh2_divh0_1:[151,163],j721s2_dev_compute_cluster0_divp_tft0_0:[151,163],j721s2_dev_compute_cluster0_divp_tft0_1:[151,163],j721s2_dev_compute_cluster0_dmsc_wrap_0:[151,163],j721s2_dev_compute_cluster0_en_msmc_domain_0:[150,151,163],j721s2_dev_compute_cluster0_gic500ss:[150,151,155,163],j721s2_dev_compute_cluster0_pbist_wrap_0:[150,151,163],j721s2_dev_cpsw1:[150,151,155,163],j721s2_dev_cpt2_aggr0:[150,151,163],j721s2_dev_cpt2_aggr1:[150,151,163],j721s2_dev_cpt2_aggr2:[150,151,163],j721s2_dev_cpt2_aggr3:[150,151,163],j721s2_dev_cpt2_aggr4:[150,151,163],j721s2_dev_cpt2_aggr5:[150,151,163],j721s2_dev_csi_psilss0:[150,151,163],j721s2_dev_csi_rx_if0:[150,151,155,163],j721s2_dev_csi_rx_if1:[150,151,155,163],j721s2_dev_csi_tx_if_v2_0:[150,151,155,163],j721s2_dev_csi_tx_if_v2_1:[150,151,155,163],j721s2_dev_dcc0:[150,151,155,163],j721s2_dev_dcc1:[150,151,155,163],j721s2_dev_dcc2:[150,151,155,163],j721s2_dev_dcc3:[150,151,155,163],j721s2_dev_dcc4:[150,151,155,163],j721s2_dev_dcc5:[150,151,155,163],j721s2_dev_dcc6:[150,151,155,163],j721s2_dev_dcc7:[150,151,155,163],j721s2_dev_dcc8:[150,151,155,163],j721s2_dev_dcc9:[150,151,155,163],j721s2_dev_ddr0:[150,151,155,163],j721s2_dev_ddr1:[150,151,155,163],j721s2_dev_debugss_wrap0:[150,151,163],j721s2_dev_debugsuspendrtr0:[150,151,163],j721s2_dev_dmpac0:[150,151,163],j721s2_dev_dmpac0_ctset_0:[151,163],j721s2_dev_dmpac0_intd_0:[151,155,163],j721s2_dev_dmpac0_sde_0:[150,151,163],j721s2_dev_dmpac0_utc_0:[150,151,163],j721s2_dev_dmpac_vpac_psilss0:[150,151,163],j721s2_dev_dphy_rx0:[150,151,163],j721s2_dev_dphy_rx1:[150,151,163],j721s2_dev_dphy_tx0:[150,151,163],j721s2_dev_dphy_tx1:[150,151,163],j721s2_dev_dss0:[150,151,155,163],j721s2_dev_dss_dsi0:[150,151,155,163],j721s2_dev_dss_dsi1:[150,151,155,163],j721s2_dev_dss_edp0:[150,151,155,163],j721s2_dev_ecap0:[150,151,155,163],j721s2_dev_ecap1:[150,151,155,163],j721s2_dev_ecap2:[150,151,155,163],j721s2_dev_elm0:[150,151,155,163],j721s2_dev_emif_data_0_vd:[151,163],j721s2_dev_emif_data_1_vd:[151,163],j721s2_dev_epwm0:[150,151,155,163],j721s2_dev_epwm1:[150,151,155,163],j721s2_dev_epwm2:[150,151,155,163],j721s2_dev_epwm3:[150,151,155,163],j721s2_dev_epwm4:[150,151,155,163],j721s2_dev_epwm5:[150,151,155,163],j721s2_dev_eqep0:[150,151,155,163],j721s2_dev_eqep1:[150,151,155,163],j721s2_dev_eqep2:[150,151,155,163],j721s2_dev_esm0:[150,151,155,163],j721s2_dev_ffi_main_ac_cbass_vd:[151,163],j721s2_dev_ffi_main_ac_qm_cbass_vd:[151,163],j721s2_dev_ffi_main_hc_cbass_vd:[151,163],j721s2_dev_ffi_main_infra_cbass_vd:[151,163],j721s2_dev_ffi_main_ip_cbass_vd:[151,163],j721s2_dev_ffi_main_rc_cbass_vd:[151,163],j721s2_dev_gpio0:[150,151,155,163],j721s2_dev_gpio2:[150,151,155,163],j721s2_dev_gpio4:[150,151,155,163],j721s2_dev_gpio6:[150,151,155,163],j721s2_dev_gpiomux_intrtr0:[150,151,155,161,163],j721s2_dev_gpmc0:[150,151,155,163],j721s2_dev_gtc0:[150,151,155,163],j721s2_dev_i2c0:[150,151,155,163],j721s2_dev_i2c1:[150,151,155,163],j721s2_dev_i2c2:[150,151,155,163],j721s2_dev_i2c3:[150,151,155,163],j721s2_dev_i2c4:[150,151,155,163],j721s2_dev_i2c5:[150,151,155,163],j721s2_dev_i2c6:[150,151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0:[151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[151,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[151,163],j721s2_dev_j7am_32_64_atb_funnel0:[150,151,163],j721s2_dev_j7am_32_64_atb_funnel1:[150,151,163],j721s2_dev_j7am_32_64_atb_funnel2:[150,151,163],j721s2_dev_j7am_bolt_pgd0:[150,151,163],j721s2_dev_j7am_hwa_atb_funnel0:[150,151,163],j721s2_dev_j7am_main_16ff0:[150,151,163],j721s2_dev_j7am_pulsar_atb_funnel0:[150,151,163],j721s2_dev_led0:[150,151,163],j721s2_dev_main2mcu_lvl_intrtr0:[150,151,155,161,163],j721s2_dev_main2mcu_pls_intrtr0:[150,151,155,161,163],j721s2_dev_main2wkupmcu_vd:[151,163],j721s2_dev_main_pll8_sel_extwave_vd:[150,151,163],j721s2_dev_mcan0:[150,151,155,163],j721s2_dev_mcan10:[150,151,155,163],j721s2_dev_mcan11:[150,151,155,163],j721s2_dev_mcan12:[150,151,155,163],j721s2_dev_mcan13:[150,151,155,163],j721s2_dev_mcan14:[150,151,155,163],j721s2_dev_mcan15:[150,151,155,163],j721s2_dev_mcan16:[150,151,155,163],j721s2_dev_mcan17:[150,151,155,163],j721s2_dev_mcan1:[150,151,155,163],j721s2_dev_mcan2:[150,151,155,163],j721s2_dev_mcan3:[150,151,155,163],j721s2_dev_mcan4:[150,151,155,163],j721s2_dev_mcan5:[150,151,155,163],j721s2_dev_mcan6:[150,151,155,163],j721s2_dev_mcan7:[150,151,155,163],j721s2_dev_mcan8:[150,151,155,163],j721s2_dev_mcan9:[150,151,155,163],j721s2_dev_mcasp0:[150,151,155,163],j721s2_dev_mcasp1:[150,151,155,163],j721s2_dev_mcasp2:[150,151,155,163],j721s2_dev_mcasp3:[150,151,155,163],j721s2_dev_mcasp4:[150,151,155,163],j721s2_dev_mcspi0:[150,151,155,163],j721s2_dev_mcspi1:[150,151,155,163],j721s2_dev_mcspi2:[150,151,155,163],j721s2_dev_mcspi3:[150,151,155,163],j721s2_dev_mcspi4:[150,151,155,163],j721s2_dev_mcspi5:[150,151,155,163],j721s2_dev_mcspi6:[150,151,155,163],j721s2_dev_mcspi7:[150,151,155,163],j721s2_dev_mcu_adc12fc_16ffc0:[150,151,163],j721s2_dev_mcu_adc12fc_16ffc1:[150,151,163],j721s2_dev_mcu_cpsw0:[150,151,155,163],j721s2_dev_mcu_cpt2_aggr0:[150,151,163],j721s2_dev_mcu_dcc0:[150,151,163],j721s2_dev_mcu_dcc1:[150,151,163],j721s2_dev_mcu_dcc2:[150,151,163],j721s2_dev_mcu_esm0:[150,151,163],j721s2_dev_mcu_fss0:[151,163],j721s2_dev_mcu_fss0_fsas_0:[150,151,163],j721s2_dev_mcu_fss0_hyperbus1p0_0:[150,151,163],j721s2_dev_mcu_fss0_ospi_0:[150,151,163],j721s2_dev_mcu_fss0_ospi_1:[150,151,163],j721s2_dev_mcu_i2c0:[150,151,163],j721s2_dev_mcu_i2c1:[150,151,163],j721s2_dev_mcu_i3c0:[150,151,163],j721s2_dev_mcu_i3c1:[150,151,163],j721s2_dev_mcu_mcan0:[150,151,163],j721s2_dev_mcu_mcan1:[150,151,163],j721s2_dev_mcu_mcspi0:[150,151,163],j721s2_dev_mcu_mcspi1:[150,151,163],j721s2_dev_mcu_mcspi2:[150,151,163],j721s2_dev_mcu_navss0:[151,159,163],j721s2_dev_mcu_navss0_intr_router_0:[150,151,155,161,163],j721s2_dev_mcu_navss0_mcrc_0:[150,151,155,163],j721s2_dev_mcu_navss0_modss:[150,151,163],j721s2_dev_mcu_navss0_proxy0:[150,151,158,161,163],j721s2_dev_mcu_navss0_ringacc0:[150,151,155,160,161,163],j721s2_dev_mcu_navss0_udmap_0:[150,151,152,155,161,163],j721s2_dev_mcu_navss0_udmass:[150,151,163],j721s2_dev_mcu_navss0_udmass_inta_0:[150,151,155,161,163],j721s2_dev_mcu_pbist0:[150,151,163],j721s2_dev_mcu_pbist1:[150,151,163],j721s2_dev_mcu_pbist2:[150,151,163],j721s2_dev_mcu_r5fss0:[151,163],j721s2_dev_mcu_r5fss0_core0:[150,151,155,163],j721s2_dev_mcu_r5fss0_core1:[150,151,155,163],j721s2_dev_mcu_rti0:[150,151,163],j721s2_dev_mcu_rti1:[150,151,163],j721s2_dev_mcu_timer0:[150,151,163],j721s2_dev_mcu_timer1:[150,151,163],j721s2_dev_mcu_timer1_clksel_vd:[150,151,163],j721s2_dev_mcu_timer2:[150,151,163],j721s2_dev_mcu_timer3:[150,151,163],j721s2_dev_mcu_timer3_clksel_vd:[150,151,163],j721s2_dev_mcu_timer4:[150,151,163],j721s2_dev_mcu_timer5:[150,151,163],j721s2_dev_mcu_timer5_clksel_vd:[150,151,163],j721s2_dev_mcu_timer6:[150,151,163],j721s2_dev_mcu_timer7:[150,151,163],j721s2_dev_mcu_timer7_clksel_vd:[150,151,163],j721s2_dev_mcu_timer8:[150,151,163],j721s2_dev_mcu_timer9:[150,151,163],j721s2_dev_mcu_timer9_clksel_vd:[150,151,163],j721s2_dev_mcu_uart0:[150,151,163],j721s2_dev_mmcsd0:[150,151,155,163],j721s2_dev_mmcsd1:[150,151,155,163],j721s2_dev_navss0:[150,151,155,159,163],j721s2_dev_navss0_bcdma_0:[150,151,152,160,161,163],j721s2_dev_navss0_cpts_0:[150,151,155,163],j721s2_dev_navss0_intr_0:[150,151,155,161,163],j721s2_dev_navss0_mailbox1_0:[150,151,155,163],j721s2_dev_navss0_mailbox1_10:[150,151,155,163],j721s2_dev_navss0_mailbox1_11:[150,151,155,163],j721s2_dev_navss0_mailbox1_1:[150,151,155,163],j721s2_dev_navss0_mailbox1_2:[150,151,155,163],j721s2_dev_navss0_mailbox1_3:[150,151,155,163],j721s2_dev_navss0_mailbox1_4:[150,151,155,163],j721s2_dev_navss0_mailbox1_5:[150,151,155,163],j721s2_dev_navss0_mailbox1_6:[150,151,155,163],j721s2_dev_navss0_mailbox1_7:[150,151,155,163],j721s2_dev_navss0_mailbox1_8:[150,151,155,163],j721s2_dev_navss0_mailbox1_9:[150,151,155,163],j721s2_dev_navss0_mailbox_0:[150,151,155,163],j721s2_dev_navss0_mailbox_10:[150,151,155,163],j721s2_dev_navss0_mailbox_11:[150,151,155,163],j721s2_dev_navss0_mailbox_1:[150,151,155,163],j721s2_dev_navss0_mailbox_2:[150,151,155,163],j721s2_dev_navss0_mailbox_3:[150,151,155,163],j721s2_dev_navss0_mailbox_4:[150,151,155,163],j721s2_dev_navss0_mailbox_5:[150,151,155,163],j721s2_dev_navss0_mailbox_6:[150,151,155,163],j721s2_dev_navss0_mailbox_7:[150,151,155,163],j721s2_dev_navss0_mailbox_8:[150,151,155,163],j721s2_dev_navss0_mailbox_9:[150,151,155,163],j721s2_dev_navss0_mcrc_0:[150,151,155,163],j721s2_dev_navss0_modss:[150,151,163],j721s2_dev_navss0_modss_inta_0:[150,151,155,161,163],j721s2_dev_navss0_modss_inta_1:[150,151,155,161,163],j721s2_dev_navss0_proxy_0:[150,151,158,161,163],j721s2_dev_navss0_pvu_0:[150,151,155,163],j721s2_dev_navss0_pvu_1:[150,151,155,163],j721s2_dev_navss0_ringacc_0:[150,151,155,160,161,163],j721s2_dev_navss0_spinlock_0:[150,151,163],j721s2_dev_navss0_timermgr_0:[150,151,163],j721s2_dev_navss0_timermgr_1:[150,151,163],j721s2_dev_navss0_udmap_0:[150,151,152,155,161,163],j721s2_dev_navss0_udmass:[150,151,163],j721s2_dev_navss0_udmass_inta_0:[150,151,155,161,163],j721s2_dev_navss0_virtss:[150,151,163],j721s2_dev_pbist0:[150,151,163],j721s2_dev_pbist10:[150,151,163],j721s2_dev_pbist11:[150,151,163],j721s2_dev_pbist1:[150,151,163],j721s2_dev_pbist2:[150,151,163],j721s2_dev_pbist3:[150,151,163],j721s2_dev_pbist4:[150,151,163],j721s2_dev_pbist5:[150,151,163],j721s2_dev_pbist7:[151,163],j721s2_dev_pbist8:[151,163],j721s2_dev_pcie1:[150,151,155,163],j721s2_dev_psc0:[150,151,163],j721s2_dev_r5fss0:[151,163],j721s2_dev_r5fss0_core0:[150,151,155,163],j721s2_dev_r5fss0_core1:[150,151,155,163],j721s2_dev_r5fss1:[151,163],j721s2_dev_r5fss1_core0:[150,151,155,163],j721s2_dev_r5fss1_core1:[150,151,155,163],j721s2_dev_rti0:[150,151,163],j721s2_dev_rti15:[150,151,163],j721s2_dev_rti16:[150,151,163],j721s2_dev_rti17:[150,151,163],j721s2_dev_rti1:[150,151,163],j721s2_dev_rti28:[150,151,163],j721s2_dev_rti29:[150,151,163],j721s2_dev_rti30:[150,151,163],j721s2_dev_rti31:[150,151,163],j721s2_dev_sa2_cpsw_psilss0:[150,151,163,189],j721s2_dev_sa2_ul0:[150,151,155,163,189],j721s2_dev_serdes_10g0:[150,151,163],j721s2_dev_stm0:[150,151,163],j721s2_dev_timer0:[150,151,155,163],j721s2_dev_timer10:[150,151,155,163],j721s2_dev_timer11:[150,151,155,163],j721s2_dev_timer11_clksel_vd:[150,151,163],j721s2_dev_timer12:[150,151,155,163],j721s2_dev_timer13:[150,151,155,163],j721s2_dev_timer13_clksel_vd:[150,151,163],j721s2_dev_timer14:[150,151,155,163],j721s2_dev_timer15:[150,151,155,163],j721s2_dev_timer15_clksel_vd:[150,151,163],j721s2_dev_timer16:[150,151,155,163],j721s2_dev_timer17:[150,151,155,163],j721s2_dev_timer17_clksel_vd:[150,151,163],j721s2_dev_timer18:[150,151,155,163],j721s2_dev_timer19:[150,151,155,163],j721s2_dev_timer19_clksel_vd:[150,151,163],j721s2_dev_timer1:[150,151,155,163],j721s2_dev_timer1_clksel_vd:[150,151,163],j721s2_dev_timer2:[150,151,155,163],j721s2_dev_timer3:[150,151,155,163],j721s2_dev_timer3_clksel_vd:[150,151,163],j721s2_dev_timer4:[150,151,155,163],j721s2_dev_timer5:[150,151,155,163],j721s2_dev_timer5_clksel_vd:[150,151,163],j721s2_dev_timer6:[150,151,155,163],j721s2_dev_timer7:[150,151,155,163],j721s2_dev_timer7_clksel_vd:[150,151,163],j721s2_dev_timer8:[150,151,155,163],j721s2_dev_timer9:[150,151,155,163],j721s2_dev_timer9_clksel_vd:[150,151,163],j721s2_dev_timesync_intrtr0:[150,151,155,161,163],j721s2_dev_uart0:[150,151,155,163],j721s2_dev_uart1:[150,151,155,163],j721s2_dev_uart2:[150,151,155,163],j721s2_dev_uart3:[150,151,155,163],j721s2_dev_uart4:[150,151,155,163],j721s2_dev_uart5:[150,151,155,163],j721s2_dev_uart6:[150,151,155,163],j721s2_dev_uart7:[150,151,155,163],j721s2_dev_uart8:[150,151,155,163],j721s2_dev_uart9:[150,151,155,163],j721s2_dev_usb0:[150,151,155,163],j721s2_dev_vpac0:[150,151,155,163],j721s2_dev_vusr_dual0:[150,151,155,163],j721s2_dev_wkup_ddpa0:[150,151,163],j721s2_dev_wkup_esm0:[150,151,155,163],j721s2_dev_wkup_gpio0:[150,151,155,163],j721s2_dev_wkup_gpio1:[150,151,155,163],j721s2_dev_wkup_gpiomux_intrtr0:[150,151,155,161,163],j721s2_dev_wkup_hsm0:[150,151,155,163],j721s2_dev_wkup_i2c0:[150,151,163],j721s2_dev_wkup_j7am_wakeup_16ff0:[150,151,163],j721s2_dev_wkup_porz_sync0:[150,151,163],j721s2_dev_wkup_psc0:[150,151,163],j721s2_dev_wkup_sms0:[151,163],j721s2_dev_wkup_uart0:[150,151,163],j721s2_dev_wkup_vtm0:[150,151,163],j721s2_dev_wkupmcu2main_vd:[151,163],j784s2:14,j784s4:[16,19,33,182,189,193],j784s4_dev_a72ss0:[164,165,177],j784s4_dev_a72ss0_core0:[164,165,177],j784s4_dev_a72ss0_core1:[164,165,177],j784s4_dev_a72ss0_core2:[164,165,177],j784s4_dev_a72ss0_core3:[164,165,177],j784s4_dev_a72ss1:[164,165,177],j784s4_dev_a72ss1_core0:[164,165,177],j784s4_dev_a72ss1_core1:[164,165,177],j784s4_dev_a72ss1_core2:[164,165,177],j784s4_dev_a72ss1_core3:[164,165,177],j784s4_dev_acspcie_buffer0:[164,165,177],j784s4_dev_acspcie_buffer1:[164,165,177],j784s4_dev_aggr_atb0:[164,165,177],j784s4_dev_atl0:[164,165,177],j784s4_dev_board0:[164,165,177],j784s4_dev_c71x_0_pbist_vd:[165,177],j784s4_dev_c71x_1_pbist_vd:[165,177],j784s4_dev_cmpevent_intrtr0:[164,165,169,175,177],j784s4_dev_codec0:[164,165,169,177],j784s4_dev_codec1:[164,165,169,177],j784s4_dev_compute_cluster0:[165,177],j784s4_dev_compute_cluster0_ac71_4_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_ac71_5_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_ac71_6_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_ac71_7_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_1:[165,177],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_1:[165,177],j784s4_dev_compute_cluster0_aw4_msmc_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_aw5_msmc_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_aw6_msmc_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_aw7_msmc_dft_embed_pbist_0:[165,177],j784s4_dev_compute_cluster0_c71ss0:[164,165,177],j784s4_dev_compute_cluster0_c71ss0_core0:[164,165,177],j784s4_dev_compute_cluster0_c71ss0_mma_0:[165,177],j784s4_dev_compute_cluster0_c71ss1:[164,165,177],j784s4_dev_compute_cluster0_c71ss1_core0:[164,165,177],j784s4_dev_compute_cluster0_c71ss1_mma_0:[165,177],j784s4_dev_compute_cluster0_c71ss2:[164,165,177],j784s4_dev_compute_cluster0_c71ss2_core0:[164,165,177],j784s4_dev_compute_cluster0_c71ss2_mma_0:[165,177],j784s4_dev_compute_cluster0_c71ss3:[164,165,177],j784s4_dev_compute_cluster0_c71ss3_core0:[164,165,177],j784s4_dev_compute_cluster0_c71ss3_mma_0:[165,177],j784s4_dev_compute_cluster0_cfg_wrap_0:[165,177],j784s4_dev_compute_cluster0_clec:[165,169,177],j784s4_dev_compute_cluster0_core_cor:[164,165,177],j784s4_dev_compute_cluster0_ddr32ss_emif_0:[165,177],j784s4_dev_compute_cluster0_ddr32ss_emif_1:[165,177],j784s4_dev_compute_cluster0_ddr32ss_emif_2:[165,177],j784s4_dev_compute_cluster0_ddr32ss_emif_3:[165,177],j784s4_dev_compute_cluster0_debug_wrap_0:[164,165,177],j784s4_dev_compute_cluster0_divh2_divh_0:[165,177],j784s4_dev_compute_cluster0_divh2_divh_1:[165,177],j784s4_dev_compute_cluster0_divh4_divh_0:[165,177],j784s4_dev_compute_cluster0_divp_tft_0:[165,177],j784s4_dev_compute_cluster0_divp_tft_1:[165,177],j784s4_dev_compute_cluster0_dmsc_wrap_0:[165,177],j784s4_dev_compute_cluster0_dru0:[165,177],j784s4_dev_compute_cluster0_dru4:[165,177],j784s4_dev_compute_cluster0_dru5:[165,177],j784s4_dev_compute_cluster0_dru6:[165,177],j784s4_dev_compute_cluster0_dru7:[165,177],j784s4_dev_compute_cluster0_en_msmc_domain_0:[165,177],j784s4_dev_compute_cluster0_gic500ss:[164,165,169,177],j784s4_dev_compute_cluster0_msmc2_wrap_0:[165,177],j784s4_dev_compute_cluster0_msmc_dft_embed_pbist_0:[165,177],j784s4_dev_cpsw1:[164,165,169,177],j784s4_dev_cpsw_9xuss_j7am0:[164,165,169,177],j784s4_dev_cpt2_aggr0:[164,165,177],j784s4_dev_cpt2_aggr1:[164,165,177],j784s4_dev_cpt2_aggr2:[164,165,177],j784s4_dev_cpt2_aggr3:[164,165,177],j784s4_dev_cpt2_aggr4:[164,165,177],j784s4_dev_cpt2_aggr5:[164,165,177],j784s4_dev_csi_psilss0:[164,165,177],j784s4_dev_csi_rx_if0:[164,165,169,177],j784s4_dev_csi_rx_if1:[164,165,169,177],j784s4_dev_csi_rx_if2:[164,165,169,177],j784s4_dev_csi_tx_if0:[164,165,169,177],j784s4_dev_csi_tx_if1:[164,165,169,177],j784s4_dev_dcc0:[164,165,169,177],j784s4_dev_dcc1:[164,165,169,177],j784s4_dev_dcc2:[164,165,169,177],j784s4_dev_dcc3:[164,165,169,177],j784s4_dev_dcc4:[164,165,169,177],j784s4_dev_dcc5:[164,165,169,177],j784s4_dev_dcc6:[164,165,169,177],j784s4_dev_dcc7:[164,165,169,177],j784s4_dev_dcc8:[164,165,169,177],j784s4_dev_dcc9:[164,165,169,177],j784s4_dev_ddr0:[164,165,169,177],j784s4_dev_ddr1:[164,165,169,177],j784s4_dev_ddr2:[164,165,169,177],j784s4_dev_ddr3:[164,165,169,177],j784s4_dev_debugss_wrap0:[164,165,177],j784s4_dev_debugsuspendrtr0:[164,165,177],j784s4_dev_dmpac0:[164,165,177],j784s4_dev_dmpac0_ctset_0:[165,177],j784s4_dev_dmpac0_intd_0:[165,169,177],j784s4_dev_dmpac0_sde_0:[164,165,177],j784s4_dev_dmpac0_utc_0:[164,165,177],j784s4_dev_dmpac_vpac_psilss0:[164,165,177],j784s4_dev_dphy_rx0:[164,165,177],j784s4_dev_dphy_rx1:[164,165,177],j784s4_dev_dphy_rx2:[164,165,177],j784s4_dev_dphy_tx0:[164,165,177],j784s4_dev_dphy_tx1:[164,165,177],j784s4_dev_dss0:[164,165,169,177],j784s4_dev_dss_dsi0:[164,165,169,177],j784s4_dev_dss_dsi1:[164,165,169,177],j784s4_dev_dss_edp0:[164,165,169,177],j784s4_dev_ecap0:[164,165,169,177],j784s4_dev_ecap1:[164,165,169,177],j784s4_dev_ecap2:[164,165,169,177],j784s4_dev_elm0:[164,165,169,177],j784s4_dev_emif_data_0_vd:[165,177],j784s4_dev_emif_data_1_vd:[165,177],j784s4_dev_emif_data_2_vd:[165,177],j784s4_dev_emif_data_3_vd:[165,177],j784s4_dev_epwm0:[164,165,169,177],j784s4_dev_epwm1:[164,165,169,177],j784s4_dev_epwm2:[164,165,169,177],j784s4_dev_epwm3:[164,165,169,177],j784s4_dev_epwm4:[164,165,169,177],j784s4_dev_epwm5:[164,165,169,177],j784s4_dev_eqep0:[164,165,169,177],j784s4_dev_eqep1:[164,165,169,177],j784s4_dev_eqep2:[164,165,169,177],j784s4_dev_esm0:[164,165,169,177],j784s4_dev_ffi_main_ac_cbass_vd:[165,177],j784s4_dev_ffi_main_ac_qm_cbass_vd:[165,177],j784s4_dev_ffi_main_hc_cbass_vd:[165,177],j784s4_dev_ffi_main_infra_cbass_vd:[165,177],j784s4_dev_ffi_main_ip_cbass_vd:[165,177],j784s4_dev_ffi_main_rc_cbass_vd:[165,177],j784s4_dev_gpio0:[164,165,169,177],j784s4_dev_gpio2:[164,165,169,177],j784s4_dev_gpio4:[164,165,169,177],j784s4_dev_gpio6:[164,165,169,177],j784s4_dev_gpiomux_intrtr0:[164,165,169,175,177],j784s4_dev_gpmc0:[164,165,169,177],j784s4_dev_gtc0:[164,165,169,177],j784s4_dev_i2c0:[164,165,169,177],j784s4_dev_i2c1:[164,165,169,177],j784s4_dev_i2c2:[164,165,169,177],j784s4_dev_i2c3:[164,165,169,177],j784s4_dev_i2c4:[164,165,169,177],j784s4_dev_i2c5:[164,165,169,177],j784s4_dev_i2c6:[164,165,169,177],j784s4_dev_j7aep_gpu_bxs464_wrap0:[165,169,177],j784s4_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[165,177],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[164,165,169,177],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[165,177],j784s4_dev_j7am_32_64_atb_funnel0:[164,165,177],j784s4_dev_j7am_32_64_atb_funnel1:[164,165,177],j784s4_dev_j7am_32_64_atb_funnel2:[164,165,177],j784s4_dev_j7am_bolt_pgd0:[164,165,177],j784s4_dev_j7am_bolt_psc_wrap0:[164,165,177],j784s4_dev_j7am_hwa_atb_funnel0:[164,165,177],j784s4_dev_j7am_main_16ff0:[164,165,177],j784s4_dev_j7am_pulsar_atb_funnel0:[164,165,177],j784s4_dev_led0:[164,165,177],j784s4_dev_main2mcu_lvl_intrtr0:[164,165,169,175,177],j784s4_dev_main2mcu_pls_intrtr0:[164,165,169,175,177],j784s4_dev_main2wkupmcu_vd:[165,177],j784s4_dev_main_pll8_sel_extwave_vd:[164,165,177],j784s4_dev_main_pll9_sel_extwave_vd:[164,165,177],j784s4_dev_mcan0:[164,165,169,177],j784s4_dev_mcan10:[164,165,169,177],j784s4_dev_mcan11:[164,165,169,177],j784s4_dev_mcan12:[164,165,169,177],j784s4_dev_mcan13:[164,165,169,177],j784s4_dev_mcan14:[164,165,169,177],j784s4_dev_mcan15:[164,165,169,177],j784s4_dev_mcan16:[164,165,169,177],j784s4_dev_mcan17:[164,165,169,177],j784s4_dev_mcan1:[164,165,169,177],j784s4_dev_mcan2:[164,165,169,177],j784s4_dev_mcan3:[164,165,169,177],j784s4_dev_mcan4:[164,165,169,177],j784s4_dev_mcan5:[164,165,169,177],j784s4_dev_mcan6:[164,165,169,177],j784s4_dev_mcan7:[164,165,169,177],j784s4_dev_mcan8:[164,165,169,177],j784s4_dev_mcan9:[164,165,169,177],j784s4_dev_mcasp0:[164,165,169,177],j784s4_dev_mcasp1:[164,165,169,177],j784s4_dev_mcasp2:[164,165,169,177],j784s4_dev_mcasp3:[164,165,169,177],j784s4_dev_mcasp4:[164,165,169,177],j784s4_dev_mcspi0:[164,165,169,177],j784s4_dev_mcspi1:[164,165,169,177],j784s4_dev_mcspi2:[164,165,169,177],j784s4_dev_mcspi3:[164,165,169,177],j784s4_dev_mcspi4:[164,165,169,177],j784s4_dev_mcspi5:[164,165,169,177],j784s4_dev_mcspi6:[164,165,169,177],j784s4_dev_mcspi7:[164,165,169,177],j784s4_dev_mcu_adc12fc_16ffc0:[164,165,177],j784s4_dev_mcu_adc12fc_16ffc1:[164,165,177],j784s4_dev_mcu_cpsw0:[164,165,169,177],j784s4_dev_mcu_cpt2_aggr0:[164,165,177],j784s4_dev_mcu_dcc0:[164,165,177],j784s4_dev_mcu_dcc1:[164,165,177],j784s4_dev_mcu_dcc2:[164,165,177],j784s4_dev_mcu_esm0:[164,165,177],j784s4_dev_mcu_fss0:[165,177],j784s4_dev_mcu_fss0_fsas_0:[164,165,177],j784s4_dev_mcu_fss0_hyperbus1p0_0:[164,165,177],j784s4_dev_mcu_fss0_ospi_0:[164,165,177],j784s4_dev_mcu_fss0_ospi_1:[164,165,177],j784s4_dev_mcu_i2c0:[164,165,177],j784s4_dev_mcu_i2c1:[164,165,177],j784s4_dev_mcu_i3c0:[164,165,177],j784s4_dev_mcu_i3c1:[164,165,177],j784s4_dev_mcu_mcan0:[164,165,177],j784s4_dev_mcu_mcan1:[164,165,177],j784s4_dev_mcu_mcspi0:[164,165,177],j784s4_dev_mcu_mcspi1:[164,165,177],j784s4_dev_mcu_mcspi2:[164,165,177],j784s4_dev_mcu_navss0:[165,173,177],j784s4_dev_mcu_navss0_intr_router_0:[164,165,169,175,177],j784s4_dev_mcu_navss0_mcrc_0:[164,165,169,177],j784s4_dev_mcu_navss0_modss:[164,165,177],j784s4_dev_mcu_navss0_proxy0:[164,165,172,175,177],j784s4_dev_mcu_navss0_ringacc0:[164,165,169,174,175,177],j784s4_dev_mcu_navss0_udmap_0:[164,165,166,169,175,177],j784s4_dev_mcu_navss0_udmass:[164,165,177],j784s4_dev_mcu_navss0_udmass_inta_0:[164,165,169,175,177],j784s4_dev_mcu_pbist0:[164,165,177],j784s4_dev_mcu_pbist1:[164,165,177],j784s4_dev_mcu_pbist2:[164,165,177],j784s4_dev_mcu_r5fss0:[165,177],j784s4_dev_mcu_r5fss0_core0:[164,165,169,177],j784s4_dev_mcu_r5fss0_core1:[164,165,169,177],j784s4_dev_mcu_rti0:[164,165,177],j784s4_dev_mcu_rti1:[164,165,177],j784s4_dev_mcu_timer0:[164,165,177],j784s4_dev_mcu_timer1:[164,165,177],j784s4_dev_mcu_timer1_clksel_vd:[164,165,177],j784s4_dev_mcu_timer2:[164,165,177],j784s4_dev_mcu_timer3:[164,165,177],j784s4_dev_mcu_timer3_clksel_vd:[164,165,177],j784s4_dev_mcu_timer4:[164,165,177],j784s4_dev_mcu_timer5:[164,165,177],j784s4_dev_mcu_timer5_clksel_vd:[164,165,177],j784s4_dev_mcu_timer6:[164,165,177],j784s4_dev_mcu_timer7:[164,165,177],j784s4_dev_mcu_timer7_clksel_vd:[164,165,177],j784s4_dev_mcu_timer8:[164,165,177],j784s4_dev_mcu_timer9:[164,165,177],j784s4_dev_mcu_timer9_clksel_vd:[164,165,177],j784s4_dev_mcu_uart0:[164,165,177],j784s4_dev_mmcsd0:[164,165,169,177],j784s4_dev_mmcsd1:[164,165,169,177],j784s4_dev_navss0:[164,165,169,173,177],j784s4_dev_navss0_bcdma_0:[164,165,166,174,175,177],j784s4_dev_navss0_cpts_0:[164,165,169,177],j784s4_dev_navss0_intr_0:[164,165,169,175,177],j784s4_dev_navss0_mailbox1_0:[164,165,169,177],j784s4_dev_navss0_mailbox1_10:[164,165,169,177],j784s4_dev_navss0_mailbox1_11:[164,165,169,177],j784s4_dev_navss0_mailbox1_1:[164,165,169,177],j784s4_dev_navss0_mailbox1_2:[164,165,169,177],j784s4_dev_navss0_mailbox1_3:[164,165,169,177],j784s4_dev_navss0_mailbox1_4:[164,165,169,177],j784s4_dev_navss0_mailbox1_5:[164,165,169,177],j784s4_dev_navss0_mailbox1_6:[164,165,169,177],j784s4_dev_navss0_mailbox1_7:[164,165,169,177],j784s4_dev_navss0_mailbox1_8:[164,165,169,177],j784s4_dev_navss0_mailbox1_9:[164,165,169,177],j784s4_dev_navss0_mailbox_0:[164,165,169,177],j784s4_dev_navss0_mailbox_10:[164,165,169,177],j784s4_dev_navss0_mailbox_11:[164,165,169,177],j784s4_dev_navss0_mailbox_1:[164,165,169,177],j784s4_dev_navss0_mailbox_2:[164,165,169,177],j784s4_dev_navss0_mailbox_3:[164,165,169,177],j784s4_dev_navss0_mailbox_4:[164,165,169,177],j784s4_dev_navss0_mailbox_5:[164,165,169,177],j784s4_dev_navss0_mailbox_6:[164,165,169,177],j784s4_dev_navss0_mailbox_7:[164,165,169,177],j784s4_dev_navss0_mailbox_8:[164,165,169,177],j784s4_dev_navss0_mailbox_9:[164,165,169,177],j784s4_dev_navss0_mcrc_0:[164,165,169,177],j784s4_dev_navss0_modss:[164,165,177],j784s4_dev_navss0_modss_inta_0:[164,165,169,175,177],j784s4_dev_navss0_modss_inta_1:[164,165,169,175,177],j784s4_dev_navss0_proxy_0:[164,165,172,175,177],j784s4_dev_navss0_pvu_0:[164,165,169,177],j784s4_dev_navss0_pvu_1:[164,165,169,177],j784s4_dev_navss0_ringacc_0:[164,165,169,174,175,177],j784s4_dev_navss0_spinlock_0:[164,165,177],j784s4_dev_navss0_timermgr_0:[164,165,177],j784s4_dev_navss0_timermgr_1:[164,165,177],j784s4_dev_navss0_udmap_0:[164,165,166,169,175,177],j784s4_dev_navss0_udmass:[164,165,177],j784s4_dev_navss0_udmass_inta_0:[164,165,169,175,177],j784s4_dev_navss0_virtss:[164,165,177],j784s4_dev_pbist0:[164,165,177],j784s4_dev_pbist10:[164,165,177],j784s4_dev_pbist11:[164,165,177],j784s4_dev_pbist13:[165,177],j784s4_dev_pbist14:[164,165,177],j784s4_dev_pbist15:[165,177],j784s4_dev_pbist1:[164,165,177],j784s4_dev_pbist2:[164,165,177],j784s4_dev_pbist3:[164,165,177],j784s4_dev_pbist4:[164,165,177],j784s4_dev_pbist5:[164,165,177],j784s4_dev_pbist7:[165,177],j784s4_dev_pbist8:[165,177],j784s4_dev_pcie0:[164,165,169,177],j784s4_dev_pcie1:[164,165,169,177],j784s4_dev_pcie2:[164,165,169,177],j784s4_dev_pcie3:[164,165,169,177],j784s4_dev_psc0:[164,165,177],j784s4_dev_r5fss0:[165,177],j784s4_dev_r5fss0_core0:[164,165,169,177],j784s4_dev_r5fss0_core1:[164,165,169,177],j784s4_dev_r5fss1:[165,177],j784s4_dev_r5fss1_core0:[164,165,169,177],j784s4_dev_r5fss1_core1:[164,165,169,177],j784s4_dev_r5fss2:[165,177],j784s4_dev_r5fss2_core0:[164,165,169,177],j784s4_dev_r5fss2_core1:[164,165,169,177],j784s4_dev_rti0:[164,165,177],j784s4_dev_rti15:[164,165,177],j784s4_dev_rti16:[164,165,177],j784s4_dev_rti17:[164,165,177],j784s4_dev_rti18:[164,165,177],j784s4_dev_rti19:[164,165,177],j784s4_dev_rti1:[164,165,177],j784s4_dev_rti28:[164,165,177],j784s4_dev_rti29:[164,165,177],j784s4_dev_rti2:[164,165,177],j784s4_dev_rti30:[164,165,177],j784s4_dev_rti31:[164,165,177],j784s4_dev_rti32:[164,165,177],j784s4_dev_rti33:[164,165,177],j784s4_dev_rti3:[164,165,177],j784s4_dev_rti4:[164,165,177],j784s4_dev_rti5:[164,165,177],j784s4_dev_rti6:[164,165,177],j784s4_dev_rti7:[164,165,177],j784s4_dev_sa2_cpsw_psilss0:[164,165,177,189],j784s4_dev_sa2_ul0:[164,165,169,177,189],j784s4_dev_serdes_10g0:[164,165,177],j784s4_dev_serdes_10g1:[164,165,177],j784s4_dev_serdes_10g2:[164,165,177],j784s4_dev_serdes_10g4:[164,165,177],j784s4_dev_stm0:[164,165,177],j784s4_dev_timer0:[164,165,169,177],j784s4_dev_timer10:[164,165,169,177],j784s4_dev_timer11:[164,165,169,177],j784s4_dev_timer11_clksel_vd:[164,165,177],j784s4_dev_timer12:[164,165,169,177],j784s4_dev_timer13:[164,165,169,177],j784s4_dev_timer13_clksel_vd:[164,165,177],j784s4_dev_timer14:[164,165,169,177],j784s4_dev_timer15:[164,165,169,177],j784s4_dev_timer15_clksel_vd:[164,165,177],j784s4_dev_timer16:[164,165,169,177],j784s4_dev_timer17:[164,165,169,177],j784s4_dev_timer17_clksel_vd:[164,165,177],j784s4_dev_timer18:[164,165,169,177],j784s4_dev_timer19:[164,165,169,177],j784s4_dev_timer19_clksel_vd:[164,165,177],j784s4_dev_timer1:[164,165,169,177],j784s4_dev_timer1_clksel_vd:[164,165,177],j784s4_dev_timer2:[164,165,169,177],j784s4_dev_timer3:[164,165,169,177],j784s4_dev_timer3_clksel_vd:[164,165,177],j784s4_dev_timer4:[164,165,169,177],j784s4_dev_timer5:[164,165,169,177],j784s4_dev_timer5_clksel_vd:[164,165,177],j784s4_dev_timer6:[164,165,169,177],j784s4_dev_timer7:[164,165,169,177],j784s4_dev_timer7_clksel_vd:[164,165,177],j784s4_dev_timer8:[164,165,169,177],j784s4_dev_timer9:[164,165,169,177],j784s4_dev_timer9_clksel_vd:[164,165,177],j784s4_dev_timesync_intrtr0:[164,165,169,175,177],j784s4_dev_uart0:[164,165,169,177],j784s4_dev_uart1:[164,165,169,177],j784s4_dev_uart2:[164,165,169,177],j784s4_dev_uart3:[164,165,169,177],j784s4_dev_uart4:[164,165,169,177],j784s4_dev_uart5:[164,165,169,177],j784s4_dev_uart6:[164,165,169,177],j784s4_dev_uart7:[164,165,169,177],j784s4_dev_uart8:[164,165,169,177],j784s4_dev_uart9:[164,165,169,177],j784s4_dev_ufs0:[164,165,169,177],j784s4_dev_usb0:[164,165,169,177],j784s4_dev_vpac0:[164,165,169,177],j784s4_dev_vpac1:[164,165,169,177],j784s4_dev_vusr_dual0:[164,165,169,177],j784s4_dev_wkup_ddpa0:[164,165,177],j784s4_dev_wkup_esm0:[164,165,169,177],j784s4_dev_wkup_gpio0:[164,165,169,177],j784s4_dev_wkup_gpio1:[164,165,169,177],j784s4_dev_wkup_gpiomux_intrtr0:[164,165,169,175,177],j784s4_dev_wkup_hsm0:[164,165,169,177],j784s4_dev_wkup_i2c0:[164,165,177],j784s4_dev_wkup_j7am_wakeup_16ff0:[164,165,177],j784s4_dev_wkup_porz_sync0:[164,165,177],j784s4_dev_wkup_psc0:[164,165,177],j784s4_dev_wkup_sms0:[165,177],j784s4_dev_wkup_uart0:[164,165,177],j784s4_dev_wkup_vtm0:[164,165,177],j784s4_dev_wkupmcu2main_vd:[165,177],j7_main_sec_mmr_main_0:142,j7_mcu_sec_mmr_mcu_0:142,j7am_main_sec_mmr_main_0:[157,171],j7vcl_main_sec_mmr_main_0:128,j7vcl_mcu_sec_mmr_mcu_0:[128,157,171],jitter:5,job:9,json:29,jtag:[0,7,22,24,26,30,33,186],jtag_unlock_host:[30,191],judgement:14,judici:29,just:[14,38,52,66,80,94,109,125,139,154,168,189],kdf:[15,16],kdf_context_len:[15,16],kdf_label_and_context:[15,16],kdf_label_and_context_len_max:[15,16],kdf_label_len:[15,16],keep:[2,3,6,29,33],kei:[0,2,14,15,16,22,23,26,28,29,38,52,66,80,94,109,125,139,154,168,178,182,184,185,188,189,190,191,193],kek:[4,16,26,185,193],kept:[0,5],key_id:187,key_prog_mask:20,key_typ:187,keycnt:[21,24,186],keycount:[21,188],keyid:[24,187],keyr:[4,185,193],keyrev:[21,24,30,33,185,186,193],keyrevis:[21,24,188],keyring_asymm:187,keyring_hi:19,keyring_lo:19,keyston:[0,191],keystor:[23,120],keywr:[24,186],keywr_aes_enc_bmek:24,keywr_aes_enc_bmpkh:24,keywr_aes_enc_ext_otp:24,keywr_aes_enc_smek:24,keywr_aes_enc_smpkh:24,keywr_enc_a:24,keywr_enc_bmpk_sign_a:24,keywr_enc_smpk_sign_a:24,keywr_err_decrypt_aes256_kei:20,keywr_err_decrypt_bmek:20,keywr_err_decrypt_bmpkh:20,keywr_err_decrypt_ext_otp:20,keywr_err_decrypt_smek:20,keywr_err_decrypt_smpkh:20,keywr_err_img_integ_smpk_cert:20,keywr_err_interal_op:20,keywr_err_invalid_ext_count:20,keywr_err_parse_cert:20,keywr_err_parse_fek:20,keywr_err_parse_smpk_cert:20,keywr_err_progr_bmek:20,keywr_err_progr_bmpkh_part_1:20,keywr_err_progr_bmpkh_part_2:20,keywr_err_progr_ext_otp:20,keywr_err_progr_fw_cfg_rev:20,keywr_err_progr_keycount:20,keywr_err_progr_keyrev:20,keywr_err_progr_msv:20,keywr_err_progr_overrid:20,keywr_err_progr_smek:20,keywr_err_progr_smpkh_part_1:20,keywr_err_progr_smpkh_part_2:20,keywr_err_progr_swrev:20,keywr_err_validation_bmpk_kei:20,keywr_err_validation_cert:20,keywr_err_validation_smpk_cert:20,keywr_err_validation_smpk_kei:20,keywr_err_write_prot_keycount:20,keywr_err_write_prot_keyrev:20,keywr_keycnt:24,keywr_keyrev:24,keywr_mek_opt:24,keywr_mpk_opt:24,keywr_msv:24,keywr_swrev_sbl:24,keywr_swrev_sec_bcfg:24,keywr_swrev_sysfw:24,keywr_vers:24,keywrit:[4,186,187,188],keywriter_error_cod:20,kfp5ugcgwxxcfxi:[24,186,191],kind:0,kindli:0,knob:[14,23],know:[0,3,5,27,179],knowledg:0,known:[8,11,29,92,107,123,137,152,166],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,16,180,192],lack:[0,5],larg:[33,179],larger:5,last:[6,14,24,28,29,191,192],latenc:[14,179],later:[3,179,184,187,191],latest:29,launch:191,layer:[2,32,193],layout:[2,13],lead:[8,24,188],least:[14,24],leav:[2,8,186],left:[9,13,33,188,192],legal:13,length:[2,15,16,23,24,29,180,184,186,190],less:5,lesser:179,let:[3,14,183],level:[2,14,24,27,30,38,52,66,80,94,109,125,139,154,168,183,191],levent_in:[95,110],leverag:188,levt:[39,53,67,81],librari:[0,27],lifecycl:187,like:[0,2,6,14,23,27,189],limit:[2,5,14,15,16,23,26,29,38,52,66,80,94,109,125,139,154,168,179,180,183,189,191,192],line4:183,line:[6,24,183,191],link:[3,11,38,43,52,57,66,71,80,85,94,99,109,114,125,130,139,144,154,159,168,173,183],linux:[0,2,191],list:[0,2,5,10,12,13,14,15,16,18,19,21,23,24,25,26,29,33,38,40,52,54,66,68,80,82,94,96,109,111,125,127,139,141,154,156,168,170,179,180,183,186,187,189,190,191,192],lite:2,littl:[14,191],load:[3,6,14,27,178,184,190],loader:191,local:[6,12,29,33,191],local_rm_boardcfg:29,locat:[0,2,10,12,13,14,19,24,26,27,28,29,30,41,55,69,83,97,112,128,142,157,171,184,190,191],lock:[24,28,182,191,192],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,28,29,33,183],log_output_consol:29,log_output_fil:29,logic:[14,24,38,52,66,80,94,109,125,139,154,168,179,186],longer:14,look:[2,40,54,68,82,96,111,127,141,156,170,191],loop:[5,14,28],lost:6,low:[2,3,4,6,12,13,26,28,29,30,33],low_prior:[46,60,74,88,103,118,133,147,162,176],lower:[14,19,20,21,24,33,180,183],lpm:7,lpm_seq:33,lpsc:[14,33],lpsc_main_debug_err_intr:[95,110],lpsc_main_infra_err_intr:[95,110],lpsc_per_common_err_intr:[95,110],lrst:6,lsb:[2,12,23,29,186,188],m4_0:[65,66,74,79,80,88],machin:33,macro:[7,26],made:[0,5,26,29,38,52,66,80,94,109,125,139,154,168,180],magic:[27,29,30,178],magic_word:27,mai:[2,5,6,8,13,14,24,27,28,38,52,66,80,94,109,125,139,154,168,179,181,187,189],main2mcu:29,main:[0,8,24,26,28,29,30,33,38,40,52,54,66,68,80,82,94,96,109,111,125,127,139,141,149,154,156,168,170,181],main_0_c6x_0_nonsecur:138,main_0_c6x_0_secur:138,main_0_c6x_1_nonsecur:138,main_0_c6x_1_secur:138,main_0_c7x_0_nonsecur:[37,138,153,167],main_0_c7x_0_secur:[138,153,167],main_0_icssg_0:[79,138],main_0_icssg_1:79,main_0_icssm_0:65,main_0_r5_0:[38,46,66,74,80,88,125,133,139,147,154,162,168,176],main_0_r5_0_nonsecur:[37,65,79,124,138,153,167],main_0_r5_0_secur:[37,65,79,124,138,153,167],main_0_r5_1:[38,46,66,74,80,88,125,133,139,147,154,162,168,176],main_0_r5_1_nonsecur:[37,65,79,124,138,153,167],main_0_r5_1_secur:[37,65,79,124,138,153,167],main_0_r5_2:[38,46,66,74,80,88,125,133,139,147,154,162,168,176],main_0_r5_3:[38,46,66,74,80,88,125,133,139,147,154,162,168,176],main_1_c7x_0_nonsecur:[153,167],main_1_c7x_0_secur:[153,167],main_1_r5_0:[80,88,139,147,154,162,168,176],main_1_r5_0_nonsecur:[79,138,153,167],main_1_r5_0_secur:[79,138,153,167],main_1_r5_1:[80,88,139,147,154,162,168,176],main_1_r5_1_nonsecur:[79,138,153,167],main_1_r5_1_secur:[79,138,153,167],main_1_r5_2:[80,88,139,147,154,162,168,176],main_1_r5_3:[80,88,139,147,154,162,168,176],main_2_c7x_0_nonsecur:167,main_2_c7x_0_secur:167,main_2_r5_0:[168,176],main_2_r5_0_nonsecur:167,main_2_r5_0_secur:167,main_2_r5_1:[168,176],main_2_r5_1_nonsecur:167,main_2_r5_1_secur:167,main_2_r5_2:[168,176],main_2_r5_3:[168,176],main_3_c7x_0_nonsecur:167,main_3_c7x_0_secur:167,main_io:7,main_isolation_en:26,main_isolation_hostid:26,maintain:[2,8,40,54,68,82,96,111,127,141,156,170,180,182,183,192],major:[2,3,26,33],make:[2,5,9,10,12,13,14,24,28,29,30,178,179,186,191],manag:[3,8,15,16,17,18,24,26,31,34,35,37,38,48,49,51,52,62,63,65,66,76,77,79,80,90,91,93,94,105,106,108,109,120,121,122,124,125,135,136,138,139,150,151,153,154,164,165,167,168,180,185,188,192,193],mandatori:[2,14,22,23,24,27,30,46,60,74,88,103,118,133,147,162,176,191],mani:[5,6,13,14,28,33],manipul:9,manner:[2,18,179,180,191],manual:[5,6,14,24,183],manufactur:[180,186],map:[9,11,12,13,27,28,29,30,33,34,39,48,53,62,67,76,81,90,105,121,135,150,155,164,169,182,183,186],mark:[2,5,14,30,34,36,39,43,44,48,50,53,57,58,62,64,67,71,72,76,78,81,85,86,90,92,95,98,99,100,105,107,110,113,114,115,121,123,126,129,130,131,135,137,140,143,144,145,150,152,155,158,159,160,164,166,169,172,173,174,180,182,183],mask:[17,182,186],maskabl:14,master:[14,30,37,51,65,79,93,108,124,138,153,167],match:[5,14,26,29,30,33,178,187,191],materi:180,max:[5,188],max_cpu_cor:24,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,16,23,26,29,45,59,73,87,101,116,132,146,161,175,182,186,188],mcanss_ext_ts_rollover_lvl_int:[126,140,155,169],mcanss_mcan_lvl_int:[126,140,155,169],mcu0:[96,111],mcu:[0,2,3,7,8,14,26,27,29,30,38,40,47,52,54,61,68,75,82,89,94,104,109,119,125,134,139,148,149,154,163,168,177,181],mcu_0_r5_0:[37,38,46,51,52,60,125,133,139,147,154,162,168,176],mcu_0_r5_1:[125,133,139,147,154,162,168,176],mcu_0_r5_2:[125,133,139,147,154,162,168,176],mcu_0_r5_3:[125,133,139,147,154,162,168,176],mcu_armss0_cpu0:[103,118],mcu_armss0_cpu1:[103,118],mcu_cpsw:[127,141,156,170],mcu_gpio0:7,mcu_io:7,mcu_ipc:7,mcu_m4fss0_core0:[69,83],mcu_navss0_ringacc0:[100,115,131,145,160,174],mcu_navss0_udmap0:[92,95,107,110],mcu_navss0_udmap_0:[123,126,137,140,152,155,166,169],mcu_per:[127,141,156,170],mcu_pulsar:[127,141,156,170],mcu_r5fss0_core0:[41,55,128,133,142,147,157,162,171,176],mcu_r5fss0_core1:[128,133,142,147,157,162,171,176],mcu_sec_mmr0:[97,112,191],mdio_pend:[126,140,155,169],mean:[3,6,14,20,24,26,29,33,37,51,65,79,93,108,124,138,153,167,178],meaningless:187,meant:[5,14,181],meanwhil:3,mechan:[2,13,29],mek:[184,187,190],mem_init_di:14,member:[24,30],memori:[0,2,3,7,18,19,26,27,28,29,30,38,52,66,80,94,109,125,139,154,168,180,182,184,187,188,189,190,191,192],memset:5,mention:[14,40,54,68,82,96,111,127,141,156,170,178,179],messag:[0,14,27,33,34,35,36,38,39,40,43,44,46,48,49,50,52,53,54,57,58,60,62,63,64,66,67,68,71,72,74,76,77,78,80,81,82,85,86,88,90,91,92,94,95,96,98,99,100,103,105,106,107,109,110,111,113,114,115,118,121,122,123,125,126,127,129,130,131,133,135,136,137,139,140,141,143,144,145,147,150,151,152,154,155,156,158,159,160,162,164,165,166,168,169,170,172,173,174,176,180,182,183,190,191,192,193],metadata:187,method:[22,23,24,27,183],mevt:[39,53,67,81,95,110,126,140,155,169],mhz:[0,40,54,68,82,96,111,127,141,156,170],micro:[5,14],might:[5,14,38,52,66,80,94,109,125,139,154,168],milli:14,millisecond:184,min:[5,186],min_cert_rev:[30,191],min_freq_hz:5,min_hz:5,mind:[3,6,38,52,66,80,94,109,125,139,154,168],minim:[0,12,27],minimum:[5,14,30,178,191],minor:[3,26,33,190],misc_lvl:[95,110],misconfigur:26,mismatch:26,mitig:[0,180],mix:179,mlbss_mlb_ahb_int:140,mlbss_mlb_int:140,mmr:[13,28,30,182,188,189],mmr_idx:17,mmr_val:17,mmra:189,mmu:[0,2,14],mode:[0,2,3,4,12,14,33,179,180,184,190,191],model:186,modif:182,modifi:[5,6,12,14,23,33,35,49,63,77,91,106,122,136,151,165,182,189,190,191],modul:[0,2,5,6,8,14,26,28,33,40,54,68,82,96,111,127,141,156,170,189],module_get:33,module_put:33,moduleclockparentchang:5,moment:[10,11],monitor:[33,95,100,110,115,126,131,140,145,155,160,169,174],monoton:6,more:[0,2,13,22,24,27,28,29,33,37,45,47,51,59,61,65,73,75,79,87,89,93,101,104,108,116,119,124,132,134,138,146,148,149,153,161,163,167,175,177,179,182,183,186,187,188,189],most:[5,12,23,29,182,188,192],motiv:179,mount:[34,48,62,76,90,105,121,135,150,164],move:[24,28],movement:0,mpk:[184,187,190],mpkh:187,mpu:[2,26],mrst:6,msb:[2,12,23,186],msd:33,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:33,msg_param_v:33,msg_receiv:33,msmc0_rx:[99,114],msmc0_tx:[99,114],msmc:[26,127],msmc_cache_s:[3,26],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:20,multi:5,multipl:[0,2,5,6,24,27,28,29,33,180,182,183,184,186,189,190,191,192],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,17,18,20,22,23,24,25,26,27,28,29,30,178,179,180,182,183,184,186,187,189,190,191,192],mutual:179,mux:[9,34,48,62,76,90,105,121,135,150,164],n_permission_reg:[18,24],nack:[5,11,13,18,19,25,28,29,45,59,73,87,101,116,132,146,161,175,192],nak:[2,5,6,7,8,14,26],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,26,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,179,186,188,191,192],nativ:[38,52,66,80,94,109,125,139,154,168],natur:2,nav:26,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[152,155,160,166,169,174],navss0_ringacc0:[100,115],navss0_ringacc_0:[131,145,160,174],navss0_udmap0:[92,95,107,110],navss0_udmap_0:[123,126,137,140,152,155,166,169],navss:[18,33,183],navss_main_cpsw2_rx:[159,173],navss_main_cpsw2_tx:[159,173],navss_main_cpsw5_rx:[130,159,173],navss_main_cpsw5_tx:[130,159,173],navss_main_cpsw9_rx:144,navss_main_cpsw9_tx:144,navss_main_csi_rx:[144,159,173],navss_main_csi_tx:[144,159,173],navss_main_dmpac_tc0_cc_rx:144,navss_main_dmpac_tc0_cc_tx:144,navss_main_icssg0_rx:144,navss_main_icssg0_tx:144,navss_main_icssg1_rx:144,navss_main_icssg1_tx:144,navss_main_msmc0_rx:[144,159,173],navss_main_msmc0_tx:[144,159,173],navss_main_pdma_main_aasrc_rx:[130,144,159,173],navss_main_pdma_main_aasrc_tx:[130,144,159,173],navss_main_pdma_main_debug_ccmcu_rx:[130,144],navss_main_pdma_main_debug_mainc66_rx:[130,144,159,173],navss_main_pdma_main_debug_rx:[159,173],navss_main_pdma_main_mcan_rx:[130,144,159,173],navss_main_pdma_main_mcan_tx:[130,144,159,173],navss_main_pdma_main_mcasp_g0_rx:[130,144],navss_main_pdma_main_mcasp_g0_tx:[130,144],navss_main_pdma_main_mcasp_g1_rx:144,navss_main_pdma_main_mcasp_g1_tx:144,navss_main_pdma_main_mcasp_rx:[159,173],navss_main_pdma_main_mcasp_tx:[159,173],navss_main_pdma_main_misc_g0_rx:144,navss_main_pdma_main_misc_g0_tx:144,navss_main_pdma_main_misc_g1_rx:[130,144,159,173],navss_main_pdma_main_misc_g1_tx:[130,144,159,173],navss_main_pdma_main_misc_g2_rx:[130,144,159,173],navss_main_pdma_main_misc_g2_tx:[130,144,159,173],navss_main_pdma_main_misc_g3_rx:[130,144,159,173],navss_main_pdma_main_misc_g3_tx:[130,144,159,173],navss_main_pdma_main_misc_rx:[159,173],navss_main_pdma_main_misc_tx:[159,173],navss_main_pdma_main_spi_g0_rx:130,navss_main_pdma_main_spi_g0_tx:130,navss_main_pdma_main_spi_g1_rx:130,navss_main_pdma_main_spi_g1_tx:130,navss_main_pdma_main_usart_g0_rx:[130,144],navss_main_pdma_main_usart_g0_tx:[130,144],navss_main_pdma_main_usart_g1_rx:[130,144,159,173],navss_main_pdma_main_usart_g1_tx:[130,144,159,173],navss_main_pdma_main_usart_g2_rx:[130,144,159,173],navss_main_pdma_main_usart_g2_tx:[130,144,159,173],navss_main_pdma_main_usart_rx:[159,173],navss_main_pdma_main_usart_tx:[159,173],navss_main_saul0_rx:[144,159,173],navss_main_saul0_tx:[144,159,173],navss_main_udmap0_rx:[130,144,159,173],navss_main_udmap0_tx:[130,144,159,173],navss_main_vpac_dmpac_rx:[159,173],navss_main_vpac_dmpac_tx:[159,173],navss_main_vpac_tc0_cc_rx:144,navss_main_vpac_tc0_cc_tx:144,navss_main_vpac_tc1_cc_rx:144,navss_main_vpac_tc1_cc_tx:144,navss_mcu_pdma_adc_rx:[130,144,159,173],navss_mcu_pdma_adc_tx:[130,144,159,173],navss_mcu_pdma_cpsw0_rx:[130,144,159,173],navss_mcu_pdma_cpsw0_tx:[130,144,159,173],navss_mcu_pdma_mcu0_rx:[130,144,159,173],navss_mcu_pdma_mcu0_tx:[130,144,159,173],navss_mcu_pdma_mcu1_rx:[130,144,159,173],navss_mcu_pdma_mcu1_tx:[130,144,159,173],navss_mcu_pdma_mcu2_rx:[130,144,159,173],navss_mcu_pdma_mcu2_tx:[130,144,159,173],navss_mcu_saul0_rx:[130,144,159,173],navss_mcu_saul0_tx:[130,144,159,173],navss_mcu_udmap0_rx:[130,144,159,173],navss_mcu_udmap0_tx:[130,144,159,173],necessari:[8,14,30,33,182,192],need:[0,2,3,10,11,12,14,23,24,26,27,28,29,178,179,184,186,187,190,191,192],never:182,newer:5,next:[2,28,29,182,191],nich:29,nist:180,nmfi_en:14,nobmp:[24,186,188,191],node:191,non:[0,7,11,12,13,14,17,24,27,29,30,37,38,51,52,65,66,79,80,93,94,104,108,109,119,124,125,134,138,139,148,153,154,163,167,168,177,180,182,183,186,191],none:[26,29,37,51,65,79,93,108,124,138,153,167,183,186,189],nonsec:191,nonsec_a53_2_response_tx:[46,60,74],nonsec_a53_3_response_tx:[46,60,74],nonsec_a53_4_response_tx:[46,60,74],nonsec_a72_2_notify_tx:[133,147,162,176],nonsec_a72_2_response_tx:[133,147,162,176],nonsec_a72_3_notify_tx:[133,147,162,176],nonsec_a72_3_response_tx:[133,147,162,176],nonsec_a72_4_notify_tx:[133,147,162,176],nonsec_a72_4_response_tx:[133,147,162,176],nonsec_a72_5_notify_tx:176,nonsec_a72_5_response_tx:176,nonsec_a72_6_notify_tx:176,nonsec_a72_6_response_tx:176,nonsec_a72_7_notify_tx:176,nonsec_a72_7_response_tx:176,nonsec_c6x_0_1_notify_tx:147,nonsec_c6x_0_1_response_tx:147,nonsec_c6x_1_1_notify_tx:147,nonsec_c6x_1_1_response_tx:147,nonsec_c7x_0_0_response_tx:46,nonsec_c7x_0_1_notify_tx:[162,176],nonsec_c7x_0_1_response_tx:[162,176],nonsec_c7x_1_1_notify_tx:[162,176],nonsec_c7x_1_1_response_tx:[162,176],nonsec_c7x_1_notify_tx:147,nonsec_c7x_1_response_tx:147,nonsec_c7x_2_1_notify_tx:176,nonsec_c7x_2_1_response_tx:176,nonsec_c7x_3_1_notify_tx:176,nonsec_c7x_3_1_response_tx:176,nonsec_dmsc2dm_notify_tx:[133,147],nonsec_dmsc2dm_response_tx:[133,147],nonsec_gpu_0_notify_tx:[147,162,176],nonsec_gpu_0_response_tx:[60,147,162,176],nonsec_gpu_1_response_tx:60,nonsec_gpu_response_tx:74,nonsec_high_priority_rx:[133,147,162,176],nonsec_icssg_0_notify_tx:147,nonsec_icssg_0_response_tx:147,nonsec_low_priority_rx:[46,60,74,133,147,162,176],nonsec_m4_0_response_tx:74,nonsec_main_0_r5_0_notify_tx:[133,147,162,176],nonsec_main_0_r5_0_response_tx:[133,147,162,176],nonsec_main_0_r5_1_response_tx:[46,74],nonsec_main_0_r5_2_notify_tx:[133,147,162,176],nonsec_main_0_r5_2_response_tx:[133,147,162,176],nonsec_main_0_r5_3_response_tx:[46,74],nonsec_main_1_r5_0_notify_tx:[147,162,176],nonsec_main_1_r5_0_response_tx:[147,162,176],nonsec_main_1_r5_2_notify_tx:[147,162,176],nonsec_main_1_r5_2_response_tx:[147,162,176],nonsec_main_2_r5_0_notify_tx:176,nonsec_main_2_r5_0_response_tx:176,nonsec_main_2_r5_2_notify_tx:176,nonsec_main_2_r5_2_response_tx:176,nonsec_mcu_0_r5_0_notify_tx:[133,147,162,176],nonsec_mcu_0_r5_0_response_tx:[46,60,133,147,162,176],nonsec_mcu_0_r5_2_notify_tx:[133,147,162,176],nonsec_mcu_0_r5_2_response_tx:[133,147,162,176],nonsec_notify_resp_rx:[133,147,162,176],nonsec_tifs2dm_notify_tx:[162,176],nonsec_tifs2dm_response_tx:[46,60,74,162,176],nonsec_wkup_0_r5_1_response_tx:60,normal:[3,5,6,7,8,9,10,11,12,13,14,15,16,18,19,21,22,24,25,26,28,29,30,184,191],notat:24,note:[0,5,6,7,9,14,23,30,33,34,41,48,55,62,69,76,83,90,92,97,105,107,112,121,123,128,135,137,142,150,152,157,164,166,171,183,186,191],notif:[2,3,26,27,28,29,30],notifi:[3,29,103,118,133,147,162,176],notify_resp:[103,118,133,147,162,176],now:[17,24,27,28,29,178,179,184],npaddingbyt:24,num:5,num_asymm:24,num_asymm_kei:24,num_comp:27,num_elem:27,num_match_iter:14,num_of_asymm_kei:24,num_of_kei:24,num_of_symm_kei:24,num_par:5,num_parents32:5,num_resourc:29,num_symm:24,num_symm_kei:24,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,18,23,24,27,28,29,30,33,38,45,46,52,59,60,66,73,74,80,87,88,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,168,175,176,178,179,182,183,186,187,188,189,191],numconfig:24,numpar:5,numpermiss:24,numpermissions0:24,numpermissions1:24,nvic:[39,53,67,81,95,110,155,169],nvic_217:[46,60,74],nvic_81:[162,176],object:24,obtain:[22,24,180,183,189,191],occup:12,occur:[13,14,23,33,183],ocmc:[26,29,30],oct:[24,186,188,191],octet:[24,186],oem:186,oes_reg_index:33,ofc:28,off:[5,6,7,14,33,38,52,66,80,94,109,125,139,154,168],offer:[2,182,184],offici:28,offset:[13,14,27,33,36,50,64,78,182,188],often:[2,182],oid:[24,188],old:5,older:[5,191],omiss:178,onc:[5,6,14,23,27,28,29,33,40,54,68,82,96,111,127,141,156,170,180,182,187,191,192],one:[0,3,5,7,12,14,15,16,17,23,24,26,28,29,30,34,37,38,48,51,52,62,65,66,76,79,80,90,93,94,105,108,109,121,124,125,135,138,139,150,153,154,164,167,168,179,180,182,183,184,186,187,189,191],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,33,37,38,51,52,65,66,79,80,93,94,108,109,124,125,138,139,153,154,167,168,178,179,180,182,183,184,186,187,188,189,190,191,192],onto:26,open:[24,29,186,189,191,192],openssl:191,oper:[0,2,5,6,11,13,14,17,18,20,23,24,28,29,30,33,178,179,180,182,184,187,190,191],opt:[24,186,191],optim:[24,27,179],option:[0,2,5,9,12,13,14,23,26,27,29,30,34,47,48,61,62,75,76,89,90,104,105,119,121,134,135,148,150,163,164,177,180,181,191],order:[2,6,12,13,14,26,27,28,29,30,33,92,107,123,137,152,166,178,179,183,186,189,190,191],order_id:12,orderid:[12,13],org:[178,187],organ:[34,48,62,76,90,105,121,135,150,164,179,182,184],origin:[5,12,13,28,184],origpar:5,os_irq:[155,169],osal:33,ospi_lvl_intr:140,otfa_intr_err_pend:140,otg_lvl:[95,110],otgirq:[126,140,155,169],other:[0,2,5,6,9,12,13,14,17,20,22,23,24,26,29,30,33,38,52,66,80,94,109,125,139,154,168,178,179,180,182,183,184,187,188,189,190,191,192],otherwis:[2,5,7,9,13,18,29,30,191],otp:[4,26,33,178,185,193],otp_config:30,otp_entri:30,otp_rev_id_sbl:21,otp_rev_id_sec_brdcfg:21,otp_rev_id_sysfw:21,out:[6,14,180,183,184,186,187,190,191,192],outer:24,outfifo_level:140,outform:191,outgo:[34,48,62,76,90,105,121,135,150,164],outgroup_level:140,outl_intr:[95,110,140],outp:[126,140,155,169],output:[5,9,13,24,29,33,34,48,62,76,90,105,121,135,150,164,184,190,191],output_binary_fil:29,outsid:[185,193],over:[2,14,25,27,30,33,179,192],overal:[6,14,26,29],overhead:14,overlap:[29,36,39,44,50,53,58,64,67,72,78,81,86,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,172,174,181],overrid:[14,20,24,183],overridden:183,overview:[2,189],overwritten:[40,54,68,82,96,111,127,141,156,170],ovrd:24,own:[5,11,12,13,14,26,27,29,37,51,65,79,92,93,107,108,123,124,137,138,152,153,166,167,180,182,183,189],owner:[11,12,13,29,33,37,51,65,79,93,108,124,138,153,167,182,187,189],owner_index:18,owner_permission_bit:18,owner_privid:18,ownership:[14,18,30,179,189],packet:[11,13,33],pad:[184,190],page:0,pair:[20,30,33,189],parallel:[0,27],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,34,35,36,39,43,44,48,49,50,53,57,58,62,63,64,67,71,72,76,77,78,81,85,86,90,91,92,95,98,99,100,105,106,107,110,113,114,115,121,122,123,126,129,130,131,135,136,137,140,143,144,145,150,151,152,155,158,159,160,164,165,166,169,172,173,174,178,181,184],paramt:26,parent32:5,parent:[5,33,34,48,62,76,90,105,121,135,150,164],pars:[20,27,33,178],parser:24,part1:186,part:[8,12,13,20,24,27,28,33,36,39,43,44,50,53,57,58,64,67,71,72,78,81,85,86,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,172,173,174,179,186,191,192],parti:0,partial:3,particular:[14,24,34,35,48,49,62,63,76,77,90,91,105,106,121,122,135,136,150,151,164,165],partit:[33,181],pass:[5,6,8,10,12,13,24,26,28,29,30,191],patch:[3,33],patch_vers:3,path:[5,46,60,74,88,103,118,133,147,162,176,183,191],pattern:188,paus:[13,33],payload:[2,23,24,178,187,190,191],pbu:188,pcie0_pend:[95,110],pcie10_pend:[95,110],pcie11_pend:[95,110],pcie12_pend:[95,110],pcie13_pend:[95,110],pcie14_pend:[95,110],pcie1_pend:[95,110],pcie2_pend:[95,110],pcie3_pend:[95,110],pcie4_pend:[95,110],pcie5_pend:[95,110],pcie6_pend:[95,110],pcie7_pend:[95,110],pcie8_pend:[95,110],pcie9_pend:[95,110],pcie_cpts_comp:[81,95,110,126,140,155,169],pcie_cpts_genf0:[81,95,110,126,140,155,169],pcie_cpts_hw1_push:[81,95,110,126,140,155,169],pcie_cpts_hw2_push:[81,95,110,126,140,155,169],pcie_cpts_pend:[95,110,126,140,155,169],pcie_cpts_sync:[81,95,110,126,140,155,169],pcie_downstream_puls:[126,140,155,169],pcie_dpa_puls:[126,155,169],pcie_error_puls:[126,140,155,169],pcie_flr_puls:[126,140,155,169],pcie_hot_reset_puls:[126,140,155,169],pcie_legacy_puls:[126,140,155,169],pcie_link_state_puls:[126,140,155,169],pcie_local_level:[126,140,155,169],pcie_phy_level:[126,140,155,169],pcie_ptm_valid_puls:[81,126,140,155,169],pcie_pwr_state_puls:[126,140,155,169],pd_get:33,pd_init:33,pd_inv_dep_data:33,pd_put:33,pd_rstdne_timeout:33,pd_trans_timeout:33,pdk:20,pdma_cpsw0_rx:[99,114],pdma_cpsw0_tx:[99,114],pdma_debug_cc_rx:[99,114],pdma_debug_main_rx:[99,114],pdma_debug_mcu_rx:[99,114],pdma_main0_mcan0_rx:[43,57,71],pdma_main0_mcan0_tx:[43,57,71],pdma_main0_mcasp0_rx:[99,114],pdma_main0_mcasp0_tx:[99,114],pdma_main0_mcasp1_rx:[99,114],pdma_main0_mcasp1_tx:[99,114],pdma_main0_mcasp2_rx:[99,114],pdma_main0_mcasp2_tx:[99,114],pdma_main0_mcspi0_rx:[43,57,71,85],pdma_main0_mcspi0_tx:[43,57,71,85],pdma_main0_mcspi1_rx:[43,57,71,85],pdma_main0_mcspi1_tx:[43,57,71,85],pdma_main0_mcspi2_rx:[43,57,71,85],pdma_main0_mcspi2_tx:[43,57,71,85],pdma_main0_mcspi3_rx:85,pdma_main0_mcspi3_tx:85,pdma_main0_uart0_rx:85,pdma_main0_uart0_tx:85,pdma_main0_uart1_rx:85,pdma_main0_uart1_tx:85,pdma_main1_adc0_rx:85,pdma_main1_mcan0_rx:85,pdma_main1_mcan0_tx:85,pdma_main1_mcan1_rx:85,pdma_main1_mcan1_tx:85,pdma_main1_mcspi4_rx:85,pdma_main1_mcspi4_tx:85,pdma_main1_spi0_rx:[99,114],pdma_main1_spi0_tx:[99,114],pdma_main1_spi1_rx:[99,114],pdma_main1_spi1_tx:[99,114],pdma_main1_spi2_rx:[99,114],pdma_main1_spi2_tx:[99,114],pdma_main1_spi3_rx:[99,114],pdma_main1_spi3_tx:[99,114],pdma_main1_spi4_rx:[99,114],pdma_main1_spi4_tx:[99,114],pdma_main1_uart0_rx:[43,57,71],pdma_main1_uart0_tx:[43,57,71],pdma_main1_uart1_rx:[43,57,71],pdma_main1_uart1_tx:[43,57,71],pdma_main1_uart2_rx:[43,57,71,85],pdma_main1_uart2_tx:[43,57,71,85],pdma_main1_uart3_rx:[43,57,71,85],pdma_main1_uart3_tx:[43,57,71,85],pdma_main1_uart4_rx:[43,57,71,85],pdma_main1_uart4_tx:[43,57,71,85],pdma_main1_uart5_rx:[43,57,71,85],pdma_main1_uart5_tx:[43,57,71,85],pdma_main1_uart6_rx:[43,57,71,85],pdma_main1_uart6_tx:[43,57,71,85],pdma_main1_usart0_rx:[99,114],pdma_main1_usart0_tx:[99,114],pdma_main1_usart1_rx:[99,114],pdma_main1_usart1_tx:[99,114],pdma_main1_usart2_rx:[99,114],pdma_main1_usart2_tx:[99,114],pdma_mcasp_mcasp0_rx:[43,57,71],pdma_mcasp_mcasp0_tx:[43,57,71],pdma_mcasp_mcasp1_rx:[43,57,71],pdma_mcasp_mcasp1_tx:[43,57,71],pdma_mcasp_mcasp2_rx:[43,57,71],pdma_mcasp_mcasp2_tx:[43,57,71],pdma_mcu0_adc12_rx:[99,114],pdma_mcu0_adc12_tx:[99,114],pdma_mcu1_mcan0_rx:[99,114],pdma_mcu1_mcan0_tx:[99,114],pdma_mcu1_mcan1_rx:[99,114],pdma_mcu1_mcan1_tx:[99,114],pdma_mcu1_spi0_rx:[99,114],pdma_mcu1_spi0_tx:[99,114],pdma_mcu1_spi1_rx:[99,114],pdma_mcu1_spi1_tx:[99,114],pdma_mcu1_spi2_rx:[99,114],pdma_mcu1_spi2_tx:[99,114],pdma_mcu1_usart0_rx:[99,114],pdma_mcu1_usart0_tx:[99,114],peer:33,pem:191,pend:6,pend_intr:[95,110,126,140,155,169],per0:[40,54,68,82,96,111,127,141,156,170],per1:[40,54,68,82,96,111,141,156,170],per:[2,12,13,14,26,27,28,29,30,33,34,48,62,76,90,105,121,135,150,164,180,182,183,191],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,17,18,22,23,24,25,28,29,30,33,149,178,179,180,182,183,184,185,189,193],peripher:[0,9,28,29,47,61,75,89,104,119,134,148,163,177,179,181,186],perman:182,permiss:[12,18,24,30,37,51,65,79,93,108,124,138,153,167,182,187,189],permission00:24,permission01:24,permission02:24,permission10:24,permit:[14,26,35,38,41,45,46,47,49,52,55,59,60,61,63,66,69,73,74,75,77,80,83,87,88,89,91,94,97,101,103,104,106,109,112,116,118,119,122,125,128,132,133,134,136,139,142,146,147,148,149,151,154,157,161,162,163,165,168,171,175,176,177,179],perspect:[27,34,48,62,76,90,105,121,135,150,164,183,187],physic:[2,3,7,14,22,26,28,29,30,41,55,69,83,97,112,128,142,157,171,179,191],pick:24,piec:[3,24,182],pin:28,pinmux:28,pipelin:14,piyali:29,pka:[0,189],pkc:178,pkcs1:178,pkh:184,pktdma:[0,2,13],pktdma_rx:[43,57,71,85],pktdma_rx_chan_error:[39,53,67,81],pktdma_rx_flow_complet:[39,53,67,81],pktdma_rx_flow_firewal:[39,67,81],pktdma_rx_flow_starv:[39,53,67,81],pktdma_tx:[43,57,71,85],pktdma_tx_chan_error:[39,53,67,81],pktdma_tx_flow_complet:[39,53,67,81],place:[2,5,7,11,14,24,26,27,29,30,178,184,186,187,191],placement:2,plain:[14,26,29,186],plain_key_cnt:186,plain_key_rev:186,plain_keywr_min_vers:186,plain_mek_opt:186,plain_mpk_opt:186,plain_msv:186,plain_swrev_sbl:186,plain_swrev_sec_brdcfg:186,plain_swrev_sysfw:186,plaintext:186,platform:[25,181],pleas:[6,14,23,24,26,28,29,30,179,181,182,183,186,189,190,191,192],pll:[28,120],pllfrac2_ssmod_16fft_main_0:141,pllfrac2_ssmod_16fft_main_13:141,pllfrac2_ssmod_16fft_main_14:141,pllfrac2_ssmod_16fft_main_15:141,pllfrac2_ssmod_16fft_main_16:141,pllfrac2_ssmod_16fft_main_17:141,pllfrac2_ssmod_16fft_main_18:141,pllfrac2_ssmod_16fft_main_19:141,pllfrac2_ssmod_16fft_main_1:141,pllfrac2_ssmod_16fft_main_23:141,pllfrac2_ssmod_16fft_main_25:141,pllfrac2_ssmod_16fft_main_2:141,pllfrac2_ssmod_16fft_main_3:141,pllfrac2_ssmod_16fft_main_4:141,pllfrac2_ssmod_16fft_main_5:141,pllfrac2_ssmod_16fft_main_6:141,pllfrac2_ssmod_16fft_main_7:141,pllfrac2_ssmod_16fft_main_8:141,pllfrac2_ssmod_16fft_mcu_0:141,pllfrac2_ssmod_16fft_mcu_1:141,pllfrac2_ssmod_16fft_mcu_2:141,pllfracf2_ssmod_16fft_main_0:[40,54,68,156,170],pllfracf2_ssmod_16fft_main_12:[40,54,68,156,170],pllfracf2_ssmod_16fft_main_14:[156,170],pllfracf2_ssmod_16fft_main_15:[40,54,68],pllfracf2_ssmod_16fft_main_16:[54,68,156,170],pllfracf2_ssmod_16fft_main_17:[40,54,68,156,170],pllfracf2_ssmod_16fft_main_18:54,pllfracf2_ssmod_16fft_main_19:[156,170],pllfracf2_ssmod_16fft_main_1:[40,54,68,156,170],pllfracf2_ssmod_16fft_main_25:[156,170],pllfracf2_ssmod_16fft_main_26:[156,170],pllfracf2_ssmod_16fft_main_27:170,pllfracf2_ssmod_16fft_main_28:170,pllfracf2_ssmod_16fft_main_2:[40,54,68,156,170],pllfracf2_ssmod_16fft_main_3:[156,170],pllfracf2_ssmod_16fft_main_4:[156,170],pllfracf2_ssmod_16fft_main_5:[40,156,170],pllfracf2_ssmod_16fft_main_6:[54,156,170],pllfracf2_ssmod_16fft_main_7:[40,156,170],pllfracf2_ssmod_16fft_main_8:[40,54,68,156,170],pllfracf2_ssmod_16fft_main_9:170,pllfracf2_ssmod_16fft_mcu_0:[40,54,68,156,170],pllfracf2_ssmod_16fft_mcu_1:[156,170],pllfracf2_ssmod_16fft_mcu_2:[156,170],pllfracf_ssmod_16fft_main_0:[82,127],pllfracf_ssmod_16fft_main_12:[82,127,141],pllfracf_ssmod_16fft_main_14:[82,127],pllfracf_ssmod_16fft_main_1:[82,127],pllfracf_ssmod_16fft_main_2:82,pllfracf_ssmod_16fft_main_3:127,pllfracf_ssmod_16fft_main_4:127,pllfracf_ssmod_16fft_main_7:127,pllfracf_ssmod_16fft_main_8:[82,127],pllfracf_ssmod_16fft_mcu_0:[82,127],pllfracf_ssmod_16fft_mcu_1:127,pllfracf_ssmod_16fft_mcu_2:127,plu:13,pm_bcfg_hash:24,pm_dev_init:33,pm_init:33,pm_sys_reset:33,pmboardcfghash:[24,184],pme_gen_lvl:[95,110],pmmc:5,point:[3,14,20,23,27,28,29,33,179,187,191],pointer:[5,7,12,13,26,28,29,30,184],pointrpend:[95,110,126,140,155,169],polic:[2,14],polici:189,poll:[5,23],pool:14,popul:[2,22,27,28,29,30,180,184,186,187,188,190],por:182,port:[22,23,24,183,186,191],portion:[29,30,189,192],posit:[6,33,188],possess:180,possibl:[3,5,6,12,14,29,180],post:[29,33],potenti:33,power:[0,3,6,8,14,26,31,34,35,48,49,62,63,76,77,90,91,105,106,121,122,135,136,150,151,164,165,191,193],powerdomain:33,pppp:191,pr1_edc0_latch0_in:[67,81,95,110,140],pr1_edc0_latch1_in:[67,81,95,110,140],pr1_edc0_sync0_out:[67,81,95,110,140],pr1_edc0_sync1_out:[67,81,95,110,140],pr1_edc1_latch0_in:[81,95,110,140],pr1_edc1_latch1_in:[81,95,110,140],pr1_edc1_sync0_out:[81,95,110,140],pr1_edc1_sync1_out:[81,95,110,140],pr1_host_intr_pend:[95,110,140],pr1_host_intr_req:[67,81,95,110,140],pr1_iep0_cap_intr_req:[67,81,95,110,140],pr1_iep0_cmp_intr_req:[67,81,95,110,140],pr1_iep1_cap_intr_req:[81,95,110,140],pr1_iep1_cmp_intr_req:[81,95,110,140],pr1_rx_sof_intr_req:[95,110,140],pr1_slv_intr:[67,81,95,110,140],pr1_tx_sof_intr_req:[95,110,140],precaut:26,preclud:29,predefin:[179,181,182],prefix:2,prepar:[2,7,27],prepend:2,presenc:178,present:[2,3,5,13,23,27,30,33,180,187,191],preserv:24,presum:26,prevent:[6,14,17,28,29,38,52,66,80,94,109,125,139,154,168,179,182,183,189,191],previou:179,previous:14,prf:180,primari:[2,22,23,29,30,179,188,189],prime:27,primer:[185,193],print:[33,191],print_freq:5,printf:5,prior:[5,6,9,13,14,33],prioriti:[2,13,26,29,33],priv:[18,24,33],privat:[184,186,188,190,191],privid:180,priviledg:2,privileg:[2,24,37,51,65,79,93,108,124,138,153,167,183,191],privilig:180,probabl:14,proc_access_list:30,proc_access_mast:30,proc_access_secondari:30,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193],proc_id:[7,14],proce:191,procedur:[180,191],proceess:22,process:[0,2,3,5,6,8,9,10,12,13,14,18,22,23,24,26,27,30,45,46,59,60,73,74,87,88,101,103,116,118,132,133,146,147,161,162,175,176,181,182,186,190,191,192],processor:[0,2,4,7,9,24,26,29,46,60,74,88,103,118,120,133,147,162,176,191,192],processor_access_list:30,processor_acl_list:30,processor_id:[14,30],produc:180,product:[28,179,191],profil:[26,187],program:[2,6,9,10,11,12,13,15,16,18,20,21,24,28,29,30,33,40,54,68,82,96,111,127,141,156,170,178,186,188,192],programm:[12,17,182],programmed_st:[5,6],progress:33,project:29,prompt:[24,186,188,191],proper:[2,28],properli:[28,33,187],protect:[0,14,20,24,28,30,178,179,180,182,183,184,186,190,192],protocol:[2,13,191],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,186,187,191],provis:187,proxi:[0,2,4,5,9,11,13,18,26,30,33,38,52,66,80,94,109,120,125,139,154,168,183],proxy_cfg:[10,33],proxy_cfg_respons:10,proxy_init:33,proxy_oes_get:33,proxy_oes_set:33,psc:[6,14,28,33],psc_inv_data:33,pseudo:[5,180],pseudorandom:180,psi:[0,2,4,13,33,120],psil:[11,30,189],psil_dst_thread:33,psil_host_id_bcfg:33,psil_host_id_check:33,psil_init:33,psil_msg_host_id:33,psil_pair:33,psil_read:33,psil_src_thread:33,psil_src_thread_p:33,psil_thread:33,psil_thread_cfg_reg_addr:33,psil_thread_cfg_reg_val_hi:33,psil_thread_cfg_reg_val_lo:33,psil_thread_dis:33,psil_thread_en:33,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:33,psil_writ:33,psinfo:33,psuedo:5,pub:24,pub_boardcfg_rm_tisci:29,public_key_infrastructur:187,pulsar_0:[93,108,124,138,153,167],pulsar_1:[93,108,124,138,153,167],purpos:[0,14,24,33,38,52,66,80,94,109,125,139,154,168,178,180,181,182,184,189,191],put:[33,186,191],put_actflag_aesenc_bmek:186,put_actflag_aesenc_bmpkh:186,put_actflag_aesenc_ext_otp:186,put_actflag_aesenc_smek:186,put_actflag_aesenc_smpkh:186,put_actflag_plain_key_cnt:186,put_actflag_plain_key_rev:186,put_actflag_plain_mek_opt:186,put_actflag_plain_mpk_opt:186,put_actflag_plain_msv:186,put_actflag_plain_swrev_sbl:186,put_actflag_plain_swrev_sec_brdcfg:186,put_actflag_plain_swrev_sysfw:186,put_aesenc_bmek:186,put_aesenc_bmpkh:186,put_aesenc_ext_otp:186,put_aesenc_smek:186,put_aesenc_smpkh:186,put_enc_aes_kei:186,put_enc_bmpk_signed_aes_kei:186,put_enc_smpk_signed_aes_kei:186,put_indx_aesenc_ext_otp:186,put_iv_aesenc_bmek:186,put_iv_aesenc_bmpkh:186,put_iv_aesenc_ext_otp:186,put_iv_aesenc_smek:186,put_iv_aesenc_smpkh:186,put_plain_key_cnt:186,put_plain_key_rev:186,put_plain_keywr_min_v:186,put_plain_mek_opt:186,put_plain_mpk_opt:186,put_plain_msv:186,put_plain_swrev_sbl:186,put_plain_swrev_sec_brdcfg:186,put_plain_swrev_sysfw:186,put_rs_aesenc_bmek:186,put_rs_aesenc_bmpkh:186,put_rs_aesenc_ext_otp:186,put_rs_aesenc_smek:186,put_rs_aesenc_smpkh:186,put_size_aesenc_bmek:186,put_size_aesenc_bmpkh:186,put_size_aesenc_ext_otp:186,put_size_aesenc_smek:186,put_size_aesenc_smpkh:186,put_size_enc_a:186,put_size_enc_bmpk_signed_a:186,put_size_enc_smpk_signed_a:186,put_wprp_aesenc_ext_otp:186,qmode:12,qos:13,qqqq:191,qualiti:26,queri:[5,7,17,18,29,182],query_freq_resp:5,question:18,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,28,29,30,33],quick:[179,181],quietli:[12,13],quirk:0,r5_0:[38,52,66,80,94,103,109,118,125,139,154,168],r5_1:[80,94,103,109,118,139,154,168],r5_2:[94,103,109,118,168],r5_3:[94,103,109,118],r5_cl0_c0:[97,112,191],r5_cl0_c1:[97,112,191],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,82,127,141,156,170],r5fss0_core0:[83,88,128,133,142,147,157,162,171,176],r5fss0_core1:[83,88,128,133,142,147,157,162,171,176],r5fss1_core0:[83,88,142,147,157,162,171,176],r5fss1_core1:[83,88,142,147,157,162,171,176],r5fss2_core0:[171,176],r5fss2_core1:[171,176],ra_init:33,ra_inst:29,ram:[3,10,14],random:[24,180,184,186,190,191],randomli:[20,180],randomstr:[24,184],rang:[3,5,10,12,13,23,26,33,36,39,43,44,45,50,53,57,58,59,64,67,71,72,73,78,81,85,86,87,92,94,95,98,99,100,101,107,109,110,113,114,115,116,123,126,129,130,131,132,137,140,143,144,145,146,152,155,158,159,160,161,166,169,172,173,174,175],range_num:29,range_num_sec:29,range_start:29,range_start_sec:29,rapidli:5,rare:5,rat:14,rat_exp_intr:140,rate:[5,14],rather:5,rational:14,raw:184,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,20,23,24,25,28,30,33,37,40,46,51,54,60,65,68,74,79,82,88,93,96,103,108,111,118,124,127,133,138,141,147,153,156,162,167,170,176,179,180,183,185,186,189,191,192,193],readabl:[3,33,34,48,62,76,90,105,121,135,150,164],readback:183,readi:[3,14,27],real:[5,9,11,12,13,29],realli:179,reamin:30,reason:[12,14,26,28,29,38,52,66,80,94,109,125,139,154,168,179,182],reboot:[33,180,182],rec_intr_pend:[95,110,126,140,155,169],receipt:[28,30],receiv:[2,3,5,11,14,26,30,33,36,38,40,50,52,54,64,66,68,78,80,82,92,94,95,96,107,109,110,111,123,125,126,127,137,139,140,141,152,154,155,156,166,168,169,170,180,192],recept:29,reciev:[0,27],recommend:[26,28,29,179,180],reconfigur:[8,26,28,192],record:12,recov:14,recoveri:[8,14,30],reduc:[29,30,184,186,188],redund:[186,188],ref:[9,11,12,13,29],refer:[0,2,5,6,14,20,26,27,28,29,30,37,40,51,54,65,68,79,82,93,96,108,111,124,127,138,141,153,156,167,170,179,181,182,183,186,188,189,190,191,192],reflect:[24,27,28,29,191],refresh:182,regard:[0,2,6,13],regardless:[5,6],region0:24,region1:24,region:[0,7,10,11,12,13,14,24,33,181,182,189,192],regist:[2,5,9,10,12,13,14,15,16,17,18,23,24,28,29,30,33,40,54,68,82,96,111,127,141,156,170,180,182,188],regular:[26,29],reiniti:[40,54,68,82,96,111,127,141,156,170],reject:[13,24,26,29,36,39,44,50,53,58,64,67,72,78,81,86,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,172,174,183],rel:5,relat:[13,38,52,66,80,94,109,125,139,154,168,180,189],relationship:3,releas:[0,2,6,29,30,33,180,189,192],release_processor:14,relev:[14,24,179,183],reli:184,relinquish:14,reloc:3,remain:[0,3,5,7,23,28,30,179,183,184,186,187,191],remot:11,remov:[26,192],render:178,reorder:191,repeat:[23,179],replac:[12,24,181,186,188,191],repons:0,report:[14,29,33,191],repres:[3,5,24,29,33,34,35,41,45,46,48,49,55,59,60,62,63,69,73,74,76,77,83,87,88,90,91,97,101,103,105,106,112,116,118,121,122,128,132,133,135,136,142,146,147,150,151,157,161,162,164,165,171,175,176,183,187,188],represent:[24,188],reprogram:183,req:[24,186,188,191],req_distinguished_nam:[24,186,188,191],request:[0,3,5,6,7,8,9,11,15,16,17,18,19,20,21,22,24,25,26,27,28,29,30,33,36,39,43,44,50,53,57,58,64,67,71,72,78,81,85,86,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,172,173,174,180,183,185,192,193],request_processor:14,requir:[0,2,5,6,9,12,14,18,22,23,24,26,28,29,30,33,36,39,43,44,50,53,57,58,64,67,71,72,78,81,85,86,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,172,173,174,178,179,180,181,183,184,186,187,188,189,190,191,192],requisit:5,resasg:29,resasg_entri:29,resasg_entries_s:29,resasg_firewall_cfg:33,resasg_fwl_ch:33,resasg_fwl_id:33,resasg_subtype_bcdma_block_copy_chan:[45,59,73,87],resasg_subtype_bcdma_ring_block_copy_chan:[45,59,73,87],resasg_subtype_bcdma_ring_split_tr_rx_chan:[45,59,73,87,161,175],resasg_subtype_bcdma_ring_split_tr_tx_chan:[45,59,73,87,161,175],resasg_subtype_bcdma_split_tr_rx_chan:[45,59,73,87,161,175],resasg_subtype_bcdma_split_tr_tx_chan:[45,59,73,87,161,175],resasg_subtype_global_event_sevt:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_global_event_trigg:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_ia_bcdma_chan_data_completion_o:[45,59,73,87],resasg_subtype_ia_bcdma_chan_error_o:[45,59,73,87],resasg_subtype_ia_bcdma_chan_ring_completion_o:[45,59,73,87],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[45,59,73,87,161,175],resasg_subtype_ia_bcdma_rx_chan_error_o:[45,59,73,87,161,175],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[45,59,73,87,161,175],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[45,59,73,87,161,175],resasg_subtype_ia_bcdma_tx_chan_error_o:[45,59,73,87,161,175],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[45,59,73,87,161,175],resasg_subtype_ia_pktdma_rx_chan_error_o:[45,59,73,87],resasg_subtype_ia_pktdma_rx_flow_completion_o:[45,59,73,87],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[45,73,87],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[45,59,73,87],resasg_subtype_ia_pktdma_tx_chan_error_o:[45,59,73,87],resasg_subtype_ia_pktdma_tx_flow_completion_o:[45,59,73,87],resasg_subtype_ia_timermgr_evt_o:[45,73,87],resasg_subtype_ia_vint:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_ir_output:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_pktdma_cpsw_rx_chan:[45,59,73,87],resasg_subtype_pktdma_cpsw_tx_chan:[45,59,73,87],resasg_subtype_pktdma_flow_cpsw_rx_chan:[45,59,73,87],resasg_subtype_pktdma_flow_icssg_0_rx_chan:87,resasg_subtype_pktdma_flow_icssg_1_rx_chan:87,resasg_subtype_pktdma_flow_saul_rx_0_chan:[45,59,73,87],resasg_subtype_pktdma_flow_saul_rx_1_chan:[45,59,73,87],resasg_subtype_pktdma_flow_saul_rx_2_chan:[45,59,73,87],resasg_subtype_pktdma_flow_saul_rx_3_chan:[45,59,73,87],resasg_subtype_pktdma_flow_unmapped_rx_chan:[45,59,73,87],resasg_subtype_pktdma_icssg_0_rx_chan:87,resasg_subtype_pktdma_icssg_0_tx_chan:87,resasg_subtype_pktdma_icssg_1_rx_chan:87,resasg_subtype_pktdma_icssg_1_tx_chan:87,resasg_subtype_pktdma_ring_cpsw_rx_chan:[45,59,73,87],resasg_subtype_pktdma_ring_cpsw_tx_chan:[45,59,73,87],resasg_subtype_pktdma_ring_icssg_0_rx_chan:87,resasg_subtype_pktdma_ring_icssg_0_tx_chan:87,resasg_subtype_pktdma_ring_icssg_1_rx_chan:87,resasg_subtype_pktdma_ring_icssg_1_tx_chan:87,resasg_subtype_pktdma_ring_saul_rx_0_chan:[45,59,73,87],resasg_subtype_pktdma_ring_saul_rx_1_chan:[45,59,73,87],resasg_subtype_pktdma_ring_saul_rx_2_chan:[45,59,73,87],resasg_subtype_pktdma_ring_saul_rx_3_chan:[45,59,73,87],resasg_subtype_pktdma_ring_saul_tx_0_chan:[45,59,73,87],resasg_subtype_pktdma_ring_saul_tx_1_chan:[45,59,73,87],resasg_subtype_pktdma_ring_unmapped_rx_chan:[45,59,73,87],resasg_subtype_pktdma_ring_unmapped_tx_chan:[45,59,73,87],resasg_subtype_pktdma_saul_rx_0_chan:[45,59,73,87],resasg_subtype_pktdma_saul_rx_1_chan:[45,59,73,87],resasg_subtype_pktdma_saul_rx_2_chan:[45,59,73,87],resasg_subtype_pktdma_saul_rx_3_chan:[45,59,73,87],resasg_subtype_pktdma_saul_tx_0_chan:[45,59,73,87],resasg_subtype_pktdma_saul_tx_1_chan:[45,59,73,87],resasg_subtype_pktdma_unmapped_rx_chan:[45,59,73,87],resasg_subtype_pktdma_unmapped_tx_chan:[45,59,73,87],resasg_subtype_proxy_proxi:[101,116,132,146,161,175],resasg_subtype_ra_error_o:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_ra_generic_ipc:87,resasg_subtype_ra_gp:[101,116,132,146,161,175],resasg_subtype_ra_monitor:[29,101,116,132,146,161,175],resasg_subtype_ra_udmap_rx:[101,116,132,146,161,175],resasg_subtype_ra_udmap_rx_h:[101,116,132,146,161,175],resasg_subtype_ra_udmap_rx_uh:[132,146,161,175],resasg_subtype_ra_udmap_tx:[101,116,132,146,161,175],resasg_subtype_ra_udmap_tx_ext:[101,116,146,161,175],resasg_subtype_ra_udmap_tx_h:[101,116,132,146,161,175],resasg_subtype_ra_udmap_tx_uh:[132,146,161,175],resasg_subtype_ra_virtid:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_udmap_global_config:[45,59,73,87,101,116,132,146,161,175],resasg_subtype_udmap_invalid_flow_o:[101,116,132,146,161,175],resasg_subtype_udmap_rx_chan:[101,116,132,146,161,175],resasg_subtype_udmap_rx_flow_common:[101,116,132,146,161,175],resasg_subtype_udmap_rx_hchan:[101,116,132,146,161,175],resasg_subtype_udmap_rx_uhchan:[132,146,161,175],resasg_subtype_udmap_tx_chan:[101,116,132,146,161,175],resasg_subtype_udmap_tx_echan:[101,116,146,161,175],resasg_subtype_udmap_tx_hchan:[101,116,132,146,161,175],resasg_subtype_udmap_tx_uhchan:[132,146,161,175],resasg_utyp:33,resasg_validate_host:33,resasg_validate_resourc:33,resend:[8,23],resent:23,reserv:[2,3,5,6,7,12,13,14,20,24,27,28,29,30,33,36,39,43,44,50,53,57,58,64,67,71,72,78,81,85,86,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,172,173,174,178,183,186,187,189,191,192],reset:[2,4,5,6,7,14,23,24,33,149,181,182,190,191],resetdon:33,resetvec:24,resid:9,resourc:[0,3,6,8,14,18,26,30,31,35,36,37,39,44,47,49,50,51,53,58,61,63,64,65,67,72,75,77,78,79,81,86,89,91,92,93,94,95,98,100,104,106,107,108,109,110,113,115,119,120,122,123,124,126,129,131,134,136,137,138,140,143,145,148,151,152,153,155,158,160,163,165,166,167,169,172,174,177,179,193],resource_get:33,resource_get_range_num:33,resource_get_range_start:33,resource_get_secondary_host:33,resource_get_subtyp:33,resource_get_typ:33,respect:[184,186],respfreq_hz:5,respon:17,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,16,18,19,20,21,22,23,25,26,27,28,29,30,33,46,60,74,88,103,118,133,147,162,176,179,180,181,182,188,191,192],responsibil:187,rest:[0,2,14,183,184,191,192],restor:[5,7,14],restrict:[13,18,33,183,189],result:[2,5,8,9,10,12,13,14,29,33,45,59,73,87,101,116,132,146,161,175,178,180,183,188],resum:7,ret:5,retain:[180,192],retent:[5,6,33],retention_get:33,retention_put:33,retriev:[3,6,12,18,29,33],reus:24,rev:[20,29,186,188],revers:5,review:23,revis:[4,20,27,29,30,33,178,182,184,186,190],revoc:187,rfc5280:187,rfc8017:178,rfc:178,rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:139,right:[5,29],ring:[0,2,4,9,13,26,33,39,53,67,81,95,110,120,126,140,155,169,183,187,192],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:33,ring_ba_lo_lo:33,ring_configur:33,ring_control2:12,ring_count_hi:33,ring_count_lo:33,ring_get_cfg:33,ring_mod:33,ring_mon_cfg:[12,33],ring_mon_cfg_respons:12,ring_monitor_mod:33,ring_monitor_queu:33,ring_monitor_sourc:33,ring_oes_get:33,ring_oes_set:33,ring_orderid:[12,33],ring_siz:[12,33],ring_validate_index:33,ring_virtid:33,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:24,rm_boardcfg:29,rm_core_init:33,rm_init:33,rma:186,rmboardcfghash:[24,184],role:26,rollback:[0,24,30,184,190],rom:[22,24,28,31,40,54,68,82,96,111,127,141,156,170,184,186,191,193],rom_msg_cert_auth_fail:27,rom_msg_cert_auth_pass:27,rom_msg_m3_to_r5_m3fw_result:27,rom_msg_r5_to_m3_m3fw:27,root:[0,2,14,21,22,26,29,178,182,183,184,186,187,191],round:26,rout:[13,29,33,183],router:[0,2,9,29],routin:180,row:[20,24,182,186,188],row_idx:17,row_mask:17,row_soft_lock:17,row_val:17,rsa:[0,178,186],rsassa:178,rsdv2:24,rsdv3:24,rsvd0:24,rsvd1:24,rsvd2:24,rsvd3:24,rsvd:[2,30],rto:[0,2],rule:[24,29,178,183],rules_fil:29,run:[0,2,3,5,14,23,27,29,33,38,52,66,80,94,109,125,139,154,168,179,180,182,183,185,191,192,193],runtim:[4,23,29,30,33,47,61,75,89,104,119,120,134,148,163,177,190,191],rwcd:[37,51,65,79,93,108,124,138,153,167],rwd:[37,51,65,79,93,108,124,138,153,167],rx_atyp:13,rx_burst_siz:13,rx_chan:[92,107,123,137,152,166],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[92,107,123,137,152,166],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[123,137,152,166],rxcq_qnum:13,sa2:2,sa2ul:[15,16,192],sa2ul_config:30,sa2ul_dkek_key_len:15,sa2ul_dsmek_key_len:16,sa2ul_inst:[15,16],sa_ul_pka:[95,110,140,155,169],sa_ul_trng:[95,110,140,155,169],safeti:[0,181],salt:[24,184],same:[0,2,5,6,12,23,24,29,30,33,149,178,180,182,184,188,191],sane:14,satisfi:5,saul0_rx:[43,57,71,85,99,114],saul0_tx:[43,57,71,85,99,114],saul:[30,185,193],saul_rx_0_chan:[36,44,50,58,64,72,78,86],saul_rx_1_chan:[36,44,50,58,64,72,78,86],saul_rx_2_chan:[36,44,50,58,64,72,78,86],saul_rx_3_chan:[36,44,50,58,64,72,78,86],saul_tx_0_chan:[36,44,50,58,64,72,78,86],saul_tx_1_chan:[36,44,50,58,64,72,78,86],save:[7,12],sbl:[21,27,186],sbl_data:27,scalabl:29,scale:26,scaling_factor:26,scaling_profil:26,scan:14,scenario:[0,14],schedul:[13,29,33],scheme:179,sci:[2,17,18,19,22,26,27,28,30,33],sciserv:0,script:29,sdbg_debug_ctrl:24,sdk:2,search:5,sec:[23,186,191],sec_bcfg_enc_iv:24,sec_bcfg_enc_r:24,sec_bcfg_hash:24,sec_bcfg_key_derive_index:24,sec_bcfg_key_derive_salt:24,sec_bcfg_ver:24,sec_boot_ctrl:24,sec_dbg_config:30,sec_debug_core_sel:24,sec_handover_cfg:30,sec_hsm_response_tx:[46,60,74,162,176],sec_low_priority_rx:[46,60,74,162,176],secboardcfghash:[24,184],secboardcfgv:[24,184],secmgr_swrv_status_reg_i:188,second:[14,29],secondari:[9,29,33,186,187,188],secondary_host:[9,29],secondarybootload:27,secproxi:26,secreci:180,secret:[28,30,178,192],section:[2,12,13,14,24,27,29,30,34,36,37,38,39,43,44,48,50,51,52,53,57,58,62,64,65,66,67,71,72,76,78,79,80,81,85,86,90,92,93,94,95,98,99,100,105,107,108,109,110,113,114,115,121,123,124,125,126,129,130,131,135,137,138,139,140,143,144,145,150,152,153,154,155,158,159,160,164,166,167,168,169,172,173,174,178,179,180,183,187,190,191],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,26,27,28,29,31,32,34,35,36,37,38,39,40,41,42,43,44,45,47,48,49,50,51,52,53,54,55,56,57,58,59,61,62,63,64,65,66,67,68,69,70,71,72,73,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,155,156,157,158,159,160,161,163,164,165,166,167,168,169,170,171,172,173,174,175,177,178,179,180,181,182,183,185,187,188,189,193],see:[3,5,6,13,14,15,16,22,23,24,29,30,33,46,60,74,88,103,118,133,147,162,176,178,180,182,183,184,186,191],seen:33,select:[5,12,26,33,38,52,66,80,94,109,125,139,154,168,191],selector:[13,33],self:14,send:[2,3,5,12,26,27,28,29,30,33,45,59,73,87,101,116,132,146,161,175,183],send_receive_with_timeout:5,sender:[2,192],sensit:[179,189],sent:[2,3,5,7,21,25,26,27,28,29,30,33,40,54,68,82,96,111,127,141,156,170,183,184,192],separ:[0,2,12,14,26,29,30,180,184],seq:2,sequenc:[2,3,5,7,24,27,28,29,33,47,61,75,89,104,119,134,148,163,177,179,184,186,188,191,192],serv:[24,26,29,178],server:27,servic:[0,2,26,27,29,30,178,179,189],set:[0,2,3,5,6,7,10,11,12,13,17,21,23,24,26,28,29,30,33,38,40,47,52,54,61,66,68,75,80,82,89,94,96,104,109,111,119,125,127,134,139,141,148,154,156,163,168,170,177,178,179,180,182,183,184,186,187,188,189,191,192],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:33,set_module_reset:33,set_processor_config:[14,24],set_processor_control:14,set_processor_suspend_readi:14,sete:21,setup:[5,10,14,182],sever:3,sevt:[39,53,67,81,95,110,126,140,155,169],sfals:9,sgx544:[94,109],sha2:[0,24,178,184,190],sha512:[188,191],sha:[24,186],shall:[14,178,179],share:[3,6,7,29,92,107,123,137,152,166,180,191],shatyp:[24,188],shavalu:[24,188],she:0,shift:[13,188],should:[2,5,7,14,20,22,23,24,27,29,33,38,41,52,55,66,69,80,83,94,97,109,112,125,128,139,142,154,157,168,171,179,183,186,187,191],show:[24,29,33,178,184,191,192],shown:[2,24,29,183,184,190,191],shutdown:14,side:[15,25,179,180,182,186,192],sigend:186,sign:[20,21,22,23,26,28,29,30,33,185,186,187,191,193],signatur:[23,178,191],signific:[24,188],significand:33,signing_config:191,silicon:[14,28],similar:[2,14,179,183,187,191],similarli:5,simpl:18,simplest:179,simpli:[37,51,65,79,93,108,124,138,153,167],simplifi:5,simutan:26,sinc:[0,2,6,14,24,26,27,28,38,52,66,80,94,109,125,139,154,168,179],singl:[14,27,29,33,180,182,184,191],single_cor:14,singlecore_onli:14,situat:[27,180],size:[3,12,14,15,16,23,24,26,27,28,29,30,33,180,186,187,188],size_byt:12,sizeof:[5,26,188],skip:[14,24,191],slave:[2,183],sleep:[3,7],slight:0,slightli:6,slot:[37,51,65,79,93,108,124,138,153,167,183,187],small:5,smaller:182,smek:[4,20,186],smpk:[20,186,187,188,191],smpkh:[20,186],sms_main_0_secctrl_0:[41,55,69],sms_wkup_0_secctrl_0:[157,171],snapshot:5,snippet:[5,188],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,20,23,24,26,27,28,29,30,33,35,36,38,39,40,41,43,44,45,46,47,49,50,52,53,54,55,57,58,59,60,61,63,64,66,67,68,69,71,72,73,74,75,77,78,80,81,82,83,85,86,87,88,89,91,92,94,95,96,97,98,99,100,101,102,103,104,106,107,109,110,111,112,113,114,115,116,117,118,119,122,123,125,126,127,128,129,130,131,132,133,134,136,137,139,140,141,142,143,144,145,146,147,148,149,151,152,154,155,156,157,158,159,160,161,162,163,165,166,168,169,170,171,172,173,174,175,176,177,179,181,182,183,186,189,192,193],soc_doc_am6_public_host_desc_host_list:26,soc_events_in:[39,140,155,169],soc_events_in_64:[147,162,176],soc_events_in_65:[147,162,176],soc_events_in_66:[147,162,176],soc_events_in_67:[147,162,176],soc_events_in_68:[147,162,176],soc_events_in_69:[147,162,176],soc_events_in_70:[147,162,176],soc_events_in_71:[147,162,176],soc_events_in_720:176,soc_events_in_721:176,soc_events_in_722:176,soc_events_in_723:176,soc_events_in_724:176,soc_events_in_725:176,soc_events_in_726:176,soc_events_in_727:176,soc_events_in_728:[162,176],soc_events_in_729:[162,176],soc_events_in_72:[147,162,176],soc_events_in_730:[162,176],soc_events_in_731:[162,176],soc_events_in_732:[147,162,176],soc_events_in_733:[147,162,176],soc_events_in_734:[147,162,176],soc_events_in_735:[147,162,176],soc_events_in_73:[147,162,176],soc_events_in_74:176,soc_events_in_75:176,soc_events_in_76:176,soc_events_in_77:176,soc_events_in_78:176,soc_events_in_79:176,soc_events_out_level:140,soc_phys_addr_t:18,soc_uid:[22,191],soft:182,softwar:[2,3,7,8,23,26,27,28,29,38,52,66,80,94,109,125,139,154,168,178,179,180,182,183,184,186,187,188,189,190,191],sofwar:21,some:[5,6,9,10,12,13,14,26,35,36,38,39,40,43,44,49,50,52,53,54,57,58,63,64,66,67,68,71,72,77,78,80,81,82,85,86,91,92,94,95,96,98,99,100,106,107,109,110,111,113,114,115,122,123,125,126,127,129,130,131,136,137,139,140,141,143,144,145,151,152,154,155,156,158,159,160,165,166,168,169,170,172,173,174,183,190,192],soon:180,sop:33,sort:29,sound:179,sourc:[3,5,6,9,11,12,13,33,34,48,62,76,90,105,121,135,150,164,183,184],space:5,span:[179,183],special:[6,14,24,34,48,62,76,90,105,121,135,150,164,191],specif:[0,2,3,5,6,13,15,17,22,24,25,26,27,28,29,33,36,38,39,43,44,47,50,52,53,57,58,61,64,66,67,71,72,75,78,80,81,85,86,89,92,94,95,98,99,100,104,107,109,110,113,114,115,119,123,125,126,129,130,131,134,137,139,140,143,144,145,148,149,152,154,155,158,159,160,163,166,168,169,172,173,174,177,178,179,180,181,182,183,186,191,192,193],specifi:[7,9,11,12,13,14,17,18,20,22,23,24,25,26,27,28,29,30,33,34,35,38,48,49,52,62,63,66,76,77,80,90,91,94,105,106,109,121,122,125,135,136,139,150,151,154,164,165,168,178,182,184,186,187,191,192],spectrum:5,speed:179,spi:[39,53,67,81,95,110,126,140,155,169],spi_64:[46,60,74,88,133,147,162,176],spi_65:[46,60,74,88,133,147,162,176],spi_66:[46,60,74,88,133,147,162,176],spi_67:[46,60,74,88,133,147,162,176],spi_68:[46,60,74,88,133,147,162,176],spi_69:[133,147,162,176],spi_70:[133,147,162,176],spi_71:[133,147,162,176],spi_720:176,spi_721:176,spi_722:176,spi_723:176,spi_724:176,spi_725:176,spi_726:176,spi_727:176,spi_728:[162,176],spi_729:[162,176],spi_72:[133,147,162,176],spi_730:[162,176],spi_731:[162,176],spi_732:[147,162,176],spi_733:[147,162,176],spi_734:[147,162,176],spi_735:[147,162,176],spi_73:[133,147,162,176],spi_74:176,spi_75:176,spi_76:176,spi_77:176,spi_78:176,spi_79:176,spl:[24,27],split:[0,13,14,186],split_tr_rx_chan:[36,44,50,58,64,72,78,86,152,160,166,174],split_tr_tx_chan:[36,44,50,58,64,72,78,86,152,160,166,174],spmkh:186,spoof:[38,52,66,80,94,109,125,139,154,168],spread:5,sproxi:[46,60,74,88,103,118,133,147,162,176],sproxy_priv:[37,51,65,79,93,108,124,138,153,167],sr1:[183,193],sr2:193,sram:[3,14,26,27,29,30],src_id:9,src_index:9,src_thread:11,ss_device_id:33,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,47,61,75,89,104,119,134,148,163,177,179],stai:6,standalon:[30,182],standard:[0,2,6,9,10,11,12,13,14,20,21,28,29,30,33,183],standbi:3,standbywfil2:14,start:[3,5,6,11,13,14,17,18,24,28,29,33,37,45,51,59,65,73,79,87,93,101,108,116,124,132,138,146,153,161,167,175,179,186,188,191,192],start_address:[18,24],start_resourc:29,startaddress0:24,startaddress1:24,startaddress:24,startup:[3,14,18,179],stat_pend:[126,140,155,169],state:[0,3,5,6,7,8,12,14,28,29,33,179,182,186,187,188,192],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,27,33,38,52,66,80,94,109,125,139,154,168,182,189,191],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:192,steer:[9,29],step:[7,12,14,15,16,23,27,28,29,178,179,184,186,190,191,192],still:[2,5,27,28,29,191],stop:14,storag:29,store:[2,5,13,15,16,28,30,180,182,187,188],str:3,stream:[0,11],stricter:189,string:[3,24,33,180,184,190,191],strongli:[28,179],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,26,27,28,29,30,187],structur:[14,24,27,184,187,191],structutr:27,strucutr:27,strue:9,studio:191,sub:3,sub_vers:3,subhdr:[26,29,30],subject:9,subordin:[12,13],subpath:191,subsect:[2,27,183],subsequ:[23,29,30,186,187],subset:[13,24,25,179],substanti:187,substructur:[28,29],subsystem:[0,2,9,10,11,12,13,14,33,34,35,48,49,62,63,76,77,90,91,105,106,121,122,135,136,150,151,164,165,189],subtyp:[29,33,45,59,73,87,101,116,132,146,161,175],subvers:33,succe:[5,24,26],succeed:2,succes:18,success:[2,5,6,11,14,15,16,20,23,24,25,178,184,187,190],successfulli:[18,19,191],suffic:[5,191],suggest:178,summar:24,summari:0,superset:184,superstructur:26,supervisor:[11,12,13,26,30],supervisor_host_id:30,supervisori:30,suppli:[13,24,34,48,62,76,90,105,121,135,150,164,183,184,191],support:[0,2,5,12,13,14,15,16,19,21,22,23,24,26,27,28,29,30,33,45,59,73,87,101,116,132,146,161,175,182,184,188,189,190,191,192],suppress:[13,33],sure:[9,13,14,28,29,179],suspend:[7,14],sw_main_warmrst:149,sw_mcu_warmrst:149,sw_rev:27,swrev:[20,21,24,27,30,33,185,191,193],swrev_sbl:188,swrev_sysfw:188,swrstdisabl:6,swrv:[24,191],symmetr:[0,16,24,180,187],synchron:12,syncreset:6,syntax:24,sysfw:[0,14,21,27,29,179,181,184,185,186,191,193],sysfw_boardcfg_rul:29,sysfw_boardcfg_valid:29,sysfw_boot_seq:24,sysfw_data:27,sysfw_fwl_ext:24,sysfw_hs_boardcfg:24,sysfw_image_integr:24,sysfw_image_load:24,sysfw_vers:33,sysreset:181,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,27,28,29,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,179,180,181,182,183,185,186,187,188,189,190,192,193],system_intr_level:[155,169],systemresetwhileconnect:191,sz0:33,sz1:33,sz2:33,sz3:33,tabl:[0,2,6,9,12,13,14,24,26,27,28,33,34,38,40,48,52,54,62,66,68,76,80,82,90,94,96,105,109,111,121,125,127,135,139,141,150,154,156,164,168,170,182,183,184,189,191,192],taddr:11,tag:[13,33],take:[0,11,12,24,26,27,29,30,33,36,37,39,43,44,50,51,53,57,58,64,65,67,71,72,78,79,81,85,86,92,93,95,98,99,100,107,108,110,113,114,115,123,124,126,129,130,131,137,138,140,143,144,145,152,153,155,158,159,160,166,167,169,172,173,174,178,179,182,183,191,192],taken:[2,28,178],tamper:7,target:[0,5,10,22,23,24,33,184,186,190,191,192],target_err:[95,110],target_freq_hz:5,task:[12,26],tbd:178,tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:140,tcu_cmd_sync_s_intr:140,tcu_event_q_ns_intr:140,tcu_event_q_s_intr:140,tcu_global_ns_intr:140,tcu_global_s_intr:140,tcu_ras_intr:140,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,33],technic:[5,6,14,24,183],technolog:24,templat:188,term:[0,179],termin:[5,29],test_image_enc_iv:24,test_image_enc_r:24,test_image_key_derive_index:24,test_image_key_derive_salt:24,test_image_length:24,test_image_s:188,test_image_sha512:[24,188],tester:180,texa:[0,4,188,191,193],text:[26,29,191],than:[5,11,12,13,24,29,45,59,73,87,101,116,132,146,161,175,179,187,191,192],thei:[2,5,12,13,29,33,182,183,184,186,191,192],them:[27,33,34,48,62,76,90,92,105,107,121,123,135,137,150,152,164,166,191],themselv:14,theorit:23,therefor:[7,11,12,26,29,182],therm_lvl_gt_th1_intr:140,therm_lvl_gt_th2_intr:140,therm_lvl_lt_th0_intr:140,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,186,187,188,189,190,191,192],those:[3,14,24],though:[30,38,52,66,80,94,109,125,139,154,168,179,191],thrd_id:11,thread:[2,29,30,33,189],three:18,threshold:[12,33,46,60,74,88,103,118,133,147,162,176],through:[2,9,11,12,13,14,21,22,23,24,28,29,30,180,182,183,187,189,191],throughout:33,throughput:180,thu:[9,26,27,29,186],thumb:14,ti_bcfg_info:24,ti_enc_info:24,ti_kr_config:24,ti_load_info:24,ti_num_keys_config:24,tiboot3:24,tied:[21,22,38,52,66,80,94,109,125,139,154,168,182],tif:[0,2,3,14,18,20,24,27,33,36,37,38,39,43,44,50,51,52,53,57,58,64,65,66,67,71,72,79,93,108,124,138,152,153,154,155,158,159,160,166,167,168,169,172,173,174,187],tifek:24,tifs0:[46,60,74],tifs2dm:[38,46,52,60,66,74,154,162,168,176],tifs_hsm:[46,60,74,162,176],till:28,time:[6,9,11,12,13,14,17,23,27,28,29,30,33,37,51,65,79,93,108,124,138,153,167,179,180,182,185,186,187,193],timedout:14,timeout:[13,14,33],timer_pwm:[39,53,67,81,126,140,155,169],timermgr_evt:[39,67,81],timestamp:7,timpk:186,tisci:[0,23,24,27,33,34,35,36,37,39,43,44,48,49,50,51,53,57,58,62,63,64,65,67,71,72,76,77,78,79,81,85,86,90,91,92,93,95,98,99,100,105,106,107,108,110,113,114,115,121,122,123,124,126,129,130,131,135,136,137,138,140,143,144,145,150,151,152,153,155,158,159,160,164,165,166,167,169,172,173,174,182,183,186,190,192],tisci_get_trace_config_req:3,tisci_get_trace_config_resp:3,tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,27,28,29,30],tisci_msg_:2,tisci_msg_board_config:[26,27,29,33,179],tisci_msg_board_config_pm:[26,27,28,179],tisci_msg_board_config_pm_handl:28,tisci_msg_board_config_pm_req:28,tisci_msg_board_config_pm_resp:28,tisci_msg_board_config_req:26,tisci_msg_board_config_resp:26,tisci_msg_board_config_rm:[27,29,179],tisci_msg_board_config_rm_handl:29,tisci_msg_board_config_rm_req:29,tisci_msg_board_config_rm_resp:29,tisci_msg_board_config_secur:[27,30,179,184],tisci_msg_board_config_security_req:30,tisci_msg_board_config_security_resp:30,tisci_msg_boot_notif:27,tisci_msg_boot_notification_req:[3,27],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[183,189],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:18,tisci_msg_fwl_change_owner_info_resp:18,tisci_msg_fwl_get_firewall_region_req:18,tisci_msg_fwl_get_firewall_region_resp:18,tisci_msg_fwl_set_firewall_region_req:18,tisci_msg_fwl_set_firewall_region_resp:18,tisci_msg_get_clock:28,tisci_msg_get_clock_par:28,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,28],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:28,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:183,tisci_msg_get_keycnt_keyrev_req:21,tisci_msg_get_keycnt_keyrev_resp:21,tisci_msg_get_num_clock_par:28,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:182,tisci_msg_get_otp_row_lock_status_req:17,tisci_msg_get_otp_row_lock_status_resp:17,tisci_msg_get_soc_uid:191,tisci_msg_get_soc_uid_req:22,tisci_msg_get_soc_uid_resp:22,tisci_msg_get_swrev_req:21,tisci_msg_get_swrev_resp:21,tisci_msg_keyring_import_req:19,tisci_msg_keyring_import_resp:19,tisci_msg_keywriter_req:20,tisci_msg_keywriter_resp:20,tisci_msg_lock_otp_row:182,tisci_msg_lock_otp_row_req:17,tisci_msg_lock_otp_row_resp:17,tisci_msg_lpm_wake_reason_req:7,tisci_msg_lpm_wake_reason_resp:7,tisci_msg_open_debug_fwl:191,tisci_msg_open_debug_fwls_req:22,tisci_msg_open_debug_fwls_resp:22,tisci_msg_pm_board_config_pm:28,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[24,33,178,190,192],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:192,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:192,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:192,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:192,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:[178,192],tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:192,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:192,tisci_msg_query_freq:[28,40,54,68,82,96,111,127,141,156,170],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:188,tisci_msg_read_otp_mmr:182,tisci_msg_read_otp_mmr_req:17,tisci_msg_read_otp_mmr_resp:17,tisci_msg_read_swrev:188,tisci_msg_receiv:33,tisci_msg_rm_board_config_rm:29,tisci_msg_rm_get_resource_rang:29,tisci_msg_rm_get_resource_range_req:29,tisci_msg_rm_get_resource_range_resp:29,tisci_msg_rm_irq_releas:29,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:29,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:29,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[29,189],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:29,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:29,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[29,189],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:29,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:29,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:29,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[92,107,123,137,152,166],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:29,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:29,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:29,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:29,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:180,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_get_dsmek_req:16,tisci_msg_sa2ul_get_dsmek_resp:16,tisci_msg_sa2ul_release_dkek:180,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_release_dsmek_req:16,tisci_msg_sa2ul_release_dsmek_resp:16,tisci_msg_sa2ul_set_dkek:180,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sa2ul_set_dsmek_req:16,tisci_msg_sa2ul_set_dsmek_resp:16,tisci_msg_sec_handov:192,tisci_msg_security_handover_req:25,tisci_msg_security_handover_resp:25,tisci_msg_sender_host_id:33,tisci_msg_set_clock:28,tisci_msg_set_clock_par:28,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:28,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:28,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[28,40,54,68,82,96,111,127,141,156,170],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[24,183,189],tisci_msg_set_io_isolation_req:7,tisci_msg_set_io_isolation_resp:7,tisci_msg_set_keyrev_req:[21,188],tisci_msg_set_keyrev_resp:21,tisci_msg_set_swrev_req:21,tisci_msg_set_swrev_resp:21,tisci_msg_soft_lock_otp_write_glob:182,tisci_msg_soft_lock_otp_write_global_req:17,tisci_msg_soft_lock_otp_write_global_resp:17,tisci_msg_sys_reset:[28,181],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:29,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[30,188],tisci_msg_write_otp_row:182,tisci_msg_write_otp_row_req:17,tisci_msg_write_otp_row_resp:17,tisci_msg_write_swrev:[30,188],tisci_otp_revision_identifi:21,tisci_query_fw_caps_req:3,tisci_query_fw_caps_resp:3,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todai:14,todo:184,togeth:[13,24,188],toler:[5,24,26],too:33,tool:[29,187,191],top:[14,27,30],topic:[0,193],total:[12,14,15,16,180,189],toward:192,trace:[0,3,9,26,183,193],trace_data_vers:33,trace_dst:26,trace_dst_en:[3,26],trace_dst_itm:26,trace_dst_mem:26,trace_dst_uart0:26,trace_src:26,trace_src_bas:26,trace_src_en:[3,26],trace_src_pm:26,trace_src_rm:26,trace_src_sec:26,trace_src_supr:26,trace_src_us:26,track:[2,179],tradit:0,transact:[23,180,183],transfer:[2,13,14,18,24,30,183,191],transit:[6,33,187,188,189],translat:[9,188],transmit:[2,11,33,95,110,126,140,155,169],transmitt:2,travers:183,treat:187,treatment:13,tree:[28,30],tremend:0,tri:14,tricki:180,trigger:[7,9,20,39,53,67,81,95,110,126,140,155,169],tripl:26,trivial:14,trm:[5,13,14,18,27,37,39,51,53,65,67,79,81,93,108,110,124,126,138,140,153,155,167,169,183,189],trng:189,trust:[0,2,14,21,22,23,26,178,182,184,186,191],trustworthi:187,tune:30,turn:[6,7,14,33],tweak:[28,40,54,68,82,96,111,127,141,156,170],two:[2,14,23,24,26,29,179,182,183,184,186,191,192],tx_atyp:13,tx_burst_siz:13,tx_chan:[92,107,123,137,152,166],tx_chan_typ:13,tx_credit_count:13,tx_echan:[92,107,137,152,166],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[92,107,123,137,152,166],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[123,137,152,166],txcq_qnum:13,txt:191,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,27,28,29,30,33,36,43,44,50,57,58,64,71,72,78,85,86,92,99,100,107,114,115,120,123,130,131,137,144,145,152,159,160,166,173,174,178,179,181,183,184,187],typic:[0,5,6,12,14,38,52,66,80,94,109,125,139,154,168,179,186,191],u16:[2,3,9,10,11,12,13,18,24,26,27,28,29,30],u32:[2,3,5,6,7,9,10,11,12,13,14,17,18,19,20,21,22,24,26,27,28,29,30,33],u64:[3,5,7,22,24,27],uart0:33,uart1:33,uart:[26,28,179],udma:[0,13,95,110,126,140,155,169,183],udma_ch_atyp:33,udma_ch_burst_s:33,udma_ch_cq_qnum:33,udma_ch_fetch_s:33,udma_ch_orderid:33,udma_ch_pause_on_err:33,udma_ch_prior:33,udma_ch_qo:33,udma_ch_sched_prior:33,udma_ch_thread_id:33,udma_ch_typ:33,udma_flow_desc_typ:33,udma_flow_dest_tag_sel:33,udma_flow_rx_dest_qnum:33,udma_flow_rx_einfo_pres:33,udma_flow_rx_error_handl:33,udma_flow_rx_fdq0_sz0_qnum:33,udma_flow_rx_fdq0_sz1_qnum:33,udma_flow_rx_fdq0_sz2_qnum:33,udma_flow_rx_fdq0_sz3_qnum:33,udma_flow_rx_fdq1_qnum:33,udma_flow_rx_fdq2_qnum:33,udma_flow_rx_fdq3_qnum:33,udma_flow_rx_ps_loc:33,udma_flow_rx_psinfo_pres:33,udma_flow_rx_size_thresh_en:33,udma_flow_rx_sop_offset:33,udma_flow_src_tag_sel:33,udma_rx_ch_flow_id_count:33,udma_rx_ch_flow_id_start:33,udma_rx_ch_ignore_long:33,udma_rx_ch_ignore_short:33,udma_tx_ch_credit_count:33,udma_tx_ch_fdepth:33,udma_tx_ch_filt_einfo:33,udma_tx_ch_filt_psword:33,udma_tx_ch_supr_tdpkt:33,udma_tx_ch_tdtyp:33,udma_utc_ctrl:29,udmap0_cfgstrm_tx:[99,114,130,144,159,173],udmap0_rx:[99,114],udmap0_trstrm_tx:[99,114,130,144,159,173],udmap0_tx:[99,114],udmap:[2,4,9,11,12,29,33],udmap_flow_cfg:33,udmap_flow_get_cfg:33,udmap_flow_sz_cfg:33,udmap_flow_sz_get_cfg:33,udmap_gcfg_cfg:[13,33],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:33,udmap_init:33,udmap_oes_get:33,udmap_oes_set:33,udmap_rx:[99,100,114,115,131,145,160,174],udmap_rx_ch_cfg:33,udmap_rx_ch_get_cfg:33,udmap_rx_ch_set_thrd_id:33,udmap_rx_h:[100,115,131,145,160,174],udmap_rx_uh:[131,145,160,174],udmap_tx:[99,100,114,115,131,145,160,174],udmap_tx_ch_cfg:33,udmap_tx_ch_get_cfg:33,udmap_tx_ch_set_thrd_id:33,udmap_tx_ext:[100,115,145,160,174],udmap_tx_h:[100,115,131,145,160,174],udmap_tx_uh:[131,145,160,174],ufs_intr:[140,169],uid:[24,30],uid_len_word:22,uint32_t:[5,188],uint8_t:187,unabl:191,unavail:192,unawar:2,uncondit:[15,16],undefin:[29,183],under:[2,28,29,183],underli:[5,182,183],understand:[2,3,30,179],understood:[40,54,68,82,96,111,127,141,156,170],unencrypt:186,unifi:0,uniqu:[0,22,23,24,26,28,29,33,37,38,45,51,52,59,65,66,73,79,80,87,93,94,101,108,109,116,124,125,132,138,139,146,153,154,161,167,168,175,180],unit:[0,13,26],uniti:187,unknown:13,unless:[5,14,191],unlock:[0,22,23,24,28],unmap:[9,33],unmapped_rx_chan:[36,44,50,58,64,72,78,86],unmapped_tx_chan:[36,44,50,58,64,72,78,86],unown:[14,183,189],unpair:[33,189],unpredict:187,unprivileg:183,unrel:183,unsign:[26,29,184],unsuccess:23,unsupport:30,until:[3,14,23,28,29,30,33,180,182,184,188,190],unus:[5,8,10,11,18,29,30,33],updat:[14,24,28,29,184,189,191],upfront:179,upon:[7,29,30,178,179],upper:[12,24,33,183],upto:14,url:29,usag:[2,15,16,18,19,21,22,25,27,33,180,181,187],usart_irq:[95,110,126,140,155,169],usb0:7,usb1:7,uscif:191,use:[0,2,3,6,7,8,10,11,12,13,14,20,24,26,29,30,33,36,38,39,43,44,47,50,52,53,57,58,61,64,66,67,71,72,75,78,80,81,85,86,89,92,94,95,98,99,100,104,107,109,110,113,114,115,119,123,125,126,129,130,131,134,137,139,140,143,144,145,148,152,154,155,158,159,160,163,166,168,169,172,173,174,177,178,179,180,181,182,183,184,186,187,189,191,192],use_dkek:180,useabl:[94,109],usecas:[3,5,14,24,26,28,38,40,52,54,66,68,80,82,94,96,109,111,125,127,139,141,154,156,168,170,190,192],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,20,21,22,23,24,26,27,28,29,30,33,34,38,39,43,44,47,48,52,53,57,58,61,62,66,67,71,72,75,76,80,81,85,86,89,90,94,95,98,99,100,104,105,109,110,113,114,115,119,121,125,126,129,130,131,134,135,139,140,143,144,145,148,149,150,154,155,158,159,160,163,164,168,169,172,173,174,177,178,179,180,181,182,184,186,187,188,189,190,191,192],useful:33,user:[0,2,5,8,13,14,24,26,28,29,33,34,35,37,40,48,49,51,54,62,63,65,68,76,77,79,82,90,91,93,96,105,106,108,111,121,122,124,127,135,136,138,141,150,151,153,156,164,165,167,170,178,179,180,181,186,187,188,192],uses:[2,3,9,24,180,186,192],using:[0,11,13,14,18,22,23,24,26,27,28,29,30,33,92,107,123,137,152,166,178,179,180,182,183,184,186,190,191],usual:[2,5],utc_chan_start:13,util:[0,9,11,33,104,119,134,148,163,177],v0_mcp_hi_intlvl:[155,169],v0_mcp_lo_intlvl:[155,169],v0_vusr_in_int:[155,169],v0_vusr_intlvl:[155,169],v1_5:178,v1_mcp_hi_intlvl:[155,169],v1_mcp_lo_intlvl:[155,169],v1_vusr_in_int:[155,169],v1_vusr_intlvl:[155,169],v2020:0,v3_ca:[24,186,188,191],val:[24,186],valid:[2,3,5,7,11,14,20,24,26,27,33,36,39,43,44,50,53,57,58,64,67,71,72,78,81,85,86,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,172,173,174,178,179,187,188,192],valid_param:[9,10,11,12,13,33],valid_param_hi:33,valid_param_lo:33,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,17,20,21,23,24,26,27,28,29,30,33,36,39,40,43,44,47,50,53,54,57,58,61,64,67,68,71,72,75,78,81,82,85,86,89,92,95,96,98,99,100,104,107,110,111,113,114,115,119,123,126,127,129,130,131,134,137,140,141,143,144,145,148,149,152,155,156,158,159,160,163,166,169,170,172,173,174,177,178,180,182,183,186,187,188,189,190,191],vari:[6,8,14,29,179,182],variabl:29,variant:[24,191],variat:0,variou:[0,2,5,6,14,23,24,30,33,178,179,183,184,187,189,190],vector:[7,14,24,178,184,190],ver:186,veri:[5,14],verif:[178,188],verifi:[2,11,13,23,24,28,29,33,38,52,66,80,94,109,125,139,154,168,178,184,187,188,190,191],version:[3,5,26,29,30,33,178,184,186,191],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,16,22,23,26,29,30,34,35,48,49,62,63,76,77,90,91,105,106,121,122,135,136,150,151,164,165,183,192],video:[40,141,156,170],view:[0,5,6,191],vint:[9,39,53,67,81,95,110,126,140,155,169],vint_status_bit_index:9,virt:[12,33],virtid:12,virtual:[0,9,29,33,38,52,66,80,94,109,125,139,154,168],vision:[141,156,170],voltag:179,vpac_level:[155,169],vpu_wave521cl_intr:[155,169],vshs9c9qqwgrb:[24,186,191],wai:[2,24,33,38,52,66,80,94,109,125,139,154,168,180,184,191],wait:[23,27,33],wake:[6,181],wake_arm:33,wake_handl:33,wake_sourc:7,wake_timestamp:7,wakeup:[7,14,33,104,119,134,148,163,177],want:24,warm:[8,182],warn:[2,14,45,59,73,87,101,116,132,146,161,175],well:[2,5,12,23,26,28,29,30,33,38,52,66,80,94,109,125,139,154,168,184,188,191],were:186,wfe:14,wfi:14,what:[0,5,7,9,11,26,29,40,54,68,82,96,111,127,141,156,170,179,181],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,23,24,26,27,29,30,33,38,40,52,54,66,68,80,82,94,96,109,111,125,127,139,141,154,156,168,170,178,179,180,181,183,184,187,190,191,192],whenev:29,where:[0,5,9,10,12,13,14,23,24,28,29,30,37,51,65,79,93,108,124,138,153,167,179,180,188,189,190,191],wherev:180,whether:[0,2,10,12,13,24,29,30,178],which:[0,2,5,6,7,9,11,12,13,14,20,24,26,27,28,29,30,33,34,38,40,46,48,52,54,60,62,66,68,74,76,80,82,88,90,94,96,103,105,109,111,118,121,125,127,133,135,139,141,147,150,154,156,162,164,168,170,176,178,179,180,182,184,186,187,189,191,192],whitelist:183,who:[12,13,29,30,180,192],whole:[28,29],whose:[11,29,188],why:[38,52,66,80,94,109,125,139,154,168],wide:[5,6,8,12,28,30,33,191],wider:179,width:[11,182],wiki:187,wikipedia:187,wild:191,wildcard:[30,183,189,191],window:191,wipe:192,wise:27,wish:30,within:[5,6,9,10,11,12,13,14,23,27,29,30,33,36,39,44,50,53,58,64,67,72,78,81,86,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,172,174,187],without:[2,20,24,186,187],wkup:[28,33,52,149,181],wkup_0_r5_0:[52,60],wkup_0_r5_0_nonsecur:51,wkup_0_r5_0_secur:51,wkup_0_r5_1:[52,60],wkup_hsm0:[157,171],wkup_i2c0:7,wkup_icemelter0:7,wkup_r5fss0_core0:[41,46,55,60,69,74],wkup_rtc0:7,wkup_tifs0:[162,176],wkup_timer0:7,wkup_timer1:7,wkup_uart0:7,woke:7,won:24,wont:24,word:[11,13,22,23,27,29,33,183,191],work:[13,29,30,182],workaround:[0,12],worst:14,would:[5,8,14,20,24,26,27,28,29,34,48,62,76,90,105,121,135,150,164,186,188,189,191],wprp:[24,186],wrap:[2,12],writabl:183,write:[2,3,4,10,12,13,14,20,23,24,30,33,37,46,51,60,65,74,79,88,93,103,108,118,124,133,138,147,153,162,167,176,180,185,186,189,191,193],write_host:[30,182],writeback:[26,29],writer:[182,185,193],written:[11,12,17,23,33,180,182],x0fsqgtpwbgpuiv:[24,186,191],x509:[4,14,20,22,23,27,30,184,187,190],x509_extens:[24,186,188,191],xds110:191,xmit_intr_pend:[95,110,126,140,155,169],xyz:[34,48,62,76,90,105,121,135,150,164],yes:14,yet:[5,9,23,24,187],you:[2,13,14,30,179,191],your:[5,6,14],zero:[2,5,9,12,13,14,17,18,23,24,28,29,184,186,188,190,191]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Derived SMEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","KEYRING TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62AX Clock Identifiers","AM62AX Devices Descriptions","AM62AX DMA Device Descriptions","AM62AX Firewall Descriptions","AM62AX Host Descriptions","AM62AX Interrupt Management Device Descriptions","AM62AX PLL Defaults","AM62AX Processor Descriptions","AM62A Proxy Device Descriptions","AM62AX PSI-L Device Descriptions","AM62AX Ring Accelerator Device Descriptions","AM62AX Board Configuration Resource Assignment Type Descriptions","AM62AX Secure Proxy Descriptions","AM62AX Device Group descriptions","AM62PX Clock Identifiers","AM62PX Devices Descriptions","AM62PX DMA Device Descriptions","AM62PX Firewall Descriptions","AM62PX Host Descriptions","AM62PX Interrupt Management Device Descriptions","AM62PX PLL Defaults","AM62PX Processor Descriptions","AM62PX Proxy Device Descriptions","AM62PX PSI-L Device Descriptions","AM62PX Ring Accelerator Device Descriptions","AM62PX Board Configuration Resource Assignment Type Descriptions","AM62PX Secure Proxy Descriptions","AM62PX Device Group descriptions","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Firewall Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM65X_SR1 Clock Identifiers","AM65X_SR1 Devices Descriptions","AM65X_SR1 DMA Device Descriptions","AM65X_SR1 Firewall Descriptions","AM65X_SR1 Host Descriptions","AM65X_SR1 Interrupt Management Device Descriptions","AM65X_SR1 PLL Defaults","AM65X_SR1 Processor Descriptions","AM65X_SR1 Proxy Device Descriptions","AM65X_SR1 PSI-L Device Descriptions","AM65X_SR1 Ring Accelerator Device Descriptions","AM65X_SR1 Board Configuration Resource Assignment Type Descriptions","AM65X_SR1 Runtime Keystore","AM65X_SR1 Secure Proxy Descriptions","AM65X_SR1 Device Group descriptions","AM65X_SR2 Clock Identifiers","AM65X_SR2 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM65X_SR2 Firewall Descriptions","AM65X_SR2 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM65X_SR2 PLL Defaults","AM65X_SR2 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM65X_SR2 Runtime Keystore","AM65X_SR2 Secure Proxy Descriptions","AM65X_SR2 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","J784S4 Clock Identifiers","J784S4 Devices Descriptions","J784S4 DMA Device Descriptions","J784S4 Firewall Descriptions","J784S4 Host Descriptions","J784S4 Interrupt Management Device Descriptions","J784S4 PLL Defaults","J784S4 Processor Descriptions","J784S4 Proxy Device Descriptions","J784S4 PSI-L Device Descriptions","J784S4 Ring Accelerator Device Descriptions","J784S4 Board Configuration Resource Assignment Type Descriptions","J784S4 Secure Proxy Descriptions","J784S4 Device Group descriptions","System Firmware Authentication and Decryption Requests","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Keyring Management","Run time read/write to KEYREV and SWREV","SAUL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"case":187,"default":[40,54,68,82,96,111,127,141,156,170,191],"function":[26,187],"import":[19,187],"public":187,"static":29,AES:24,Are:183,IDs:[33,35,36,38,39,41,43,44,47,49,50,52,53,55,57,58,61,63,64,66,67,69,71,72,75,77,78,80,81,83,85,86,89,91,92,94,95,97,98,99,100,104,106,107,109,110,112,113,114,115,119,122,123,125,126,128,129,130,131,134,136,137,139,140,142,143,144,145,148,149,151,152,154,155,157,158,159,160,163,165,166,168,169,171,172,173,174,177],Use:187,Used:[5,6,8],Using:[180,182,191],a53_rs_bw_limiter0:[34,48,62],a53_ws_bw_limiter1:[34,48,62],a53ss0:[34,48,62,76],a53ss0_core_0:[34,48,62,76],a53ss0_core_1:[34,48,62,76],a53ss0_core_2:[34,48,62],a53ss0_core_3:[34,48,62],a72ss0:[135,150,164],a72ss0_core0:[121,135,150,164],a72ss0_core0_0:121,a72ss0_core0_1:121,a72ss0_core0_pbist_wrap:150,a72ss0_core1:[135,150,164],a72ss0_core2:164,a72ss0_core3:164,a72ss1:164,a72ss1_core0:164,a72ss1_core1:164,a72ss1_core2:164,a72ss1_core3:164,aasrc0:135,abi:26,acceler:[12,29,44,58,72,86,100,115,131,145,160,174],access:[14,30,47,61,75,89,104,119,134,148,163,177,189],acspcie_buffer0:[135,150,164],acspcie_buffer1:[135,164],action:[24,33],adc0:76,address:183,after:[28,29,192],aggr_atb0:[150,164],aggreg:[39,53,67,81,95,110,126,140,155,169],all:[179,183],alloc:[33,46,60,74,88,103,118,133,147,162,176],am62a:42,am62ax:[34,35,36,37,38,39,40,41,43,44,45,46,47,120],am62px:[48,49,50,51,52,53,54,55,56,57,58,59,60,61,120],am62x:[62,63,64,65,66,67,68,69,70,71,72,73,74,75,120],am64x:[76,77,78,79,80,81,82,83,84,85,86,87,88,89,120],am65x:120,am65x_sr1:[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104],am65x_sr2:[96,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119],am6:[90,105],ani:183,api:[3,5,6,7,8,14,15,16,17,18,19,20,21,22,25,26,28,29,30,182,191],applic:24,approach:180,architectur:0,arm:14,armv8:14,arrai:30,assign:[29,45,59,73,87,101,116,132,146,161,175],atl0:[121,135,150,164],authent:[14,178],avail:189,background:[18,183,187],bank:192,base:[29,37,39,51,53,65,67,79,81,93,95,108,110,124,126,138,140,153,155,167,169],baseport:33,bch:186,between:[0,183],binari:190,bmek:24,bmpk:24,bmpkh:24,board0:[34,48,62,76,90,105,121,135,150,164],board:[24,26,27,28,29,30,31,45,59,73,87,101,116,132,146,161,175,184,191,192],boardcfg:26,boardcfg_control:26,boardcfg_dbg_cfg:26,boardcfg_dbg_dst_port:26,boardcfg_dbg_src:26,boardcfg_host_hierarchi:30,boardcfg_msmc:26,boardcfg_pm:28,boardcfg_proc:30,boardcfg_rm:29,boardcfg_rm_host_cfg:29,boardcfg_rm_host_cfg_entri:29,boardcfg_rm_resasg:29,boardcfg_rm_resasg_entri:29,boardcfg_secproxi:26,boardconfig:[24,27],book:14,boot:[14,24,27,184,190],buffer:33,c66ss0:135,c66ss0_core0:135,c66ss0_introuter0:[135,140],c66ss0_pbist0:135,c66ss1:135,c66ss1_core0:135,c66ss1_introuter0:[135,140],c66ss1_pbist0:135,c6x:14,c71ss0:135,c71ss0_mma:135,c71x_0_pbist_vd:[135,150,164],c71x_1_pbist_vd:[150,164],c7x256v0:34,c7x256v0_c7xv_core_0:34,c7x256v0_clec:34,c7x256v0_clk:34,c7x256v0_core0:34,c7x256v0_debug:34,c7x256v0_gicss:34,c7x256v0_pbist:34,c7x:14,c7xv_rsws_bs_limiter6:34,cal0:[90,105],calcul:2,can:183,caveat:180,cbass0:[90,105],cbass_debug0:[90,105],cbass_fw0:[90,105],cbass_infra0:[90,105],ccdebugss0:[90,105],central:0,certif:[24,178,184,188,191],chang:[0,18],channel:[13,36,37,50,51,64,65,78,79,92,93,107,108,123,124,137,138,152,153,166,167],chapter:[1,4,31,32,120,185],check:2,clk_32k_rc_sel_dev_vd:[34,48,62],clock:[2,5,28,34,48,62,76,90,105,121,135,150,164],cmp_event_introuter0:[34,39,62,67,76,81],cmpevent_intrtr0:[90,95,105,110,121,126,135,140,150,155,164,169],code:[20,186],codec0:[34,48,150,164],codec1:164,codec_rs_bw_limiter2:[34,48],codec_ws_bw_limiter3:[34,48],combin:27,command:23,commun:2,compar:180,comparison:180,compat:5,compil:26,compute_cluster0:[34,48,62,76,121,135,150,164],compute_cluster0_ac71_4_dft_embed_pbist_0:164,compute_cluster0_ac71_5_dft_embed_pbist_0:164,compute_cluster0_ac71_6_dft_embed_pbist_0:164,compute_cluster0_ac71_7_dft_embed_pbist_0:164,compute_cluster0_arm0_dft_embed_pbist_0:164,compute_cluster0_arm0_dft_embed_pbist_1:164,compute_cluster0_arm1_dft_embed_pbist_0:164,compute_cluster0_arm1_dft_embed_pbist_1:164,compute_cluster0_aw4_msmc_dft_embed_pbist_0:164,compute_cluster0_aw5_msmc_dft_embed_pbist_0:164,compute_cluster0_aw6_msmc_dft_embed_pbist_0:164,compute_cluster0_aw7_msmc_dft_embed_pbist_0:164,compute_cluster0_c71ss0:164,compute_cluster0_c71ss0_0:150,compute_cluster0_c71ss0_core0:164,compute_cluster0_c71ss0_mma_0:[150,164],compute_cluster0_c71ss0_pbist_wrap_0:150,compute_cluster0_c71ss1:164,compute_cluster0_c71ss1_0:150,compute_cluster0_c71ss1_core0:164,compute_cluster0_c71ss1_mma_0:164,compute_cluster0_c71ss1_pbist_wrap_0:150,compute_cluster0_c71ss2:164,compute_cluster0_c71ss2_core0:164,compute_cluster0_c71ss2_mma_0:164,compute_cluster0_c71ss3:164,compute_cluster0_c71ss3_core0:164,compute_cluster0_c71ss3_mma_0:164,compute_cluster0_cfg_wrap:[121,135],compute_cluster0_cfg_wrap_0:[150,164],compute_cluster0_clec:[121,135,150,164],compute_cluster0_core_cor:[121,135,150,164],compute_cluster0_ddr32ss_emif0_ew:135,compute_cluster0_ddr32ss_emif0_ew_0:150,compute_cluster0_ddr32ss_emif1_ew_0:150,compute_cluster0_ddr32ss_emif_0:164,compute_cluster0_ddr32ss_emif_1:164,compute_cluster0_ddr32ss_emif_2:164,compute_cluster0_ddr32ss_emif_3:164,compute_cluster0_debug_wrap:[121,135],compute_cluster0_debug_wrap_0:[150,164],compute_cluster0_dmsc_wrap:[121,135],compute_cluster0_dmsc_wrap_0:[150,164],compute_cluster0_dru0:164,compute_cluster0_dru4:164,compute_cluster0_dru5:164,compute_cluster0_dru6:164,compute_cluster0_dru7:164,compute_cluster0_en_msmc_domain:[121,135],compute_cluster0_en_msmc_domain_0:[150,164],compute_cluster0_gic500ss:[121,135,150,164],compute_cluster0_msmc2_wrap_0:164,compute_cluster0_msmc_dft_embed_pbist_0:164,compute_cluster0_pbist_0:[34,48,62,76],compute_cluster0_pbist_wrap:[121,135],compute_cluster0_pbist_wrap_0:150,compute_cluster_a53_0:[90,105],compute_cluster_a53_1:[90,105],compute_cluster_a53_2:[90,105],compute_cluster_a53_3:[90,105],compute_cluster_cpac0:[90,105],compute_cluster_cpac1:[90,105],compute_cluster_cpac_pbist0:[90,105],compute_cluster_cpac_pbist1:[90,105],compute_cluster_msmc0:[90,105],compute_cluster_pbist0:[90,105],config:[26,28,29,30],configur:[5,6,7,10,11,12,13,14,18,24,26,27,28,29,30,31,33,45,59,73,87,101,116,132,146,161,175,178,182,183,184,186,191,192],consol:26,content:187,control:[2,5,6,7,14,191],convers:186,core:[28,29,184],count:[21,24],cpsw0:[34,48,62,76,121,135],cpsw1:[150,164],cpsw_9xuss_j7am0:164,cpsw_tx_rgmii0:121,cpt2_aggr0:[34,48,62,76,90,105,121,135,150,164],cpt2_aggr1:[34,48,62,121,135,150,164],cpt2_aggr2:[121,135,150,164],cpt2_aggr3:[121,150,164],cpt2_aggr4:[150,164],cpt2_aggr5:[150,164],cpt2_probe_vbusm_main_cal0_0:[90,105],cpt2_probe_vbusm_main_dss_2:[90,105],cpt2_probe_vbusm_main_navddrhi_5:[90,105],cpt2_probe_vbusm_main_navddrlo_6:[90,105],cpt2_probe_vbusm_main_navsramhi_3:[90,105],cpt2_probe_vbusm_main_navsramlo_4:[90,105],cpt2_probe_vbusm_mcu_export_slv_0:[90,105],cpt2_probe_vbusm_mcu_fss_s0_2:[90,105],cpt2_probe_vbusm_mcu_fss_s1_3:[90,105],cpt2_probe_vbusm_mcu_sram_slv_1:[90,105],cpts0:76,creat:191,csi_psilss0:[135,150,164],csi_rx_if0:[34,48,62,135,150,164],csi_rx_if1:[135,150,164],csi_rx_if2:164,csi_tx_if0:[135,164],csi_tx_if1:164,csi_tx_if_v2_0:150,csi_tx_if_v2_1:150,ctrl_mmr0:[90,105],data:[3,5,6,7,8,11,23,26,27,28,29,30,32,33,187],dbgsuspendrouter0:[34,48,62,76],dcc0:[34,48,62,76,90,105,121,135,150,164],dcc10:135,dcc11:135,dcc12:135,dcc1:[34,48,62,76,90,105,121,135,150,164],dcc2:[34,48,62,76,90,105,121,135,150,164],dcc3:[34,48,62,76,90,105,121,135,150,164],dcc4:[34,48,62,76,90,105,121,135,150,164],dcc5:[34,48,62,76,90,105,121,135,150,164],dcc6:[34,48,62,90,105,121,135,150,164],dcc7:[48,90,105,135,150,164],dcc8:[48,135,150,164],dcc9:[135,150,164],ddpa0:[34,48,62,76],ddr0:[121,135,150,164],ddr16ss0:[62,76],ddr1:[150,164],ddr2:164,ddr32ss0:[34,48],ddr3:164,ddrss0:[90,105],debug:[22,24,26,30,33,183,191],debugss0:[34,48,62,90,105],debugss_wrap0:[34,48,62,76,90,105,121,135,150,164],debugsuspendrtr0:[90,105,150,164],decod:188,decoder0:135,decrypt:178,definit:[14,179,181],deleg:13,deriv:[15,16,30,180],descript:[9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,35,36,37,38,39,41,42,43,44,45,46,47,49,50,51,52,53,55,56,57,58,59,60,61,63,64,65,66,67,69,70,71,72,73,74,75,77,78,79,80,81,83,84,85,86,87,88,89,91,92,93,94,95,97,98,99,100,101,103,104,106,107,108,109,110,112,113,114,115,116,118,119,122,123,124,125,126,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,165,166,167,168,169,171,172,173,174,175,176,177],design:[26,29,187],destin:[39,43,53,57,67,71,81,85,95,99,110,114,126,130,140,144,155,159,169,173],detail:[26,29],develop:184,devgrp:[47,61,75,89,104,119,134,148,163,177,179],devic:[0,2,6,7,28,29,34,35,36,39,40,42,43,44,47,48,49,50,53,54,56,57,58,61,62,63,64,67,68,70,71,72,75,76,77,78,81,82,84,85,86,89,90,91,92,95,96,98,99,100,104,105,106,107,110,111,113,114,115,119,121,122,123,126,127,129,130,131,134,135,136,137,140,141,143,144,145,148,150,151,152,155,156,158,159,160,163,164,165,166,169,170,172,173,174,177,179,180,184,186,190,191],dftss0:[90,105],directli:183,dkek:[15,180],dma:[29,36,50,64,78,92,107,123,137,152,166],dmass0:[34,48,62,76],dmass0_bcdma_0:[34,48,62,76],dmass0_cbass_0:[34,48,62,76],dmass0_intaggr_0:[34,39,48,53,62,67,76,81],dmass0_ipcss_0:[34,48,62,76],dmass0_pktdma_0:[34,48,62,76],dmass0_ringacc_0:[34,48,62,76],dmass0_sec_proxy_0:[46,60,74,88],dmass1:[34,48],dmass1_bcdma_0:[34,48],dmass1_intaggr_0:[34,39,48,53],dmpac0:[135,150,164],dmpac0_ctset_0:[150,164],dmpac0_intd_0:[150,164],dmpac0_sde_0:[135,150,164],dmpac0_utc_0:[150,164],dmpac_vpac_psilss0:[150,164],dmsc0:76,dmsc:[28,183],document:[3,4,5,6,7,8,24,120],domain:[33,149,181],domgrp:181,done:191,dphy_rx0:[34,48,62,135,150,164],dphy_rx1:[135,150,164],dphy_rx2:164,dphy_tx0:[48,135,150,164],dphy_tx1:[150,164],dpi0_out_sel_dev_vd:48,dsmek:16,dsp:14,dss0:[34,48,62,90,105,135,150,164],dss1:48,dss1_dpi0_pllsel_dev_vd:48,dss1_dpi1_pllsel_dev_vd:48,dss_dsi0:[48,135,150,164],dss_dsi1:[150,164],dss_edp0:[135,150,164],dual:188,dummy_ip_lpsc_debug2dmsc_vd:[90,105],dummy_ip_lpsc_dmsc_vd:[90,105],dummy_ip_lpsc_emif_data_vd:[90,105],dummy_ip_lpsc_main2mcu_vd:[90,105],dummy_ip_lpsc_mcu2main_infra_vd:[90,105],dummy_ip_lpsc_mcu2main_vd:[90,105],dummy_ip_lpsc_mcu2wkup_vd:[90,105],dummy_ip_lpsc_wkup2main_infra_vd:[90,105],dummy_ip_lpsc_wkup2mcu_vd:[90,105],dure:[23,184],ecap0:[34,48,62,76,90,105,121,135,150,164],ecap1:[34,48,62,76,121,135,150,164],ecap2:[34,48,62,76,121,135,150,164],ecc_aggr0:[90,105],ecc_aggr1:[90,105],ecc_aggr2:[90,105],efuse0:[90,105],ehrpwm0:[90,105,121,135],ehrpwm1:[90,105,121,135],ehrpwm2:[90,105,121,135],ehrpwm3:[90,105,121,135],ehrpwm4:[90,105,121,135],ehrpwm5:[90,105,121,135],elig:2,elm0:[34,48,62,76,90,105,121,135,150,164],emif_cfg_iso_vd:[34,62],emif_data_0_vd:[76,121,135,150,164],emif_data_1_vd:[150,164],emif_data_2_vd:164,emif_data_3_vd:164,emif_data_iso_vd:[34,62],enabl:179,encoder0:135,encrypt:[24,178,184,190],end:183,entiti:2,entri:30,enumer:[26,30,35,38,41,46,47,49,52,55,60,61,63,66,69,74,75,77,80,83,88,89,91,94,97,103,104,106,109,112,118,119,122,125,128,133,134,136,139,142,147,148,149,151,154,157,162,163,165,168,171,176,177],epwm0:[34,48,62,76,150,164],epwm1:[34,48,62,76,150,164],epwm2:[34,48,62,76,150,164],epwm3:[76,150,164],epwm4:[76,150,164],epwm5:[76,150,164],epwm6:76,epwm7:76,epwm8:76,eqep0:[34,48,62,76,90,105,121,135,150,164],eqep1:[34,48,62,76,90,105,121,135,150,164],eqep2:[34,48,62,76,90,105,121,135,150,164],error:20,esm0:[34,48,62,76,90,105,121,135,150,164],event:[39,53,67,81,95,110,126,140,155,169],exampl:[5,14,186],extend:[17,24,30,182,186],extens:[24,178,191],famili:120,faq:183,ffi_main_ac_cbass_vd:[150,164],ffi_main_ac_qm_cbass_vd:[150,164],ffi_main_hc_cbass_vd:[150,164],ffi_main_infra_cbass_vd:[121,150,164],ffi_main_ip_cbass_vd:[121,150,164],ffi_main_rc_cbass_vd:[121,150,164],field:[10,12,13,24,186,191],firewal:[18,22,24,37,51,65,79,93,108,124,138,153,167,183],firmwar:[24,26,30,178,184,191],flag:[2,14,24],flow:[13,27,36,50,64,78,92,107,123,137,152,166],foreground:183,format:[27,33,184],foundat:[0,2],frequenc:5,fsirx0:76,fsirx1:76,fsirx2:76,fsirx3:76,fsirx4:76,fsirx5:76,fsitx0:76,fsitx1:76,fss0:[34,48,62,76],fss0_fsas_0:[34,48,62,76],fss0_ospi_0:[34,48,62,76],fss_mcu_0:105,further:0,gener:[2,3,4,14],get:[14,15,16,17,18,22,23,29],gic0:[90,105],gicss0:[34,48,62,76],global:[13,17,39,53,67,81,95,110,126,140,155,169],glossari:0,goal:[26,187],gpio0:[34,48,62,76,90,105,121,135,150,164],gpio1:[34,48,62,76,90,105,135],gpio2:[121,135,150,164],gpio3:135,gpio4:[121,135,150,164],gpio5:135,gpio6:[121,135,150,164],gpio7:135,gpiomux_intrtr0:[90,95,105,110,121,126,135,140,150,155,164,169],gpmc0:[34,48,62,76,90,105,121,135,150,164],gpu0:[48,62,90,105,135],gpu0_core_vd:48,gpu0_dft_pbist_0:135,gpu0_gpu_0:135,gpu0_gpucore_0:135,gpu_rs_bw_limiter2:62,gpu_rs_bw_limiter9:48,gpu_ws_bw_limiter10:48,gpu_ws_bw_limiter3:62,group:[28,29,47,61,75,89,104,119,134,148,149,163,177,179,181],gs80prg_mcu_wrap_wkup_0:[90,105],gs80prg_soc_wrap_wkup_0:[90,105],gtc0:[76,90,105,121,135,150,164],guid:[37,51,65,79,93,108,124,138,153,167,185,191,193],handov:[14,25,30,192],hardwar:182,header:[2,26],hierarchi:30,high:[29,186],host:[30,38,52,66,80,94,109,125,139,154,168,183],how:183,hsm0:[34,48,62],i2c0:[34,48,62,76,90,105,121,135,150,164],i2c1:[34,48,62,76,90,105,121,135,150,164],i2c2:[34,48,62,76,90,105,121,135,150,164],i2c3:[34,48,62,76,90,105,121,135,150,164],i2c4:[121,135,150,164],i2c5:[121,135,150,164],i2c6:[121,135,150,164],i3c0:[121,135],icemelter_wkup_0:[90,105],icssm0:62,identifi:[21,34,48,62,76,90,105,121,135,150,164],ids:[37,51,65,79,93,108,124,138,153,167],imag:[14,24,27],includ:184,increment:179,index:5,indic:[36,44,50,58,64,72,78,86,92,98,100,107,113,115,123,129,131,137,143,145,152,158,160,166,172,174],info:24,inform:[18,184],init:[28,29],initi:[18,28,29,179],input:[39,53,67,81,95,110,126,140,155,169],instrument:2,integr:[2,24],interfac:[2,23,191],interpret:32,interrupt:[29,39,53,67,81,95,110,126,140,155,169],introduct:[0,1,5,6,7,9,10,11,12,13,14,22,23,24,27,28,29,35,36,37,38,39,41,43,44,45,46,47,49,50,51,52,53,55,57,58,59,60,61,63,64,65,66,67,69,71,72,73,74,75,77,78,79,80,81,83,85,86,87,88,89,91,92,93,94,95,97,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,122,123,124,125,126,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,165,166,167,168,169,171,172,173,174,175,176,177,178,179,181,187,189,191],irq:[9,29],issu:183,j7200:[120,121,122,123,124,125,126,127,128,129,130,131,132,133,134],j721e:[120,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],j721s2:[120,150,151,152,153,154,155,156,157,158,159,160,161,162,163],j784s4:[120,164,165,166,167,168,169,170,171,172,173,174,175,176,177],j7aep_gpu_bxs464_wrap0:[150,164],j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[150,164],j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,164],j7aep_gpu_bxs464_wrap0_gpucore_0:[150,164],j7am_32_64_atb_funnel0:[150,164],j7am_32_64_atb_funnel1:[150,164],j7am_32_64_atb_funnel2:[150,164],j7am_bolt_pgd0:[150,164],j7am_bolt_psc_wrap0:164,j7am_hwa_atb_funnel0:[150,164],j7am_main_16ff0:[150,164],j7am_pulsar_atb_funnel0:[150,164],jpgenc0:34,jpgenc_rs_bw_limiter4:34,jpgenc_ws_bw_limiter5:34,jtag:[23,191],k3_arm_atb_funnel_3_32_mcu_0:[90,105],k3_led_main_0:[90,105],keep:14,kei:[20,21,24,180,186,187],kek:[15,30,180],keyr:[19,24,187],keyrev:188,keystor:[102,117],keywrit:[20,24],know:183,larg:5,layer:33,led0:[34,48,62,76,121,135,150,164],legend:[37,51,65,79,93,108,124,138,153,167],level:29,list:[30,34,37,48,51,62,65,76,79,90,93,105,108,121,124,135,138,150,153,164,167],load:24,locat:33,lock:17,logic:188,low:7,m4f:14,macro:[5,6,8],magic:26,mailbox0:[34,48,62,76],main0:121,main2mcu_lvl_intrtr0:[90,95,105,110,121,126,135,140,150,155,164,169],main2mcu_pls_intrtr0:[90,95,105,110,121,126,135,140,150,155,164,169],main2mcu_vd:[34,48,62,76],main2wkupmcu_vd:[121,135,150,164],main:[47,61,75,89,104,119,134,148,163,177],main_emif_cfg_iso_vd:48,main_emif_data_iso_vd:48,main_gpiomux_introuter0:[34,39,48,53,62,67,76,81],main_pll8_sel_extwave_vd:[121,135,150,164],main_pll9_sel_extwave_vd:164,main_sec_proxy0:[103,118],main_usb0_iso_vd:[34,48,62],main_usb1_iso_vd:[34,62],main_usb2_iso_vd:48,manag:[0,2,4,5,9,10,11,12,13,14,28,29,30,33,39,53,67,81,95,110,126,140,155,169,183,187],mandatori:178,map:0,mcan0:[34,48,62,76,121,135,150,164],mcan10:[121,135,150,164],mcan11:[121,135,150,164],mcan12:[121,135,150,164],mcan13:[121,135,150,164],mcan14:[121,150,164],mcan15:[121,150,164],mcan16:[121,150,164],mcan17:[121,150,164],mcan1:[48,76,121,135,150,164],mcan2:[121,135,150,164],mcan3:[121,135,150,164],mcan4:[121,135,150,164],mcan5:[121,135,150,164],mcan6:[121,135,150,164],mcan7:[121,135,150,164],mcan8:[121,135,150,164],mcan9:[121,135,150,164],mcasp0:[34,48,62,90,105,121,135,150,164],mcasp10:135,mcasp11:135,mcasp1:[34,48,62,90,105,121,135,150,164],mcasp2:[34,48,62,90,105,121,135,150,164],mcasp3:[135,150,164],mcasp4:[135,150,164],mcasp5:135,mcasp6:135,mcasp7:135,mcasp8:135,mcasp9:135,mcrc64_0:[34,48,62],mcspi0:[34,48,62,76,90,105,121,135,150,164],mcspi1:[34,48,62,76,90,105,121,135,150,164],mcspi2:[34,48,62,76,90,105,121,135,150,164],mcspi3:[76,90,105,121,135,150,164],mcspi4:[76,90,105,121,135,150,164],mcspi5:[121,135,150,164],mcspi6:[121,135,150,164],mcspi7:[121,135,150,164],mcu2main_vd:[62,76],mcu_adc0:[90,105,121],mcu_adc12_16ffc0:135,mcu_adc12_16ffc1:135,mcu_adc12fc_16ffc0:[150,164],mcu_adc12fc_16ffc1:[150,164],mcu_adc1:[90,105,121],mcu_armss0:[90,105],mcu_armss0_cpu0:[90,105],mcu_armss0_cpu1:[90,105],mcu_cbass0:[90,105],mcu_cbass_debug0:[90,105],mcu_cbass_fw0:[90,105],mcu_cpsw0:[90,105,121,135,150,164],mcu_cpt2_aggr0:[34,48,90,105,121,135,150,164],mcu_ctrl_mmr0:[90,105],mcu_dcc0:[34,48,62,76,90,105,121,135,150,164],mcu_dcc1:[34,48,90,105,121,135,150,164],mcu_dcc2:[90,105,121,135,150,164],mcu_debugss0:[90,105],mcu_ecc_aggr0:[90,105],mcu_ecc_aggr1:[90,105],mcu_efuse0:[90,105],mcu_esm0:[76,90,105,121,135,150,164],mcu_fss0:[121,135,150,164],mcu_fss0_fsas_0:[90,105,121,135,150,164],mcu_fss0_hyperbus0:[90,105],mcu_fss0_hyperbus1p0_0:[121,135,150,164],mcu_fss0_ospi_0:[90,105,121,135,150,164],mcu_fss0_ospi_1:[90,105,121,135,150,164],mcu_gpio0:[34,48,62,76],mcu_i2c0:[34,48,62,76,90,105,121,135,150,164],mcu_i2c1:[76,121,135,150,164],mcu_i3c0:[121,135,150,164],mcu_i3c1:[121,135,150,164],mcu_m4fss0:[62,76],mcu_m4fss0_cbass_0:[62,76],mcu_m4fss0_core0:[62,76],mcu_mcan0:[34,48,62,90,105,121,135,150,164],mcu_mcan1:[34,48,62,90,105,121,135,150,164],mcu_mcrc64_0:[34,48,62,76],mcu_mcspi0:[34,48,62,76,90,105,121,135,150,164],mcu_mcspi1:[34,48,62,76,90,105,121,135,150,164],mcu_mcspi2:[90,105,121,135,150,164],mcu_mcu_16ff0:[34,48,62],mcu_mcu_gpiomux_introuter0:[76,81],mcu_msram0:[90,105],mcu_navss0:[90,105,121,135,150,164],mcu_navss0_intr_0:[121,126,135,140],mcu_navss0_intr_aggr_0:[90,95,105,110],mcu_navss0_intr_router_0:[90,95,105,110,150,155,164,169],mcu_navss0_mcrc0:[90,105],mcu_navss0_mcrc_0:[121,135,150,164],mcu_navss0_modss:[121,135,150,164],mcu_navss0_proxy0:[90,105,121,135,150,164],mcu_navss0_ringacc0:[90,105,121,135,150,164],mcu_navss0_sec_proxy0:[133,147,162,176],mcu_navss0_udmap0:[90,105],mcu_navss0_udmap_0:[121,135,150,164],mcu_navss0_udmass:[121,135,150,164],mcu_navss0_udmass_inta_0:[121,126,135,140,150,155,164,169],mcu_obsclk_mux_sel_dev_vd:[34,48,62],mcu_pbist0:[34,48,90,105,121,135,150,164],mcu_pbist1:[121,135,150,164],mcu_pbist2:[121,150,164],mcu_pdma0:[90,105],mcu_pdma1:[90,105],mcu_pll_mmr0:[90,105],mcu_psc0:76,mcu_psram0:[90,105],mcu_r5fss0:[34,48,121,135,150,164],mcu_r5fss0_core0:[34,48,121,135,150,164],mcu_r5fss0_core1:[121,135,150,164],mcu_rom0:[90,105],mcu_rti0:[34,48,62,76,90,105,121,135,150,164],mcu_rti1:[90,105,121,135,150,164],mcu_sa2_ul0:[121,135],mcu_sa3_ss0_sec_proxy_0:[162,176],mcu_sec_mmr0:[90,105],mcu_sec_proxy0:[103,118],mcu_timer0:[34,48,62,76,90,105,121,135,150,164],mcu_timer1:[34,48,62,76,90,105,121,135,150,164],mcu_timer1_clksel_vd:[121,135,150,164],mcu_timer2:[34,48,62,76,90,105,121,135,150,164],mcu_timer3:[34,48,62,76,90,105,121,135,150,164],mcu_timer3_clksel_vd:[121,135,150,164],mcu_timer4:[121,135,150,164],mcu_timer5:[121,135,150,164],mcu_timer5_clksel_vd:[121,135,150,164],mcu_timer6:[121,135,150,164],mcu_timer7:[121,135,150,164],mcu_timer7_clksel_vd:[121,135,150,164],mcu_timer8:[121,135,150,164],mcu_timer9:[121,135,150,164],mcu_timer9_clksel_vd:[121,135,150,164],mcu_uart0:[34,48,62,76,90,105,121,135,150,164],mcu_uart1:76,mcu_wakeup:[47,61,75,89,104,119,134,148,163,177],mcusram:192,mek:[24,186],memori:33,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,21,22,25,26,28,29,30,184,188],method:[178,180],mlb0:135,mmcsd0:[34,48,62,76,90,105,121,135,150,164],mmcsd1:[34,48,62,76,90,105,121,135,150,164],mmcsd2:[34,48,62,135],mmr:17,mode:7,model:179,monitor:12,mpk:[24,186],msmc:3,msv:[24,186],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[90,105],mx_efuse_mcu_chain_mcu_0:[90,105],mx_wakeup_reset_sync_wkup_0:[90,105],navss0:[90,105,121,135,150,164],navss0_bcdma_0:[150,164],navss0_cpts0:[90,105],navss0_cpts_0:[121,135,150,164],navss0_dti_0:[121,135],navss0_intr_0:[150,155,164,169],navss0_intr_router_0:[90,95,105,110,121,126,135,140],navss0_mailbox0_cluster0:[90,105],navss0_mailbox0_cluster10:[90,105],navss0_mailbox0_cluster11:[90,105],navss0_mailbox0_cluster1:[90,105],navss0_mailbox0_cluster2:[90,105],navss0_mailbox0_cluster3:[90,105],navss0_mailbox0_cluster4:[90,105],navss0_mailbox0_cluster5:[90,105],navss0_mailbox0_cluster6:[90,105],navss0_mailbox0_cluster7:[90,105],navss0_mailbox0_cluster8:[90,105],navss0_mailbox0_cluster9:[90,105],navss0_mailbox1_0:[150,164],navss0_mailbox1_10:[150,164],navss0_mailbox1_11:[150,164],navss0_mailbox1_1:[150,164],navss0_mailbox1_2:[150,164],navss0_mailbox1_3:[150,164],navss0_mailbox1_4:[150,164],navss0_mailbox1_5:[150,164],navss0_mailbox1_6:[150,164],navss0_mailbox1_7:[150,164],navss0_mailbox1_8:[150,164],navss0_mailbox1_9:[150,164],navss0_mailbox_0:[121,135,150,164],navss0_mailbox_10:[121,135,150,164],navss0_mailbox_11:[121,135,150,164],navss0_mailbox_1:[121,135,150,164],navss0_mailbox_2:[121,135,150,164],navss0_mailbox_3:[121,135,150,164],navss0_mailbox_4:[121,135,150,164],navss0_mailbox_5:[121,135,150,164],navss0_mailbox_6:[121,135,150,164],navss0_mailbox_7:[121,135,150,164],navss0_mailbox_8:[121,135,150,164],navss0_mailbox_9:[121,135,150,164],navss0_mcrc0:[90,105],navss0_mcrc_0:[121,135,150,164],navss0_modss:[121,135,150,164],navss0_modss_inta0:[90,95,105,110],navss0_modss_inta1:[90,95,105,110],navss0_modss_inta_0:[121,126,150,155,164,169],navss0_modss_inta_1:[121,126,150,155,164,169],navss0_modss_intaggr_0:[135,140],navss0_modss_intaggr_1:[135,140],navss0_proxy0:[90,105],navss0_proxy_0:[121,135,150,164],navss0_pvu0:[90,105],navss0_pvu1:[90,105],navss0_pvu_0:[135,150,164],navss0_pvu_1:[135,150,164],navss0_pvu_2:135,navss0_ringacc0:[90,105],navss0_ringacc_0:[121,135,150,164],navss0_sec_proxy_0:[133,147,162,176],navss0_spinlock_0:[121,135,150,164],navss0_tbu_0:[121,135],navss0_tcu_0:135,navss0_timer_mgr0:[90,105],navss0_timer_mgr1:[90,105],navss0_timermgr_0:[121,135,150,164],navss0_timermgr_1:[121,135,150,164],navss0_udmap0:[90,105],navss0_udmap_0:[121,135,150,164],navss0_udmass:[121,135,150,164],navss0_udmass_inta0:[90,95,105,110],navss0_udmass_inta_0:[121,126,150,155,164,169],navss0_udmass_intaggr_0:[135,140],navss0_virtss:[121,135,150,164],non:2,normal:192,note:[15,16],number:26,object:[3,5,6,7,8],obsclk0_mux_sel_dev_vd:[34,48],oldi0_vd:48,oldi1_vd:48,oldi_tx_core0:48,oldi_tx_core1:48,oldi_tx_core_main_0:[90,105],open:[22,23],oper:192,optim:184,option:[24,33,178,186],osal:[28,29],otp:[17,20,21,24,30,182,186,188],outer:184,output:[39,53,67,81,95,110,126,140,155,169],outsid:189,over:191,overlap:183,overview:33,owner:[18,183],ownership:183,pair:11,paramet:[9,10,11,12,13,187],part:29,pass:27,path:2,payload:184,pbist0:[34,48,62,76,90,105,121,135,150,164],pbist10:[135,150,164],pbist11:[150,164],pbist13:164,pbist14:164,pbist15:164,pbist1:[48,62,76,90,105,121,135,150,164],pbist2:[76,121,135,150,164],pbist3:[34,48,76,135,150,164],pbist4:[135,150,164],pbist5:[135,150,164],pbist6:135,pbist7:[135,150,164],pbist8:[150,164],pbist9:135,pcie0:[76,90,105,135,164],pcie1:[90,105,121,135,150,164],pcie2:[135,164],pcie3:[135,164],pdma0:[90,105],pdma1:[90,105],pdma_debug0:[90,105],per:[46,60,74,88,103,118,133,147,162,176],perform:[191,192],permiss:183,pll:[40,54,68,82,96,111,127,141,156,170],pll_mmr0:[90,105],pllctrl0:[90,105],popul:[24,191],post:192,power:[2,4,5,7,28,33],pre:29,primer:[179,181],priv:[37,51,65,79,93,108,124,138,153,167,183],procedur:[12,184,186],process:29,processor:[14,30,41,55,69,83,97,112,128,142,157,171,178],program:[5,180,182,183],programm:183,protocol:23,proxi:[10,29,42,43,46,56,57,60,70,71,74,84,85,88,98,99,103,113,114,118,129,130,133,143,144,147,158,159,162,172,173,176],pru_icssg0:[76,90,105,135],pru_icssg1:[76,90,105,135],pru_icssg2:[90,105],psc0:[34,48,62,76,90,105,121,135,150,164],psc0_fw_0:[34,48,62],pscss0:[34,48,62],psi:[11,43,57,71,85,99,114,130,144,159,173],psil:29,psramecc0:[90,105],queri:3,r5fss0:[76,121,135,150,164],r5fss0_core0:[76,121,135,150,164],r5fss0_core1:[76,121,135,150,164],r5fss0_introuter0:[135,140],r5fss1:[76,135,150,164],r5fss1_core0:[76,135,150,164],r5fss1_core1:[76,135,150,164],r5fss1_introuter0:[135,140],r5fss2:164,r5fss2_core0:164,r5fss2_core1:164,rang:29,read:[0,11,17,21,182,188],receiv:[13,23,28,29],refer:[24,178,187],region:[18,37,51,65,79,93,108,124,138,153,167,183],regist:[11,183],reinit:[40,54,68,82,96,111,127,141,156,170],relat:188,relationship:183,releas:[9,14,15,16],request:[2,10,12,13,14,178],reset:[8,12],resourc:[2,4,9,10,11,12,13,29,33,45,59,73,87,101,116,132,146,161,175,183,189,192],respons:[2,9,10,12,13],retriev:191,revis:[21,24,26,188,191],ring:[12,29,44,58,72,86,100,115,131,145,160,174],rom:27,rout:9,router:[39,53,67,81,95,110,126,140,155,169],row:[17,30],rti0:[34,48,62,76,90,105,121,135,150,164],rti10:76,rti11:76,rti15:[48,62,135,150,164],rti16:[135,150,164],rti17:[150,164],rti18:164,rti19:164,rti1:[34,48,62,76,90,105,121,135,150,164],rti24:135,rti25:135,rti28:[121,135,150,164],rti29:[121,135,150,164],rti2:[34,48,62,90,105,164],rti30:[135,150,164],rti31:[135,150,164],rti32:164,rti33:164,rti3:[34,48,62,90,105,164],rti4:[34,164],rti5:164,rti6:164,rti7:164,rti8:76,rti9:76,run:188,runtim:[22,102,117,192],sa2_cpsw_psilss0:[150,164],sa2_ul0:[76,90,105,135,150,164],sa2ul:[30,180,189],sa3_ss0_sec_proxy_0:[46,60,74],sa3ul:189,same:183,sampl:24,saul:189,sbl:[24,188],sci:[0,29],sdk:0,sec:24,secur:[0,2,4,23,24,25,30,33,46,60,74,88,103,118,133,147,162,176,184,186,190,191,192],send:191,sequenc:[14,178],serdes0:[90,105],serdes1:[90,105],serdes_10g0:[76,135,150,164],serdes_10g1:[121,164],serdes_10g2:164,serdes_10g4:164,serdes_16g0:135,serdes_16g1:135,serdes_16g2:135,serdes_16g3:135,server:0,set:[9,14,15,16,18],sign:[24,178,184,188,190],size:[13,102,117],smek:[16,24],smpk:24,smpkh:24,sms0:[34,48,62],soc:[22,34,48,62,76,90,105,120,121,135,150,164,191],soft:17,softwar:[0,21,24],sourc:[7,39,43,53,57,67,71,81,85,95,99,110,114,126,130,140,144,155,159,169,173],specif:[14,120],specifi:183,spinlock0:[34,48,62,76],sr1:120,sr2:120,start:183,state:191,statu:[14,17],stm0:[34,48,62,76,90,105,121,135,150,164],storag:187,structur:[3,5,6,7,8,11,26,28,29,30,188],sub:[33,186],substructur:[26,30],subsystem:[28,29],suppli:180,support:[7,178,183,186],swrev:[186,188],sysfw:[24,188,189],system:[2,8,24,26,30,178,184,191],tabl:[37,51,65,79,93,108,124,138,153,167,187],templat:[24,186,191],texa:2,thi:[5,6,8],thread:[11,43,46,57,60,71,74,85,88,99,103,114,118,130,133,144,147,159,162,173,176],threshold:13,time:[26,184,188],timeout:23,timer0:[34,48,62,76,90,105,121,135,150,164],timer10:[76,90,105,121,135,150,164],timer11:[76,90,105,121,135,150,164],timer11_clksel_vd:[121,135,150,164],timer12:[121,135,150,164],timer13:[121,135,150,164],timer13_clksel_vd:[121,135,150,164],timer14:[121,135,150,164],timer15:[121,135,150,164],timer15_clksel_vd:[121,135,150,164],timer16:[121,135,150,164],timer17:[121,135,150,164],timer17_clksel_vd:[121,135,150,164],timer18:[121,135,150,164],timer19:[121,135,150,164],timer19_clksel_vd:[121,135,150,164],timer1:[34,48,62,76,90,105,121,135,150,164],timer1_clksel_vd:[121,135,150,164],timer2:[34,48,62,76,90,105,121,135,150,164],timer3:[34,48,62,76,90,105,121,135,150,164],timer3_clksel_vd:[121,135,150,164],timer4:[34,48,62,76,90,105,121,135,150,164],timer5:[34,48,62,76,90,105,121,135,150,164],timer5_clksel_vd:[121,135,150,164],timer6:[34,48,62,76,90,105,121,135,150,164],timer7:[34,48,62,76,90,105,121,135,150,164],timer7_clksel_vd:[121,135,150,164],timer8:[76,90,105,121,135,150,164],timer9:[76,90,105,121,135,150,164],timer9_clksel_vd:[121,135,150,164],timermgr0:76,timesync_event_introuter0:[48,53,76,81],timesync_event_router0:[34,39,62,67],timesync_intrtr0:[90,95,105,110,121,126,135,140,150,155,164,169],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,28,29,30,180,184,188,191,193],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:18,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:18,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:17,tisci_msg_get_soc_uid:22,tisci_msg_get_trace_config:3,tisci_msg_key_writ:20,tisci_msg_keyring_import:19,tisci_msg_lock_otp_row:17,tisci_msg_lpm_wake_reason:7,tisci_msg_open_debug_fwl:22,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_fw_cap:3,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:21,tisci_msg_read_otp_mmr:17,tisci_msg_read_swrev:21,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_get_dsmek:16,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_release_dsmek:16,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sa2ul_set_dsmek:16,tisci_msg_sec_handov:25,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:18,tisci_msg_set_io_isol:7,tisci_msg_soft_lock_otp_write_glob:17,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:21,tisci_msg_write_otp_row:17,tisci_msg_write_swrev:21,topic:185,trace:[32,33],transfer:23,transmit:[13,23],transport:2,trigger:192,two:180,type:[24,45,59,73,87,101,116,132,146,161,175,186,191],uart0:[34,48,62,76,90,105,121,135,150,164],uart1:[34,48,62,76,90,105,121,135,150,164],uart2:[34,48,62,76,90,105,121,135,150,164],uart3:[34,48,62,76,121,135,150,164],uart4:[34,48,62,76,121,135,150,164],uart5:[34,48,62,76,121,135,150,164],uart6:[34,48,62,76,121,135,150,164],uart7:[121,135,150,164],uart8:[121,135,150,164],uart9:[121,135,150,164],uart:[33,191],udmap:13,ufs0:[135,164],uid:[22,23,191],unencrypt:190,unlock:[30,191],unpair:11,updat:183,usag:[3,5,6,7,8,9,10,11,12,13,14,17,20,26,28,29,30,179,192],usb0:[34,48,62,76,121,135,150,164],usb1:[34,48,62,135],usb3ss0:[90,105],usb3ss1:[90,105],user:[183,185,191,193],valid:[9,10,12,13,28,29,191],valu:[179,181],variou:191,vdc_data_vbusm_32b_ref_mcu2wkup:[90,105],vdc_data_vbusm_32b_ref_wkup2mcu:[90,105],vdc_data_vbusm_64b_ref_main2mcu:[90,105],vdc_data_vbusm_64b_ref_mcu2main:[90,105],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[90,105],vdc_infra_vbusp_32b_ref_mcu2main_infra:[90,105],vdc_infra_vbusp_32b_ref_wkup2main_infra:[90,105],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[90,105],vdc_nav_psil_128b_ref_main2mcu:[90,105],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[90,105],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[90,105],version:24,via:[180,191],virtual:[39,53,67,81,95,110,126,140,155,169],vpac0:[34,135,150,164],vpac1:164,vpac_rsws_bw_limiter7:34,vpac_rsws_bw_limiter8:34,vpfe0:135,vtm0:76,vusr_dual0:[150,164],wait:14,wake:7,what:183,which:183,who:183,wise:[34,48,62,76,90,105,121,135,150,164],without:[5,27],wkup_cbass0:[90,105],wkup_cbass_fw0:[90,105],wkup_clkout_sel_dev_vd:[34,48],wkup_ctrl_mmr0:[90,105],wkup_ddpa0:[121,135,150,164],wkup_deepsleep_sources0:[34,48,62],wkup_dmsc0:[90,105,121,135],wkup_dmsc0_cortex_m3_0:[90,105],wkup_ecc_aggr0:[90,105],wkup_esm0:[34,48,62,90,105,121,135,150,164],wkup_gpio0:[90,105,121,135,150,164],wkup_gpio1:[121,135,150,164],wkup_gpiomux_intrtr0:[90,95,105,110,121,126,135,140,150,155,164,169],wkup_gtc0:[34,48,62],wkup_hsm0:[150,164],wkup_i2c0:[34,48,62,90,105,121,135,150,164],wkup_j7am_wakeup_16ff0:[150,164],wkup_mcu_gpiomux_introuter0:[34,39,48,53,62,67],wkup_pbist0:[34,48,62],wkup_pbist1:[34,48],wkup_pllctrl0:[90,105],wkup_porz_sync0:[121,135,150,164],wkup_psc0:[34,48,62,90,105,121,135,150,164],wkup_r5fss0:[34,48,62],wkup_r5fss0_core0:[34,48,62],wkup_r5fss0_ss0:[34,48,62],wkup_rtcss0:[34,48,62],wkup_rti0:[34,48,62],wkup_sms0:[150,164],wkup_timer0:[34,48,62],wkup_timer1:[34,48,62],wkup_uart0:[34,48,62,90,105,121,135,150,164],wkup_vtm0:[34,48,62,90,105,121,135,150,164],wkup_wakeup0:121,wkupmcu2main_vd:[121,135,150,164],write:[11,17,21,182,183,188],writer:[20,186],x509:[24,186,191]}})