







stop
# ** Error: (vish-4000) A design must be loaded before the "mti_syncstop" command can be used.

pwd
# /home/ecad/git/ECAD/exercise3/clarvi
do clarvi_test.do ../example-c/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:50 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 19:41:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:50 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 19:41:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:50 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 19:41:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:50 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 19:41:50 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-c/build/mem.txt 
# Start time: 19:41:50 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
run 1us
run 100us
# HEX write, address 04000080, data 00000004
# time: 11520, '{op:ECALL, rd:zero, rs1:zero, rs2:zero, rs1_used:0, rs2_used:0, immediate_used:0, immediate:x, funct12:F12_ECALL, memory_write:0, memory_read:0, memory_read_unsigned:0, memory_width:B, enable_wb:0, pc:24} instruction at 00000018, stopping simulator
# ** Note: $stop    : clarvi_debug.sv(44)
#    Time: 11520 ns  Iteration: 1  Instance: /clarvi_sim/clarvi/clarvi
# Break in Module clarvi at clarvi_debug.sv line 44
do clarvi_test.do ../example-c/build/mem.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:00 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 19:44:00 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:00 on Nov 18,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 19:44:00 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:00 on Nov 18,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 19:44:00 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:00 on Nov 18,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 19:44:00 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:44:01 on Nov 18,2017, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-c/build/mem.txt 
# Start time: 19:44:01 on Nov 18,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
run 10us
run 10us
# HEX write, address 04000080, data 00000004
run 20us
# HEX write, address 04000080, data 00000117
run 20us
# HEX write, address 04000080, data 00000277
run 20us
# HEX write, address 04000080, data 00000477
run 20us
# HEX write, address 04000080, data 00000684
run 1000us
# HEX write, address 04000080, data 00000897
# HEX write, address 04000080, data 00001116
# HEX write, address 04000080, data 00001315
# HEX write, address 04000080, data 00001510
# HEX write, address 04000080, data 00001703
# HEX write, address 04000080, data 00001871
# HEX write, address 04000080, data 00002110
# HEX write, address 04000080, data 00002317
# HEX write, address 04000080, data 00002532
# HEX write, address 04000080, data 00002761
# HEX write, address 04000080, data 00003001
# HEX write, address 04000080, data 00003171
# HEX write, address 04000080, data 00003420
# HEX write, address 04000080, data 00003649
# HEX write, address 04000080, data 00003893
# HEX write, address 04000080, data 00004155
# HEX write, address 04000080, data 00004409
# HEX write, address 04000080, data 00004614
# HEX write, address 04000080, data 00004837
# HEX write, address 04000080, data 00005081
# HEX write, address 04000080, data 00005347
# HEX write, address 04000080, data 00005602
# HEX write, address 04000080, data 00005793
# HEX write, address 04000080, data 00010063
# HEX write, address 04000080, data 00010268
# HEX write, address 04000080, data 00010497
# HEX write, address 04000080, data 00010740
# HEX write, address 04000080, data 00010968
# HEX write, address 04000080, data 00011208
# HEX write, address 04000080, data 00011410
# HEX write, address 04000080, data 00011629
# HEX write, address 04000080, data 00011867
# HEX write, address 04000080, data 00012127
# HEX write, address 04000080, data 00012374
# HEX write, address 04000080, data 00012644
# HEX write, address 04000080, data 00012904
# HEX write, address 04000080, data 00013111
# HEX write, address 04000080, data 00013345
# HEX write, address 04000080, data 00013610
# HEX write, address 04000080, data 00013844
# HEX write, address 04000080, data 00014108
# HEX write, address 04000080, data 00014333
# HEX write, address 04000080, data 00014597
# End time: 19:46:59 on Nov 18,2017, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
