Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                   random # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 21734
gpu_sim_insn = 6008832
gpu_ipc =     276.4715
gpu_tot_sim_cycle = 21734
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     276.4715
gpu_tot_issued_cta = 256
gpu_occupancy = 91.9252% 
gpu_tot_occupancy = 91.9252% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0124
partiton_level_parallism_total  =       1.0124
partiton_level_parallism_util =       2.1980
partiton_level_parallism_util_total  =       2.1980
L2_BW  =      38.8770 GB/Sec
L2_BW_total  =      38.8770 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 967
	L1D_cache_core[1]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 386, Reservation_fails = 1166
	L1D_cache_core[2]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 381, Reservation_fails = 1006
	L1D_cache_core[3]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 386, Reservation_fails = 1089
	L1D_cache_core[4]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 386, Reservation_fails = 1091
	L1D_cache_core[5]: Access = 3136, Miss = 1472, Miss_rate = 0.469, Pending_hits = 384, Reservation_fails = 1085
	L1D_cache_core[6]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 386, Reservation_fails = 1128
	L1D_cache_core[7]: Access = 3136, Miss = 1470, Miss_rate = 0.469, Pending_hits = 386, Reservation_fails = 1064
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11764
	L1D_total_cache_miss_rate = 0.4689
	L1D_total_cache_pending_hits = 3079
	L1D_total_cache_reservation_fails = 8596
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3079
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4910
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3686
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 640, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9716
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:162055	W0_Idle:21160	W0_Scoreboard:141945	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65580	WS1:65439	WS2:65656	WS3:65469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77728 {8:9716,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 388640 {40:9716,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 777 
max_icnt2mem_latency = 119 
maxmrqlatency = 136 
max_icnt2sh_latency = 54 
averagemflatency = 456 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:9184 	822 	514 	378 	312 	44 	5 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8659 	1601 	11744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20421 	1583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15666 	4377 	1271 	585 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	17 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5847      5854      6153      6144     11747     11758     15018     15023      7838      7864         0         0         0         0         0         0 
dram[1]:      5856      5849      6149      6151     11735     11734     15027     15020      7801      7867         0         0         0         0         0         0 
dram[2]:      5362      5856      6157      6145     11739     11744     15062     15071      7954      7965         0         0         0         0         0         0 
dram[3]:      5854      5853      6147      6156     11721     11726     15053     15058      7964      7970         0         0         0         0         0         0 
dram[4]:      5328      5359      6096      6095     11743     11751     15002     15001      7536      7519         0         0         0         0         0         0 
dram[5]:      5338      5338      6097      6103     11770     11746     15014     15006      7485      7498         0         0         0         0         0         0 
dram[6]:      5296      5339      6105      6107     11767     11765     15003     15008      7727      7750         0         0         0         0         0         0 
dram[7]:      5307      5316      6099      6109     11754     11752     15013     15004      7659      7728         0         0         0         0         0         0 
dram[8]:      5281      5300      6111      6143     11771     11778     15119     15117     10366     10406         0         0         0         0         0         0 
dram[9]:      5266      5285      6152      6138     11769     11772     15099     15097     10457     10494         0         0         0         0         0         0 
dram[10]:      5252      5266      6146      6148     11761     11765     15149     15146      7253      7253         0         0         0         0         0         0 
dram[11]:      5241      5253      6137      6123     11748     11756     15114     15141      7240      7253         0         0         0         0         0         0 
dram[12]:      5169      5177      6122      6127     11804     11814     15066     15077      8059      8058         0         0         0         0         0         0 
dram[13]:      5190      5177      6131      6144     11793     11791     15081     15070      8040      8052         0         0         0         0         0         0 
dram[14]:      5173      5178      6137      6135     11786     11796     15102     15107      9993      9990         0         0         0         0         0         0 
dram[15]:      5181      5170      6140      6150     11777     11782     15076     15093     10092     10048         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        949       942       931       984       965       944       947       959       742       728    none      none      none      none      none      none  
dram[1]:        950       947       932       982       964       944       955       961       727       731    none      none      none      none      none      none  
dram[2]:        924       983       919       956       961       944       954       956       746       738    none      none      none      none      none      none  
dram[3]:        942       953       919       959       950       938       961       963       739       740    none      none      none      none      none      none  
dram[4]:        923       969       945       956       943       953       951       956       728       729    none      none      none      none      none      none  
dram[5]:        926       960       970       965       957       949       950       960       726       727    none      none      none      none      none      none  
dram[6]:        917       976       951       958       945       959       945       961       726       758    none      none      none      none      none      none  
dram[7]:        929       983       936       933       958       953       953       954       722       749    none      none      none      none      none      none  
dram[8]:        955       951       969       931       931       954       937       938       745       727    none      none      none      none      none      none  
dram[9]:        941       959       974       927       932       959       952       952       727       751    none      none      none      none      none      none  
dram[10]:        952       940       979       929       939       954       982       979       717       726    none      none      none      none      none      none  
dram[11]:        938       934       962       931       941       948       949       954       720       724    none      none      none      none      none      none  
dram[12]:        981       920       955       955       952       952       944       942       749       734    none      none      none      none      none      none  
dram[13]:        983       921       951       954       932       972       939       941       742       735    none      none      none      none      none      none  
dram[14]:        958       931       955       948       948       951       966       941       766       755    none      none      none      none      none      none  
dram[15]:        960       932       951       951       966       934       953       939       769       749    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        718       691       693       679       683       682       672       672       748       698         0         0         0         0         0         0
dram[1]:        690       694       679       689       669       670       682       672       696       693         0         0         0         0         0         0
dram[2]:        687       690       697       678       669       668       682       685       695       668         0         0         0         0         0         0
dram[3]:        679       687       687       684       657       661       672       670       717       672         0         0         0         0         0         0
dram[4]:        706       703       702       699       657       659       680       666       674       659         0         0         0         0         0         0
dram[5]:        683       702       696       693       664       652       679       682       683       675         0         0         0         0         0         0
dram[6]:        701       697       694       708       667       667       666       658       680       680         0         0         0         0         0         0
dram[7]:        699       696       694       691       668       670       671       681       672       672         0         0         0         0         0         0
dram[8]:        727       703       700       674       662       665       703       702       669       666         0         0         0         0         0         0
dram[9]:        719       721       696       690       673       671       692       671       685       777         0         0         0         0         0         0
dram[10]:        696       696       685       686       665       675       674       679       675       662         0         0         0         0         0         0
dram[11]:        713       712       674       668       678       670       689       676       688       683         0         0         0         0         0         0
dram[12]:        679       679       655       663       667       665       672       678       694       691         0         0         0         0         0         0
dram[13]:        673       676       661       670       667       662       674       681       700       697         0         0         0         0         0         0
dram[14]:        704       701       668       666       663       664       695       694       669       681         0         0         0         0         0         0
dram[15]:        710       701       667       682       666       664       673       673       677       680         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=17369 dram_eff=0.04053
bk0: 64a 126371i bk1: 64a 126375i bk2: 64a 126274i bk3: 64a 126270i bk4: 64a 126189i bk5: 64a 126191i bk6: 64a 126312i bk7: 64a 126335i bk8: 32a 125004i bk9: 32a 125981i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.183239
Bank_Level_Parallism_Col = 1.182581
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.304516
GrpLevelPara = 1.182581 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 5501 
Wasted_Row = 0 
Idle = 120589 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 160 
WTRc_limit = 273 
RTWc_limit = 757 
CCDLc_limit = 4636 
rwq = 0 
CCDLc_limit_alone = 4510 
WTRc_limit_alone = 218 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0805874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=17436 dram_eff=0.04038
bk0: 64a 126214i bk1: 64a 126222i bk2: 64a 126291i bk3: 64a 126230i bk4: 64a 126217i bk5: 64a 126275i bk6: 64a 126322i bk7: 64a 126340i bk8: 32a 125914i bk9: 32a 125878i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.185961
Bank_Level_Parallism_Col = 1.178200
Bank_Level_Parallism_Ready = 1.001420
write_to_read_ratio_blp_rw_average = 0.279098
GrpLevelPara = 1.178200 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 4980 
Wasted_Row = 0 
Idle = 121110 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 64 
CCDLc_limit = 4840 
rwq = 0 
CCDLc_limit_alone = 4840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0606101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=17012 dram_eff=0.04138
bk0: 64a 126236i bk1: 64a 126269i bk2: 64a 126297i bk3: 64a 126145i bk4: 64a 126266i bk5: 64a 126260i bk6: 64a 126280i bk7: 64a 126233i bk8: 32a 125572i bk9: 32a 126093i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.185053
Bank_Level_Parallism_Col = 1.184563
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.242154
GrpLevelPara = 1.176251 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 5197 
Wasted_Row = 0 
Idle = 120893 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 161 
WTRc_limit = 97 
RTWc_limit = 624 
CCDLc_limit = 4743 
rwq = 0 
CCDLc_limit_alone = 4622 
WTRc_limit_alone = 47 
RTWc_limit_alone = 553 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0752717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=16424 dram_eff=0.04286
bk0: 64a 125846i bk1: 64a 126164i bk2: 64a 126307i bk3: 64a 126244i bk4: 64a 126261i bk5: 64a 126211i bk6: 64a 126350i bk7: 64a 126292i bk8: 32a 125376i bk9: 32a 125699i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.297502
Bank_Level_Parallism_Col = 1.293140
Bank_Level_Parallism_Ready = 1.007102
write_to_read_ratio_blp_rw_average = 0.266272
GrpLevelPara = 1.230466 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 5380 
Wasted_Row = 0 
Idle = 120710 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 163 
WTRc_limit = 607 
RTWc_limit = 674 
CCDLc_limit = 5067 
rwq = 0 
CCDLc_limit_alone = 4704 
WTRc_limit_alone = 299 
RTWc_limit_alone = 619 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0778428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=16259 dram_eff=0.0433
bk0: 64a 126413i bk1: 64a 126295i bk2: 64a 126266i bk3: 64a 126334i bk4: 64a 126296i bk5: 64a 126337i bk6: 64a 126218i bk7: 64a 126193i bk8: 32a 126058i bk9: 32a 125885i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.166452
Bank_Level_Parallism_Col = 1.157653
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.210633
GrpLevelPara = 1.155261 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 4739 
Wasted_Row = 0 
Idle = 121351 

BW Util Bottlenecks: 
RCDc_limit = 774 
RCDWRc_limit = 161 
WTRc_limit = 27 
RTWc_limit = 15 
CCDLc_limit = 4478 
rwq = 0 
CCDLc_limit_alone = 4474 
WTRc_limit_alone = 23 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0360269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=16348 dram_eff=0.04306
bk0: 64a 126235i bk1: 64a 126222i bk2: 64a 126247i bk3: 64a 126297i bk4: 64a 126317i bk5: 64a 126363i bk6: 64a 126205i bk7: 64a 126247i bk8: 32a 125994i bk9: 32a 125957i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.202346
Bank_Level_Parallism_Col = 1.196697
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.215780
GrpLevelPara = 1.196697 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 4752 
Wasted_Row = 0 
Idle = 121338 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4711 
rwq = 0 
CCDLc_limit_alone = 4711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0367683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=16347 dram_eff=0.04307
bk0: 64a 126339i bk1: 64a 126288i bk2: 64a 126288i bk3: 64a 126190i bk4: 64a 126276i bk5: 64a 126313i bk6: 64a 126188i bk7: 64a 126213i bk8: 32a 125964i bk9: 32a 125674i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.128142
Bank_Level_Parallism_Col = 1.121895
Bank_Level_Parallism_Ready = 1.007102
write_to_read_ratio_blp_rw_average = 0.263889
GrpLevelPara = 1.121895 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 5422 
Wasted_Row = 0 
Idle = 120668 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5092 
rwq = 0 
CCDLc_limit_alone = 5092 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0554521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126080 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005552
n_activity=16204 dram_eff=0.04345
bk0: 64a 126240i bk1: 64a 126336i bk2: 64a 126225i bk3: 64a 126326i bk4: 64a 126293i bk5: 64a 126204i bk6: 64a 126244i bk7: 64a 126244i bk8: 32a 125916i bk9: 32a 125958i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.151106
Bank_Level_Parallism_Col = 1.147456
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.245067
GrpLevelPara = 1.135687 

BW Util details:
bwutil = 0.005552 
total_CMD = 126794 
util_bw = 704 
Wasted_Col = 5080 
Wasted_Row = 0 
Idle = 121010 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 166 
WTRc_limit = 100 
RTWc_limit = 44 
CCDLc_limit = 4799 
rwq = 0 
CCDLc_limit_alone = 4722 
WTRc_limit_alone = 23 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 126794 
n_nop = 126080 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005552 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0414215
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126085 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005513
n_activity=16586 dram_eff=0.04214
bk0: 60a 126271i bk1: 60a 126296i bk2: 64a 126287i bk3: 64a 126249i bk4: 64a 126254i bk5: 64a 126230i bk6: 64a 126271i bk7: 64a 126289i bk8: 35a 125766i bk9: 32a 125896i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.125762
Bank_Level_Parallism_Col = 1.122442
Bank_Level_Parallism_Ready = 1.010014
write_to_read_ratio_blp_rw_average = 0.248845
GrpLevelPara = 1.122112 

BW Util details:
bwutil = 0.005513 
total_CMD = 126794 
util_bw = 699 
Wasted_Col = 5368 
Wasted_Row = 0 
Idle = 120727 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 141 
CCDLc_limit = 4901 
rwq = 0 
CCDLc_limit_alone = 4888 
WTRc_limit_alone = 0 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 126794 
n_nop = 126085 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005513 
Either_Row_CoL_Bus_Util = 0.005592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0311135
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126088 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005489
n_activity=17562 dram_eff=0.03963
bk0: 60a 126506i bk1: 60a 126359i bk2: 64a 126310i bk3: 64a 126280i bk4: 64a 126287i bk5: 64a 126161i bk6: 64a 126262i bk7: 64a 126278i bk8: 32a 125407i bk9: 32a 124736i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.207440
Bank_Level_Parallism_Col = 1.202311
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.323503
GrpLevelPara = 1.202311 

BW Util details:
bwutil = 0.005489 
total_CMD = 126794 
util_bw = 696 
Wasted_Col = 5971 
Wasted_Row = 0 
Idle = 120127 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 160 
WTRc_limit = 561 
RTWc_limit = 1090 
CCDLc_limit = 4824 
rwq = 0 
CCDLc_limit_alone = 4568 
WTRc_limit_alone = 442 
RTWc_limit_alone = 953 

Commands details: 
total_CMD = 126794 
n_nop = 126088 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.142057
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126056 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.005742
n_activity=17045 dram_eff=0.04271
bk0: 60a 126367i bk1: 60a 126437i bk2: 64a 126322i bk3: 64a 126264i bk4: 64a 126351i bk5: 64a 126137i bk6: 64a 126283i bk7: 64a 126303i bk8: 32a 125542i bk9: 32a 125751i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.208006
Bank_Level_Parallism_Col = 1.196466
Bank_Level_Parallism_Ready = 1.002747
write_to_read_ratio_blp_rw_average = 0.299685
GrpLevelPara = 1.196466 

BW Util details:
bwutil = 0.005742 
total_CMD = 126794 
util_bw = 728 
Wasted_Col = 4993 
Wasted_Row = 0 
Idle = 121073 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 247 
CCDLc_limit = 4770 
rwq = 0 
CCDLc_limit_alone = 4770 
WTRc_limit_alone = 0 
RTWc_limit_alone = 247 

Commands details: 
total_CMD = 126794 
n_nop = 126056 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005742 
Either_Row_CoL_Bus_Util = 0.005820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.059435
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126055 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.005749
n_activity=17251 dram_eff=0.04226
bk0: 61a 126373i bk1: 60a 126384i bk2: 64a 126330i bk3: 64a 126246i bk4: 64a 126289i bk5: 64a 126284i bk6: 64a 126215i bk7: 64a 126164i bk8: 32a 125891i bk9: 32a 125822i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.985940
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.175092
Bank_Level_Parallism_Col = 1.174572
Bank_Level_Parallism_Ready = 1.005487
write_to_read_ratio_blp_rw_average = 0.260624
GrpLevelPara = 1.174572 

BW Util details:
bwutil = 0.005749 
total_CMD = 126794 
util_bw = 729 
Wasted_Col = 4948 
Wasted_Row = 0 
Idle = 121117 

BW Util Bottlenecks: 
RCDc_limit = 760 
RCDWRc_limit = 160 
WTRc_limit = 163 
RTWc_limit = 0 
CCDLc_limit = 4673 
rwq = 0 
CCDLc_limit_alone = 4673 
WTRc_limit_alone = 163 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126794 
n_nop = 126055 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005749 
Either_Row_CoL_Bus_Util = 0.005828 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.039087
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126072 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005615
n_activity=16369 dram_eff=0.0435
bk0: 64a 126371i bk1: 64a 126381i bk2: 64a 126241i bk3: 64a 126400i bk4: 64a 126306i bk5: 64a 126364i bk6: 64a 126248i bk7: 64a 126192i bk8: 36a 125811i bk9: 36a 125892i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.166275
Bank_Level_Parallism_Col = 1.161355
Bank_Level_Parallism_Ready = 1.009831
write_to_read_ratio_blp_rw_average = 0.251087
GrpLevelPara = 1.161355 

BW Util details:
bwutil = 0.005615 
total_CMD = 126794 
util_bw = 712 
Wasted_Col = 4815 
Wasted_Row = 0 
Idle = 121267 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 164 
WTRc_limit = 63 
RTWc_limit = 0 
CCDLc_limit = 4568 
rwq = 0 
CCDLc_limit_alone = 4568 
WTRc_limit_alone = 63 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126794 
n_nop = 126072 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005615 
Either_Row_CoL_Bus_Util = 0.005694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0524236
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126072 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005615
n_activity=16962 dram_eff=0.04198
bk0: 64a 126341i bk1: 64a 126422i bk2: 64a 126215i bk3: 64a 126275i bk4: 64a 126302i bk5: 64a 126335i bk6: 64a 126280i bk7: 64a 126253i bk8: 36a 125803i bk9: 36a 125852i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.167673
Bank_Level_Parallism_Col = 1.163911
Bank_Level_Parallism_Ready = 1.002809
write_to_read_ratio_blp_rw_average = 0.227378
GrpLevelPara = 1.163911 

BW Util details:
bwutil = 0.005615 
total_CMD = 126794 
util_bw = 712 
Wasted_Col = 4918 
Wasted_Row = 0 
Idle = 121164 

BW Util Bottlenecks: 
RCDc_limit = 775 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 14 
CCDLc_limit = 4743 
rwq = 0 
CCDLc_limit_alone = 4743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 126794 
n_nop = 126072 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005615 
Either_Row_CoL_Bus_Util = 0.005694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0474313
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126104 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005363
n_activity=16708 dram_eff=0.0407
bk0: 64a 126240i bk1: 64a 126299i bk2: 64a 126313i bk3: 64a 126239i bk4: 64a 126281i bk5: 64a 126269i bk6: 64a 126291i bk7: 64a 126203i bk8: 36a 125979i bk9: 36a 126014i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.202891
Bank_Level_Parallism_Col = 1.196551
Bank_Level_Parallism_Ready = 1.004412
write_to_read_ratio_blp_rw_average = 0.190988
GrpLevelPara = 1.195253 

BW Util details:
bwutil = 0.005363 
total_CMD = 126794 
util_bw = 680 
Wasted_Col = 4717 
Wasted_Row = 0 
Idle = 121397 

BW Util Bottlenecks: 
RCDc_limit = 773 
RCDWRc_limit = 164 
WTRc_limit = 43 
RTWc_limit = 127 
CCDLc_limit = 4543 
rwq = 0 
CCDLc_limit_alone = 4523 
WTRc_limit_alone = 23 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 126794 
n_nop = 126104 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005363 
Either_Row_CoL_Bus_Util = 0.005442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.043133
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=126794 n_nop=126107 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005347
n_activity=16177 dram_eff=0.04191
bk0: 62a 126311i bk1: 64a 126312i bk2: 64a 126307i bk3: 64a 126268i bk4: 64a 126272i bk5: 64a 126300i bk6: 64a 126274i bk7: 64a 126252i bk8: 36a 126046i bk9: 36a 125995i bk10: 0a 126794i bk11: 0a 126794i bk12: 0a 126794i bk13: 0a 126794i bk14: 0a 126794i bk15: 0a 126794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.986254
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.136833
Bank_Level_Parallism_Col = 1.135845
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.214092
GrpLevelPara = 1.131317 

BW Util details:
bwutil = 0.005347 
total_CMD = 126794 
util_bw = 678 
Wasted_Col = 4847 
Wasted_Row = 0 
Idle = 121269 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4563 
rwq = 0 
CCDLc_limit_alone = 4563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126794 
n_nop = 126107 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.005347 
Either_Row_CoL_Bus_Util = 0.005418 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001456 
queue_avg = 0.033345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0333454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 352, Miss_rate = 0.513, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[6]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[11]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 690, Miss = 352, Miss_rate = 0.510, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 348, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[18]: Access = 683, Miss = 348, Miss_rate = 0.510, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 672, Miss = 348, Miss_rate = 0.518, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 364, Miss_rate = 0.519, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[21]: Access = 694, Miss = 364, Miss_rate = 0.524, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[23]: Access = 691, Miss = 364, Miss_rate = 0.527, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 702, Miss = 356, Miss_rate = 0.507, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 691, Miss = 356, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[30]: Access = 669, Miss = 338, Miss_rate = 0.505, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 680, Miss = 340, Miss_rate = 0.500, Pending_hits = 17, Reservation_fails = 0
L2_total_cache_accesses = 22004
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5120
L2_total_cache_pending_hits = 489
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 489
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=22004
icnt_total_pkts_simt_to_mem=22004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22004
Req_Network_cycles = 21734
Req_Network_injected_packets_per_cycle =       1.0124 
Req_Network_conflicts_per_cycle =       0.0386
Req_Network_conflicts_per_cycle_util =       0.0837
Req_Bank_Level_Parallism =       2.1980
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0263
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0316

Reply_Network_injected_packets_num = 22004
Reply_Network_cycles = 21734
Reply_Network_injected_packets_per_cycle =        1.0124
Reply_Network_conflicts_per_cycle =        0.9326
Reply_Network_conflicts_per_cycle_util =       1.9574
Reply_Bank_Level_Parallism =       2.1250
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0603
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1266
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 5433 (cycle/sec)
gpgpu_silicon_slowdown = 220872x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 39939
gpu_sim_insn = 2818400
gpu_ipc =      70.5676
gpu_tot_sim_cycle = 61673
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     143.1296
gpu_tot_issued_cta = 512
gpu_occupancy = 94.3521% 
gpu_tot_occupancy = 93.5505% 
max_total_param_size = 0
gpu_stall_dramfull = 161
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9791
partiton_level_parallism_total  =       0.9908
partiton_level_parallism_util =       1.7115
partiton_level_parallism_util_total  =       1.8597
L2_BW  =      37.5962 GB/Sec
L2_BW_total  =      38.0476 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11444, Miss = 3726, Miss_rate = 0.326, Pending_hits = 954, Reservation_fails = 2430
	L1D_cache_core[1]: Access = 11712, Miss = 3797, Miss_rate = 0.324, Pending_hits = 924, Reservation_fails = 2186
	L1D_cache_core[2]: Access = 12001, Miss = 3868, Miss_rate = 0.322, Pending_hits = 1048, Reservation_fails = 3150
	L1D_cache_core[3]: Access = 11712, Miss = 3794, Miss_rate = 0.324, Pending_hits = 1019, Reservation_fails = 3258
	L1D_cache_core[4]: Access = 11980, Miss = 3879, Miss_rate = 0.324, Pending_hits = 985, Reservation_fails = 2858
	L1D_cache_core[5]: Access = 11444, Miss = 3723, Miss_rate = 0.325, Pending_hits = 977, Reservation_fails = 2976
	L1D_cache_core[6]: Access = 11712, Miss = 3794, Miss_rate = 0.324, Pending_hits = 1012, Reservation_fails = 2811
	L1D_cache_core[7]: Access = 11712, Miss = 3800, Miss_rate = 0.324, Pending_hits = 961, Reservation_fails = 3056
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30381
	L1D_total_cache_miss_rate = 0.3242
	L1D_total_cache_pending_hits = 7880
	L1D_total_cache_reservation_fails = 22725
	L1D_cache_data_port_util = 0.135
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7880
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18366
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4359
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1069, 1069, 1069, 1069, 1069, 1069, 1069, 1069, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 855, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 812, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 15431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28333
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1185
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1089893	W0_Idle:36077	W0_Scoreboard:212731	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87577	WS1:87474	WS2:87667	WS3:87513	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 226664 {8:28333,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1133320 {40:28333,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1010 
max_icnt2mem_latency = 248 
maxmrqlatency = 136 
max_icnt2sh_latency = 99 
averagemflatency = 379 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:17104 	1263 	606 	441 	443 	109 	5 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35594 	4949 	20564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	54978 	5595 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	49813 	7543 	2445 	1024 	250 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	71 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     23461     23439      6153      6144     11747     11758     15018     15023      7838      7864      5226      5235     12856     12854     20556     20592 
dram[1]:     23024     23436      6149      6151     11735     11734     15027     15020      7801      7867      5234      5271     13878     13417     20519     20560 
dram[2]:     23208     23514      6157      6145     11739     11744     15062     15071      7954      7965      5294      5290     13341     13824     20563     20606 
dram[3]:     23444     22718     29214      6156     11721     11726     15053     15058      7964      7970      5333      5296     13099     13343     20588     20564 
dram[4]:     22662     23459      6096      6095     11743     11751     15002     15001      7536      7519      5276      5281     12872     12872     20547     20545 
dram[5]:     22722     22655      6097      6103     11770     11746     15014     15006      7485      7498      5290      5266     12868     12889     20605     20572 
dram[6]:     23584     23545      6105      6107     11767     11765     15003     15008      7727      7750      5332      5300     12867     12861     20590     20522 
dram[7]:     23581     23568      6099      6109     11754     11752     15013     15004      7659      7728      5359      5315     12851     12847     20542     20540 
dram[8]:     22228     22633     29367     29328     11771     11778     15119     15117     10366     10406      5236      5235     12516     12520     20461     20252 
dram[9]:     22221     22225     29376     29344     11769     11772     15099     15097     10457     10494      5231      5230     12445     12484     20261     20272 
dram[10]:     22684     22917     29285     29288     11761     11765     15149     15146      7253      7253      5293      5301     12442     12440     20551     20550 
dram[11]:     22685     22672     29361     29311     11748     11756     15114     15141      7240      7253      5299      5356     12463     12450     20251     20677 
dram[12]:     22316     22305     29236     29245     11804     11814     15066     15077      8059      8058      5353      5347     12542     13100     20137     20156 
dram[13]:     22589     22364     29204     29195     11793     11791     15081     15070      8040      8052      5366      5383     12525     12543     20134     20142 
dram[14]:     22325     22313     29196     29205     11786     11796     15102     15107      9993      9990      5333      5367     12530     12529     20276     20258 
dram[15]:     22315     22322     29198     29184     11777     11782     15076     15093     10092     10048      5387      5382     12538     12534     20236     20235 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/305 = 65.501640
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1190      1187      1456      1544      1523      1483      1491      1503       933       908       938       978       949       912       941       938
dram[1]:       1198      1191      1452      1533      1508      1480      1495      1504       920       910       932       988       947       911       941       926
dram[2]:       1171      1215      1436      1502      1511      1478      1487      1500       932       922       929       978       963       916       934       938
dram[3]:       1188      1194      1415      1506      1495      1468      1510      1502       927       922       937       981       973       913       940       929
dram[4]:       1187      1205      1478      1496      1484      1502      1492      1500       916       924       939       966       923       935       943       917
dram[5]:       1186      1203      1512      1510      1505      1489      1493      1501       910       924       964       939       943       925       959       915
dram[6]:       1189      1204      1489      1496      1486      1510      1493      1508       908       950       948       968       937       946       966       918
dram[7]:       1194      1209      1467      1463      1503      1494      1495      1487       902       936       950       952       946       930       970       919
dram[8]:       1189      1184      1501      1426      1449      1500      1474      1473       940       913       988       932       919       959       944       929
dram[9]:       1186      1195      1493      1418      1456      1502      1489      1495       908       942       991       927       918       962       920       949
dram[10]:       1191      1176      1500      1423      1470      1501      1525      1530       877       896       964       931       915       960       946       936
dram[11]:       1172      1182      1486      1426      1468      1491      1487      1495       884       886       962       936       916       967       927       942
dram[12]:       1213      1188      1469      1461      1495      1495      1476      1476       959       927       968       944       930       939       918       970
dram[13]:       1212      1186      1467      1460      1465      1527      1473      1480       940       923       971       964       934       938       922       963
dram[14]:       1191      1190      1470      1459      1494      1494      1508      1477       988       972       952       944       940       943       920       964
dram[15]:       1229      1255      1476      1459      1515      1472      1489      1470      1123       996       980       993       930       943       917       969
maximum mf latency per bank:
dram[0]:        718       691       693       679       683       682       672       672       748       698       749       759       744       745       731       730
dram[1]:        694       706       679       689       669       670       682       672       723       704       755       761       759       762       723       729
dram[2]:        687       690       697       678       669       668       682       685       720       706       746       755       694       698       719       722
dram[3]:        686       687       687       684       657       661       672       670       717       703       755       732       750       745       718       735
dram[4]:        706       703       702       699       657       659       680       666       743       677       750       751       694       714       705       712
dram[5]:        706       702       696       693       664       652       679       682       719       726       735       736       718       738       715       723
dram[6]:        711       711       694       708       667       667       666       658       722       728       758       760       706       694       729       724
dram[7]:        711       696       694       691       668       670       671       681       738       727       767       766       686       688       708       707
dram[8]:        727       741       700       674       662       665       703       702       735       731       762       754       709       711       729       725
dram[9]:        734       740       696       690       673       671       692       671       695       777       766       763       710       739       690       704
dram[10]:        696       696       685       686       665       675       674       679       740       674       744       734       727       738       728       713
dram[11]:        724       725       681       671       678       670       689       676       711       696       771       739       722       719       721       718
dram[12]:        686       697       696       702       667       665       672       678       707       691       747       724       705       724       727       723
dram[13]:        681       699       711       704       667       662       674       681       700       697       727       729       706       717       718       730
dram[14]:        704       701       705       712       663       664       695       694       693       717       765       728       761       759       731       705
dram[15]:        739       701       711       713       666       664       673       673       995      1010       894       882       737       746       723       702
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=36734 dram_eff=0.03397
bk0: 128a 358845i bk1: 128a 358738i bk2: 64a 359285i bk3: 64a 359281i bk4: 64a 359200i bk5: 64a 359202i bk6: 64a 359323i bk7: 64a 359346i bk8: 48a 357926i bk9: 48a 358875i bk10: 64a 359489i bk11: 64a 359334i bk12: 64a 359336i bk13: 64a 359350i bk14: 64a 359439i bk15: 64a 359392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.161255
Bank_Level_Parallism_Col = 1.150539
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.188348
GrpLevelPara = 1.150539 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 8786 
Wasted_Row = 99 
Idle = 349672 

BW Util Bottlenecks: 
RCDc_limit = 1535 
RCDWRc_limit = 160 
WTRc_limit = 273 
RTWc_limit = 757 
CCDLc_limit = 7455 
rwq = 0 
CCDLc_limit_alone = 7329 
WTRc_limit_alone = 218 
RTWc_limit_alone = 686 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0350968
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=38047 dram_eff=0.0328
bk0: 128a 358542i bk1: 128a 358640i bk2: 64a 359302i bk3: 64a 359241i bk4: 64a 359228i bk5: 64a 359286i bk6: 64a 359333i bk7: 64a 359351i bk8: 48a 358864i bk9: 48a 358810i bk10: 64a 359370i bk11: 64a 359468i bk12: 64a 359330i bk13: 64a 359350i bk14: 64a 359311i bk15: 64a 359420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.120024
Bank_Level_Parallism_Col = 1.118029
Bank_Level_Parallism_Ready = 1.000801
write_to_read_ratio_blp_rw_average = 0.160718
GrpLevelPara = 1.118029 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 8627 
Wasted_Row = 198 
Idle = 349732 

BW Util Bottlenecks: 
RCDc_limit = 1559 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 64 
CCDLc_limit = 7809 
rwq = 0 
CCDLc_limit_alone = 7809 
WTRc_limit_alone = 0 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0294326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=36183 dram_eff=0.03449
bk0: 128a 358630i bk1: 128a 358699i bk2: 64a 359308i bk3: 64a 359156i bk4: 64a 359277i bk5: 64a 359271i bk6: 64a 359291i bk7: 64a 359244i bk8: 48a 358492i bk9: 48a 359039i bk10: 64a 359342i bk11: 64a 359402i bk12: 64a 359325i bk13: 64a 359454i bk14: 64a 359432i bk15: 64a 359329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.147026
Bank_Level_Parallism_Col = 1.146010
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.145857
GrpLevelPara = 1.141003 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 8552 
Wasted_Row = 171 
Idle = 349834 

BW Util Bottlenecks: 
RCDc_limit = 1551 
RCDWRc_limit = 161 
WTRc_limit = 97 
RTWc_limit = 624 
CCDLc_limit = 7608 
rwq = 0 
CCDLc_limit_alone = 7487 
WTRc_limit_alone = 47 
RTWc_limit_alone = 553 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0303609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358532 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003477
n_activity=36230 dram_eff=0.03453
bk0: 128a 358242i bk1: 128a 358559i bk2: 67a 359092i bk3: 64a 359255i bk4: 64a 359272i bk5: 64a 359222i bk6: 64a 359361i bk7: 64a 359303i bk8: 48a 358289i bk9: 48a 358578i bk10: 64a 359308i bk11: 64a 359349i bk12: 64a 359379i bk13: 64a 359383i bk14: 64a 359406i bk15: 64a 359322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.984862
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.194722
Bank_Level_Parallism_Col = 1.194750
Bank_Level_Parallism_Ready = 1.004796
write_to_read_ratio_blp_rw_average = 0.155060
GrpLevelPara = 1.158253 

BW Util details:
bwutil = 0.003477 
total_CMD = 359805 
util_bw = 1251 
Wasted_Col = 9201 
Wasted_Row = 271 
Idle = 349082 

BW Util Bottlenecks: 
RCDc_limit = 1662 
RCDWRc_limit = 163 
WTRc_limit = 607 
RTWc_limit = 674 
CCDLc_limit = 8197 
rwq = 0 
CCDLc_limit_alone = 7834 
WTRc_limit_alone = 299 
RTWc_limit_alone = 619 

Commands details: 
total_CMD = 359805 
n_nop = 358532 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.003477 
Either_Row_CoL_Bus_Util = 0.003538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0370395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=35876 dram_eff=0.03479
bk0: 128a 358904i bk1: 128a 358791i bk2: 64a 359277i bk3: 64a 359345i bk4: 64a 359307i bk5: 64a 359348i bk6: 64a 359229i bk7: 64a 359204i bk8: 48a 358984i bk9: 48a 358723i bk10: 64a 359410i bk11: 64a 359360i bk12: 64a 359270i bk13: 64a 359374i bk14: 64a 359346i bk15: 64a 359454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.157398
Bank_Level_Parallism_Col = 1.146995
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.125137
GrpLevelPara = 1.145574 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 7913 
Wasted_Row = 172 
Idle = 350472 

BW Util Bottlenecks: 
RCDc_limit = 1554 
RCDWRc_limit = 161 
WTRc_limit = 27 
RTWc_limit = 15 
CCDLc_limit = 7294 
rwq = 0 
CCDLc_limit_alone = 7290 
WTRc_limit_alone = 23 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.01958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=36196 dram_eff=0.03448
bk0: 128a 358681i bk1: 128a 358701i bk2: 64a 359258i bk3: 64a 359308i bk4: 64a 359328i bk5: 64a 359374i bk6: 64a 359216i bk7: 64a 359258i bk8: 48a 358956i bk9: 48a 358893i bk10: 64a 359362i bk11: 64a 359405i bk12: 64a 359375i bk13: 64a 359345i bk14: 64a 359380i bk15: 64a 359476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.139425
Bank_Level_Parallism_Col = 1.138548
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.126697
GrpLevelPara = 1.138548 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 8046 
Wasted_Row = 195 
Idle = 350316 

BW Util Bottlenecks: 
RCDc_limit = 1539 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7369 
rwq = 0 
CCDLc_limit_alone = 7369 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0188936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=36415 dram_eff=0.03427
bk0: 128a 358749i bk1: 128a 358767i bk2: 64a 359299i bk3: 64a 359201i bk4: 64a 359287i bk5: 64a 359324i bk6: 64a 359199i bk7: 64a 359224i bk8: 48a 358938i bk9: 48a 358644i bk10: 64a 359404i bk11: 64a 359404i bk12: 64a 359376i bk13: 64a 359397i bk14: 64a 359417i bk15: 64a 359480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.130979
Bank_Level_Parallism_Col = 1.117317
Bank_Level_Parallism_Ready = 1.004808
write_to_read_ratio_blp_rw_average = 0.167670
GrpLevelPara = 1.117317 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 8395 
Wasted_Row = 99 
Idle = 350063 

BW Util Bottlenecks: 
RCDc_limit = 1552 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7607 
rwq = 0 
CCDLc_limit_alone = 7607 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0264588
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358537 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003469
n_activity=34641 dram_eff=0.03603
bk0: 128a 358755i bk1: 128a 358813i bk2: 64a 359236i bk3: 64a 359337i bk4: 64a 359304i bk5: 64a 359215i bk6: 64a 359255i bk7: 64a 359255i bk8: 48a 358828i bk9: 48a 358882i bk10: 64a 359441i bk11: 64a 359367i bk12: 64a 359256i bk13: 64a 359298i bk14: 64a 359407i bk15: 64a 359382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.162720
Bank_Level_Parallism_Col = 1.148278
Bank_Level_Parallism_Ready = 1.004006
write_to_read_ratio_blp_rw_average = 0.150079
GrpLevelPara = 1.141070 

BW Util details:
bwutil = 0.003469 
total_CMD = 359805 
util_bw = 1248 
Wasted_Col = 8197 
Wasted_Row = 99 
Idle = 350261 

BW Util Bottlenecks: 
RCDc_limit = 1553 
RCDWRc_limit = 166 
WTRc_limit = 100 
RTWc_limit = 44 
CCDLc_limit = 7607 
rwq = 0 
CCDLc_limit_alone = 7530 
WTRc_limit_alone = 23 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 359805 
n_nop = 358537 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003469 
Either_Row_CoL_Bus_Util = 0.003524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0219841
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358538 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003455
n_activity=37485 dram_eff=0.03316
bk0: 124a 358729i bk1: 124a 358794i bk2: 68a 359058i bk3: 68a 359020i bk4: 64a 359265i bk5: 64a 359241i bk6: 64a 359282i bk7: 64a 359300i bk8: 47a 358713i bk9: 44a 358875i bk10: 64a 359339i bk11: 64a 359461i bk12: 64a 359341i bk13: 64a 359419i bk14: 64a 359370i bk15: 64a 359395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.126087
Bank_Level_Parallism_Col = 1.114493
Bank_Level_Parallism_Ready = 1.006436
write_to_read_ratio_blp_rw_average = 0.151985
GrpLevelPara = 1.114291 

BW Util details:
bwutil = 0.003455 
total_CMD = 359805 
util_bw = 1243 
Wasted_Col = 8693 
Wasted_Row = 295 
Idle = 349574 

BW Util Bottlenecks: 
RCDc_limit = 1756 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 141 
CCDLc_limit = 7595 
rwq = 0 
CCDLc_limit_alone = 7582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 359805 
n_nop = 358538 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003455 
Either_Row_CoL_Bus_Util = 0.003521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0206084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358541 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003446
n_activity=38091 dram_eff=0.03255
bk0: 124a 358978i bk1: 124a 358808i bk2: 68a 359081i bk3: 68a 359070i bk4: 64a 359298i bk5: 64a 359172i bk6: 64a 359273i bk7: 64a 359289i bk8: 44a 358371i bk9: 44a 357720i bk10: 64a 359349i bk11: 64a 359449i bk12: 64a 359394i bk13: 64a 359400i bk14: 64a 359340i bk15: 64a 359380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.159858
Bank_Level_Parallism_Col = 1.148093
Bank_Level_Parallism_Ready = 1.010484
write_to_read_ratio_blp_rw_average = 0.201524
GrpLevelPara = 1.148093 

BW Util details:
bwutil = 0.003446 
total_CMD = 359805 
util_bw = 1240 
Wasted_Col = 9467 
Wasted_Row = 284 
Idle = 348814 

BW Util Bottlenecks: 
RCDc_limit = 1746 
RCDWRc_limit = 160 
WTRc_limit = 561 
RTWc_limit = 1090 
CCDLc_limit = 7538 
rwq = 0 
CCDLc_limit_alone = 7282 
WTRc_limit_alone = 442 
RTWc_limit_alone = 953 

Commands details: 
total_CMD = 359805 
n_nop = 358541 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003446 
Either_Row_CoL_Bus_Util = 0.003513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0586651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358509 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003535
n_activity=37273 dram_eff=0.03413
bk0: 124a 358863i bk1: 124a 358769i bk2: 68a 359093i bk3: 68a 359035i bk4: 64a 359362i bk5: 64a 359148i bk6: 64a 359294i bk7: 64a 359314i bk8: 44a 358479i bk9: 44a 358666i bk10: 64a 359392i bk11: 64a 359459i bk12: 64a 359294i bk13: 64a 359377i bk14: 64a 359423i bk15: 64a 359438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.179910
Bank_Level_Parallism_Col = 1.163782
Bank_Level_Parallism_Ready = 1.001572
write_to_read_ratio_blp_rw_average = 0.177568
GrpLevelPara = 1.163782 

BW Util details:
bwutil = 0.003535 
total_CMD = 359805 
util_bw = 1272 
Wasted_Col = 8386 
Wasted_Row = 297 
Idle = 349850 

BW Util Bottlenecks: 
RCDc_limit = 1755 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 247 
CCDLc_limit = 7591 
rwq = 0 
CCDLc_limit_alone = 7591 
WTRc_limit_alone = 0 
RTWc_limit_alone = 247 

Commands details: 
total_CMD = 359805 
n_nop = 358509 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003535 
Either_Row_CoL_Bus_Util = 0.003602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0313392
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358508 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003538
n_activity=37631 dram_eff=0.03383
bk0: 125a 358695i bk1: 124a 358818i bk2: 68a 359101i bk3: 68a 359036i bk4: 64a 359300i bk5: 64a 359295i bk6: 64a 359226i bk7: 64a 359175i bk8: 44a 358871i bk9: 44a 358796i bk10: 64a 359326i bk11: 64a 359387i bk12: 64a 359441i bk13: 64a 359414i bk14: 64a 359463i bk15: 64a 359426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.983827
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.143445
Bank_Level_Parallism_Col = 1.133402
Bank_Level_Parallism_Ready = 1.003928
write_to_read_ratio_blp_rw_average = 0.153081
GrpLevelPara = 1.133402 

BW Util details:
bwutil = 0.003538 
total_CMD = 359805 
util_bw = 1273 
Wasted_Col = 8396 
Wasted_Row = 286 
Idle = 349850 

BW Util Bottlenecks: 
RCDc_limit = 1738 
RCDWRc_limit = 160 
WTRc_limit = 163 
RTWc_limit = 0 
CCDLc_limit = 7383 
rwq = 0 
CCDLc_limit_alone = 7383 
WTRc_limit_alone = 163 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 359805 
n_nop = 358508 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003538 
Either_Row_CoL_Bus_Util = 0.003605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.022351
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358525 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003491
n_activity=35854 dram_eff=0.03503
bk0: 128a 358879i bk1: 128a 358911i bk2: 68a 359040i bk3: 68a 359185i bk4: 64a 359317i bk5: 64a 359375i bk6: 64a 359259i bk7: 64a 359203i bk8: 48a 358780i bk9: 48a 358780i bk10: 64a 359341i bk11: 64a 359378i bk12: 64a 359338i bk13: 64a 359335i bk14: 64a 359371i bk15: 64a 359416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.157406
Bank_Level_Parallism_Col = 1.135363
Bank_Level_Parallism_Ready = 1.007962
write_to_read_ratio_blp_rw_average = 0.146055
GrpLevelPara = 1.135363 

BW Util details:
bwutil = 0.003491 
total_CMD = 359805 
util_bw = 1256 
Wasted_Col = 8248 
Wasted_Row = 197 
Idle = 350104 

BW Util Bottlenecks: 
RCDc_limit = 1757 
RCDWRc_limit = 164 
WTRc_limit = 63 
RTWc_limit = 0 
CCDLc_limit = 7347 
rwq = 0 
CCDLc_limit_alone = 7347 
WTRc_limit_alone = 63 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 359805 
n_nop = 358525 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003491 
Either_Row_CoL_Bus_Util = 0.003557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0261419
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358526 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003491
n_activity=38116 dram_eff=0.03295
bk0: 128a 358869i bk1: 128a 358897i bk2: 68a 359014i bk3: 68a 359068i bk4: 64a 359313i bk5: 64a 359346i bk6: 64a 359291i bk7: 64a 359264i bk8: 48a 358745i bk9: 48a 358766i bk10: 64a 359319i bk11: 64a 359388i bk12: 64a 359402i bk13: 64a 359412i bk14: 64a 359489i bk15: 64a 359371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.161766
Bank_Level_Parallism_Col = 1.153054
Bank_Level_Parallism_Ready = 1.002388
write_to_read_ratio_blp_rw_average = 0.137276
GrpLevelPara = 1.153054 

BW Util details:
bwutil = 0.003491 
total_CMD = 359805 
util_bw = 1256 
Wasted_Col = 8072 
Wasted_Row = 297 
Idle = 350180 

BW Util Bottlenecks: 
RCDc_limit = 1747 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 14 
CCDLc_limit = 7358 
rwq = 0 
CCDLc_limit_alone = 7358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 359805 
n_nop = 358526 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003491 
Either_Row_CoL_Bus_Util = 0.003555 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000782 
queue_avg = 0.025044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0250441
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358557 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003402
n_activity=36910 dram_eff=0.03316
bk0: 128a 358732i bk1: 128a 358782i bk2: 68a 359112i bk3: 68a 359024i bk4: 64a 359292i bk5: 64a 359280i bk6: 64a 359302i bk7: 64a 359214i bk8: 48a 358960i bk9: 48a 358979i bk10: 64a 359365i bk11: 64a 359280i bk12: 64a 359310i bk13: 64a 359434i bk14: 64a 359473i bk15: 64a 359472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.196527
Bank_Level_Parallism_Col = 1.172090
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.113624
GrpLevelPara = 1.171318 

BW Util details:
bwutil = 0.003402 
total_CMD = 359805 
util_bw = 1224 
Wasted_Col = 7850 
Wasted_Row = 197 
Idle = 350534 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 164 
WTRc_limit = 43 
RTWc_limit = 127 
CCDLc_limit = 7134 
rwq = 0 
CCDLc_limit_alone = 7114 
WTRc_limit_alone = 23 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 359805 
n_nop = 358557 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003402 
Either_Row_CoL_Bus_Util = 0.003469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0234488
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=359805 n_nop=358555 n_act=20 n_pre=4 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.00341
n_activity=35219 dram_eff=0.03484
bk0: 128a 358820i bk1: 128a 358785i bk2: 68a 359100i bk3: 68a 359053i bk4: 64a 359283i bk5: 64a 359311i bk6: 64a 359285i bk7: 64a 359263i bk8: 51a 359004i bk9: 48a 358914i bk10: 64a 359259i bk11: 64a 359241i bk12: 64a 359361i bk13: 64a 359420i bk14: 64a 359382i bk15: 64a 359387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983700
Row_Buffer_Locality_read = 0.984085
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.178092
Bank_Level_Parallism_Col = 1.154497
Bank_Level_Parallism_Ready = 1.001630
write_to_read_ratio_blp_rw_average = 0.126552
GrpLevelPara = 1.151820 

BW Util details:
bwutil = 0.003410 
total_CMD = 359805 
util_bw = 1227 
Wasted_Col = 8121 
Wasted_Row = 192 
Idle = 350265 

BW Util Bottlenecks: 
RCDc_limit = 1741 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7479 
rwq = 0 
CCDLc_limit_alone = 7479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 359805 
n_nop = 358555 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1227 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003410 
Either_Row_CoL_Bus_Util = 0.003474 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000800 
queue_avg = 0.021992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0219925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1890, Miss = 624, Miss_rate = 0.330, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[1]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[2]: Access = 1895, Miss = 624, Miss_rate = 0.329, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[3]: Access = 1920, Miss = 624, Miss_rate = 0.325, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[4]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[5]: Access = 1923, Miss = 624, Miss_rate = 0.324, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 1905, Miss = 627, Miss_rate = 0.329, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 1919, Miss = 624, Miss_rate = 0.325, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[8]: Access = 1915, Miss = 624, Miss_rate = 0.326, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 1897, Miss = 624, Miss_rate = 0.329, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[10]: Access = 1920, Miss = 624, Miss_rate = 0.325, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[12]: Access = 1922, Miss = 624, Miss_rate = 0.325, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 1908, Miss = 624, Miss_rate = 0.327, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[14]: Access = 1918, Miss = 624, Miss_rate = 0.325, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[15]: Access = 1897, Miss = 624, Miss_rate = 0.329, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 1892, Miss = 620, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 1889, Miss = 623, Miss_rate = 0.330, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[18]: Access = 1898, Miss = 620, Miss_rate = 0.327, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[19]: Access = 1877, Miss = 620, Miss_rate = 0.330, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[20]: Access = 1918, Miss = 636, Miss_rate = 0.332, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 1905, Miss = 636, Miss_rate = 0.334, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[22]: Access = 1914, Miss = 637, Miss_rate = 0.333, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[23]: Access = 1898, Miss = 636, Miss_rate = 0.335, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 1924, Miss = 628, Miss_rate = 0.326, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[25]: Access = 1938, Miss = 628, Miss_rate = 0.324, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[26]: Access = 1919, Miss = 628, Miss_rate = 0.327, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[27]: Access = 1936, Miss = 628, Miss_rate = 0.324, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[28]: Access = 1904, Miss = 612, Miss_rate = 0.321, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 1909, Miss = 612, Miss_rate = 0.321, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[30]: Access = 1893, Miss = 612, Miss_rate = 0.323, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[31]: Access = 1934, Miss = 615, Miss_rate = 0.318, Pending_hits = 28, Reservation_fails = 370
L2_total_cache_accesses = 61107
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3269
L2_total_cache_pending_hits = 611
L2_total_cache_reservation_fails = 370
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 611
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 370
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=61107
icnt_total_pkts_simt_to_mem=61107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61107
Req_Network_cycles = 61673
Req_Network_injected_packets_per_cycle =       0.9908 
Req_Network_conflicts_per_cycle =       0.0347
Req_Network_conflicts_per_cycle_util =       0.0651
Req_Bank_Level_Parallism =       1.8598
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0270
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0312

Reply_Network_injected_packets_num = 61107
Reply_Network_cycles = 61673
Reply_Network_injected_packets_per_cycle =        0.9908
Reply_Network_conflicts_per_cycle =        0.5899
Reply_Network_conflicts_per_cycle_util =       1.0822
Reply_Bank_Level_Parallism =       1.8176
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0412
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1239
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 6167 (cycle/sec)
gpgpu_silicon_slowdown = 194584x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
