<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "128";
         type = "long";
      }
   }
   element c0
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element c2
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element flash_ssram_pipeline_bridge.clk
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "268435456";
         type = "long";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_125
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element fir_dma.control
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "864";
         type = "long";
      }
   }
   element sysid.control_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "912";
         type = "long";
      }
   }
   element performance_counter.control_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "64";
         type = "long";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element cpu_ddr_1_clock_bridge
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element ddr_sdram
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element ext_flash
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element fir_dma
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element flash_ssram_pipeline_bridge
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element flash_ssram_tristate_bridge_bridge_0
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element flash_ssram_tristate_bridge_pinSharer_0
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element high_res_timer
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element cpu.jtag_debug_module
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "285214720";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element merged_resets
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element performance_counter
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element pll
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pll.pll_slave
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element slow_peripheral_bridge.s0
   {
      datum baseAddress
      {
         value = "268435456";
         type = "String";
      }
   }
   element cpu_ddr_1_clock_bridge.s0
   {
      datum baseAddress
      {
         value = "201326592";
         type = "String";
      }
   }
   element flash_ssram_pipeline_bridge.s0
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element high_res_timer.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sys_clk_timer.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "384";
         type = "long";
      }
   }
   element ddr_sdram.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element slow_peripheral_bridge
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element ssram
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element sys_clk_timer
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element sysclk
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element ssram.uas
   {
      datum baseAddress
      {
         value = "67108864";
         type = "String";
      }
   }
   element ext_flash.uas
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP3C120F780C7" />
 <parameter name="deviceFamily" value="Cyclone III" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName">cycloneIII_3c120_niosII_video.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1531927091738" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="flash_ssram_tristate_bridge_bridge_0_out"
   internal="flash_ssram_tristate_bridge_bridge_0.out"
   type="conduit"
   dir="end">
  <port name="read_n_to_the_ext_flash" internal="read_n_to_the_ext_flash" />
  <port name="select_n_to_the_ext_flash" internal="select_n_to_the_ext_flash" />
  <port
     name="flash_ssram_tristate_bridge_address"
     internal="flash_ssram_tristate_bridge_address" />
  <port name="bwe_n_to_the_ssram" internal="bwe_n_to_the_ssram" />
  <port name="reset_n_to_the_ssram" internal="reset_n_to_the_ssram" />
  <port
     name="chipenable1_n_to_the_ssram"
     internal="chipenable1_n_to_the_ssram" />
  <port name="bw_n_to_the_ssram" internal="bw_n_to_the_ssram" />
  <port
     name="outputenable_n_to_the_ssram"
     internal="outputenable_n_to_the_ssram" />
  <port
     name="flash_ssram_tristate_bridge_data"
     internal="flash_ssram_tristate_bridge_data" />
  <port name="adsc_n_to_the_ssram" internal="adsc_n_to_the_ssram" />
  <port name="address_to_the_ssram" internal="address_to_the_ssram" />
  <port name="write_n_to_the_ext_flash" internal="write_n_to_the_ext_flash" />
 </interface>
 <interface
   name="merged_resets_in_reset"
   internal="merged_resets.in_reset"
   type="reset"
   dir="end">
  <port name="reset_n" internal="in_reset_n" />
 </interface>
 <interface name="clk_clk_in" internal="clk.clk_in" type="clock" dir="end">
  <port name="clk" internal="in_clk" />
 </interface>
 <interface
   name="clk_125_clk_in"
   internal="clk_125.clk_in"
   type="clock"
   dir="end">
  <port name="clk_125" internal="in_clk" />
 </interface>
 <interface name="c0_out_clk" internal="c0.out_clk" type="clock" dir="start">
  <port name="pll_c0_out" internal="out_clk" />
 </interface>
 <interface name="c2_out_clk" internal="c2.out_clk" type="clock" dir="start">
  <port name="pll_c2_out" internal="out_clk" />
 </interface>
 <interface
   name="ddr_sdram_external_connection"
   internal="ddr_sdram.external_connection"
   type="conduit"
   dir="end">
  <port
     name="local_refresh_ack_from_the_ddr_sdram"
     internal="local_refresh_ack" />
  <port name="local_wdata_req_from_the_ddr_sdram" internal="local_wdata_req" />
  <port name="local_init_done_from_the_ddr_sdram" internal="local_init_done" />
  <port name="reset_phy_clk_n_from_the_ddr_sdram" internal="reset_phy_clk_n" />
 </interface>
 <interface
   name="ddr_sdram_memory"
   internal="ddr_sdram.memory"
   type="conduit"
   dir="end">
  <port name="mem_odt_from_the_ddr_sdram" internal="mem_odt" />
  <port name="mem_clk_to_and_from_the_ddr_sdram" internal="mem_clk" />
  <port name="mem_clk_n_to_and_from_the_ddr_sdram" internal="mem_clk_n" />
  <port name="mem_cs_n_from_the_ddr_sdram" internal="mem_cs_n" />
  <port name="mem_cke_from_the_ddr_sdram" internal="mem_cke" />
  <port name="mem_addr_from_the_ddr_sdram" internal="mem_addr" />
  <port name="mem_ba_from_the_ddr_sdram" internal="mem_ba" />
  <port name="mem_ras_n_from_the_ddr_sdram" internal="mem_ras_n" />
  <port name="mem_cas_n_from_the_ddr_sdram" internal="mem_cas_n" />
  <port name="mem_we_n_from_the_ddr_sdram" internal="mem_we_n" />
  <port name="mem_dq_to_and_from_the_ddr_sdram" internal="mem_dq" />
  <port name="mem_dqs_to_and_from_the_ddr_sdram" internal="mem_dqs" />
  <port name="mem_dm_from_the_ddr_sdram" internal="mem_dm" />
 </interface>
 <interface
   name="sysclk_out_clk"
   internal="sysclk.out_clk"
   type="clock"
   dir="start">
  <port name="ddr_sdram_phy_clk_out" internal="out_clk" />
 </interface>
 <interface
   name="ddr_sdram_auxfull"
   internal="ddr_sdram.auxfull"
   type="clock"
   dir="start">
  <port name="ddr_sdram_aux_full_rate_clk_out" internal="aux_full_rate_clk" />
 </interface>
 <interface
   name="ddr_sdram_auxhalf"
   internal="ddr_sdram.auxhalf"
   type="clock"
   dir="start">
  <port name="ddr_sdram_aux_half_rate_clk_out" internal="aux_half_rate_clk" />
 </interface>
 <module kind="clock_source" version="13.0" enabled="1" name="clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="clk_125">
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altmemddr2" version="13.0" enabled="1" name="ddr_sdram">
  <parameter name="pipeline_commands" value="false" />
  <parameter name="debug_en" value="false" />
  <parameter name="export_debug_port" value="false" />
  <parameter name="use_generated_memory_model" value="true" />
  <parameter name="dedicated_memory_clk_phase_label">Dedicated memory clock phase:</parameter>
  <parameter name="mem_if_clk_mhz" value="153.85" />
  <parameter name="quartus_project_exists" value="false" />
  <parameter name="local_if_drate" value="Full" />
  <parameter name="enable_v72_rsu" value="false" />
  <parameter name="local_if_clk_mhz_label" value="153.9" />
  <parameter name="new_variant" value="true" />
  <parameter name="mem_if_memtype" value="DDR2 SDRAM" />
  <parameter name="pll_ref_clk_mhz" value="125.0" />
  <parameter name="mem_if_clk_ps_label" value="(6500 ps)" />
  <parameter name="family" value="Cyclone III" />
  <parameter name="project_family" value="Cyclone III" />
  <parameter name="speed_grade" value="7" />
  <parameter name="dedicated_memory_clk_phase" value="0" />
  <parameter name="pll_ref_clk_ps_label" value="(8000 ps)" />
  <parameter name="avalon_burst_length" value="1" />
  <parameter name="mem_if_clk_pair_count" value="1" />
  <parameter name="mem_if_cs_per_dimm" value="1" />
  <parameter name="pre_latency_label">Fix read latency at:</parameter>
  <parameter name="dedicated_memory_clk_en" value="false" />
  <parameter name="mirror_addressing" value="0" />
  <parameter name="mem_if_bankaddr_width" value="2" />
  <parameter name="register_control_word_9" value="0000" />
  <parameter name="mem_if_rowaddr_width" value="13" />
  <parameter name="mem_dyn_deskew_en" value="false" />
  <parameter name="post_latency_label">cycles (0 cycles=minimum latency, non-deterministic)</parameter>
  <parameter name="mem_if_dm_pins_en" value="Yes" />
  <parameter name="local_if_dwidth_label" value="32" />
  <parameter name="register_control_word_7" value="0000" />
  <parameter name="register_control_word_8" value="0000" />
  <parameter name="mem_if_preset">Micron MT47H32M16CC-3</parameter>
  <parameter name="mem_if_pchaddr_bit" value="10" />
  <parameter name="WIDTH_RATIO" value="4" />
  <parameter name="vendor" value="Micron" />
  <parameter name="register_control_word_3" value="0000" />
  <parameter name="register_control_word_4" value="0000" />
  <parameter name="chip_or_dimm" value="Discrete Device" />
  <parameter name="register_control_word_5" value="0000" />
  <parameter name="register_control_word_6" value="0000" />
  <parameter name="mem_fmax" value="333.333" />
  <parameter name="register_control_word_0" value="0000" />
  <parameter name="register_control_word_size" value="4" />
  <parameter name="register_control_word_1" value="0000" />
  <parameter name="register_control_word_2" value="0000" />
  <parameter name="register_control_word_11" value="0000" />
  <parameter name="register_control_word_10" value="0000" />
  <parameter name="mem_if_cs_width" value="1" />
  <parameter name="mem_if_preset_rlat" value="0" />
  <parameter name="mem_if_cs_per_rank" value="1" />
  <parameter name="fast_simulation_en" value="FAST" />
  <parameter name="register_control_word_15" value="0000" />
  <parameter name="register_control_word_14" value="0000" />
  <parameter name="mem_if_dwidth" value="16" />
  <parameter name="mem_if_dq_per_dqs" value="8" />
  <parameter name="mem_if_coladdr_width" value="10" />
  <parameter name="register_control_word_13" value="0000" />
  <parameter name="register_control_word_12" value="0000" />
  <parameter name="mem_tiha_ps" value="400" />
  <parameter name="mem_tdsh_ck" value="0.2" />
  <parameter name="mem_if_trfc_ns" value="105.0" />
  <parameter name="mem_tqh_ck" value="0.36" />
  <parameter name="mem_tisa_ps" value="400" />
  <parameter name="mem_tdss_ck" value="0.2" />
  <parameter name="mem_trtp_ns" value="0.0" />
  <parameter name="mem_if_tinit_us" value="200.0" />
  <parameter name="mem_if_trcd_ns" value="15.0" />
  <parameter name="mem_if_twtr_ck" value="3" />
  <parameter name="mem_trrd_ns" value="0.0" />
  <parameter name="mem_tdqss_ck" value="0.25" />
  <parameter name="mem_tqhs_ps" value="340" />
  <parameter name="mem_tdsa_ps" value="300" />
  <parameter name="mem_tac_ps" value="450" />
  <parameter name="mem_tdha_ps" value="300" />
  <parameter name="mem_if_tras_ns" value="40.0" />
  <parameter name="mem_if_twr_ns" value="15.0" />
  <parameter name="mem_tdqsck_ps" value="400" />
  <parameter name="mem_if_trp_ns" value="15.0" />
  <parameter name="mem_tdqsq_ps" value="240" />
  <parameter name="mem_if_tmrd_ns" value="6.0" />
  <parameter name="mem_tfaw_ns" value="0.0" />
  <parameter name="mem_if_trefi_us" value="7.8" />
  <parameter name="mem_tcl_40_fmax" value="333.333" />
  <parameter name="mem_odt" value="50" />
  <parameter name="mp_WLH_percent" value="0.6" />
  <parameter name="mem_drv_str" value="Normal" />
  <parameter name="mp_DH_percent" value="0.5" />
  <parameter name="input_period" value="0" />
  <parameter name="mp_QH_percent" value="0.5" />
  <parameter name="mp_QHS_percent" value="0.5" />
  <parameter name="mem_tcl_30_fmax" value="333.333" />
  <parameter name="ac_clk_select" value="90" />
  <parameter name="mp_DQSQ_percent" value="0.65" />
  <parameter name="mp_DS_percent" value="0.6" />
  <parameter name="pll_reconfig_ports_en" value="false" />
  <parameter name="mem_btype" value="Sequential" />
  <parameter name="mp_IS_percent" value="0.7" />
  <parameter name="mem_tcl" value="5.0" />
  <parameter name="mp_DQSS_percent" value="0.5" />
  <parameter name="export_bank_info" value="false" />
  <parameter name="mp_DSS_percent" value="0.6" />
  <parameter name="mem_dll_en" value="Yes" />
  <parameter name="ac_phase" value="90" />
  <parameter name="mem_if_oct_en" value="false" />
  <parameter name="mem_tcl_60_fmax" value="333.333" />
  <parameter name="mp_DSH_percent" value="0.6" />
  <parameter name="mem_if_dqsn_en" value="false" />
  <parameter name="enable_mp_calibration" value="true" />
  <parameter name="mp_IH_percent" value="0.6" />
  <parameter name="mem_tcl_15_fmax" value="533.0" />
  <parameter name="dll_external" value="false" />
  <parameter name="mem_bl" value="4" />
  <parameter name="mp_WLS_percent" value="0.7" />
  <parameter name="mem_tcl_50_fmax" value="333.333" />
  <parameter name="mp_DQSCK_percent" value="0.5" />
  <parameter name="mem_tcl_25_fmax" value="533.0" />
  <parameter name="mem_tcl_20_fmax" value="533.0" />
  <parameter name="cfg_reorder_data" value="true" />
  <parameter name="ctl_ecc_en" value="false" />
  <parameter name="ctl_hrb_en" value="false" />
  <parameter name="ref_clk_source" value="clk_125" />
  <parameter name="cfg_data_reordering_type" value="INTER_BANK" />
  <parameter name="ctl_powerdn_en" value="false" />
  <parameter name="multicast_wr_en" value="false" />
  <parameter name="auto_powerdn_cycles" value="0" />
  <parameter name="ctl_self_refresh_en" value="false" />
  <parameter name="cfg_starve_limit" value="10" />
  <parameter name="shared_sys_clk_source" value="" />
  <parameter name="ctl_latency" value="0" />
  <parameter name="tool_context" value="SOPC_BUILDER" />
  <parameter name="mem_addr_mapping" value="CHIP_ROW_BANK_COL" />
  <parameter name="burst_merge_en" value="false" />
  <parameter name="user_refresh_en" value="false" />
  <parameter name="qsys_mode" value="true" />
  <parameter name="clk_source_sharing_en" value="false" />
  <parameter name="ctl_lookahead_depth" value="4" />
  <parameter name="ctl_autopch_en" value="false" />
  <parameter name="ctl_dynamic_bank_allocation" value="false" />
  <parameter name="ctl_dynamic_bank_num" value="4" />
  <parameter name="local_if_type_avalon" value="true" />
  <parameter name="csr_en" value="false" />
  <parameter name="ctl_auto_correct_en" value="false" />
  <parameter name="auto_powerdn_en" value="false" />
  <parameter name="phy_if_type_afi" value="true" />
  <parameter name="controller_type" value="hp_ctl" />
  <parameter name="max_local_size" value="4" />
  <parameter name="mem_srtr" value="Normal" />
  <parameter name="mem_mpr_loc" value="Predefined Pattern" />
  <parameter name="dss_tinit_rst_us" value="200.0" />
  <parameter name="mem_tcl_90_fmax" value="400.0" />
  <parameter name="mem_rtt_wr" value="Dynamic ODT off" />
  <parameter name="mem_tcl_100_fmax" value="400.0" />
  <parameter name="mem_pasr" value="Full Array" />
  <parameter name="mem_asrm">Manual SR Reference (SRT)</parameter>
  <parameter name="mem_mpr_oper" value="Predefined Pattern" />
  <parameter name="mem_tcl_80_fmax" value="400.0" />
  <parameter name="mem_drv_impedance" value="RZQ/7" />
  <parameter name="mem_rtt_nom" value="ODT Disabled" />
  <parameter name="mem_tcl_70_fmax" value="400.0" />
  <parameter name="mem_wtcl" value="5.0" />
  <parameter name="mem_dll_pch" value="Fast Exit" />
  <parameter name="mem_atcl" value="Disabled" />
  <parameter name="board_settings_valid" value="true" />
  <parameter name="t_IH" value="0.4" />
  <parameter name="board_intra_DQS_group_skew" value="0.02" />
  <parameter name="isi_DQS" value="0.0" />
  <parameter name="addr_cmd_slew_rate" value="1.0" />
  <parameter name="board_tpd_inter_DIMM" value="0.05" />
  <parameter name="board_addresscmd_CK_skew" value="0.0" />
  <parameter name="t_DS_calculated" value="0.300" />
  <parameter name="isi_addresscmd_hold" value="0.0" />
  <parameter name="t_IS" value="0.4" />
  <parameter name="restore_default_toggle" value="false" />
  <parameter name="dqs_dqsn_slew_rate" value="2.0" />
  <parameter name="dq_slew_rate" value="1.0" />
  <parameter name="board_inter_DQS_group_skew" value="0.02" />
  <parameter name="isi_addresscmd_setup" value="0.0" />
  <parameter name="board_minCK_DQS_skew" value="-0.01" />
  <parameter name="t_IS_calculated" value="0.400" />
  <parameter name="num_slots_or_devices" value="1" />
  <parameter name="board_maxCK_DQS_skew" value="0.01" />
  <parameter name="board_skew_ps" value="20" />
  <parameter name="t_DH" value="0.3" />
  <parameter name="ck_ckn_slew_rate" value="2.0" />
  <parameter name="isi_DQ" value="0.0" />
  <parameter name="t_IH_calculated" value="0.400" />
  <parameter name="t_DH_calculated" value="0.300" />
  <parameter name="t_DS" value="0.3" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1"
   enabled="1"
   name="sys_clk_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="10.0" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="60000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1"
   enabled="1"
   name="high_res_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="10.0" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="60000000" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="13.0.1"
   enabled="1"
   name="performance_counter">
  <parameter name="numberOfSections" value="1" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="8" />
  <parameter name="readIRQThreshold" value="4" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="true" />
  <parameter name="useRegistersForWriteBuffer" value="true" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="8" />
  <parameter name="writeIRQThreshold" value="4" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="pipelined_read_burst_write_fir_dma"
   version="1.0"
   enabled="1"
   name="fir_dma">
  <parameter name="DATAWIDTH" value="32" />
  <parameter name="BYTEENABLEWIDTH" value="4" />
  <parameter name="ADDRESSWIDTH" value="32" />
  <parameter name="FIFOUSEMEMORY" value="1" />
  <parameter name="READ_FIFODEPTH" value="32" />
  <parameter name="READ_FIFODEPTH_LOG2" value="5" />
  <parameter name="WRITE_FIFODEPTH" value="32" />
  <parameter name="WRITE_FIFODEPTH_LOG2" value="5" />
  <parameter name="WRITE_MAXBURSTCOUNT" value="4" />
  <parameter name="WRITE_MAXBURSTCOUNT_WIDTH" value="3" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="13.0"
   enabled="1"
   name="flash_ssram_pipeline_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="27" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="7" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.0"
   enabled="1"
   name="cpu_ddr_1_clock_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="26" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="153850000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.0"
   enabled="1"
   name="slow_peripheral_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="16" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="60000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="13.0"
   enabled="1"
   name="sysid">
  <parameter name="id" value="2" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="60000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="13.0"
   enabled="1"
   name="flash_ssram_tristate_bridge_bridge_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="flash_ssram_tristate_bridge_pinSharer_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="flash_ssram_tristate_bridge_address" width="26" type="Output" output_name="flash_ssram_tristate_bridge_address" output_enable_name="" input_name="" /><pin role="bw_n_to_the_ssram" width="4" type="Output" output_name="bw_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="adsc_n_to_the_ssram" width="1" type="Output" output_name="adsc_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="bwe_n_to_the_ssram" width="1" type="Output" output_name="bwe_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="chipenable1_n_to_the_ssram" width="1" type="Output" output_name="chipenable1_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="outputenable_n_to_the_ssram" width="1" type="Output" output_name="outputenable_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="address_to_the_ssram" width="20" type="Output" output_name="address_to_the_ssram" output_enable_name="" input_name="" /><pin role="read_n_to_the_ext_flash" width="1" type="Output" output_name="read_n_to_the_ext_flash" output_enable_name="" input_name="" /><pin role="write_n_to_the_ext_flash" width="1" type="Output" output_name="write_n_to_the_ext_flash" output_enable_name="" input_name="" /><pin role="reset_n_to_the_ssram" width="1" type="Output" output_name="reset_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="select_n_to_the_ext_flash" width="1" type="Output" output_name="select_n_to_the_ext_flash" output_enable_name="" input_name="" /><pin role="flash_ssram_tristate_bridge_data" width="32" type="Bidirectional" output_name="flash_ssram_tristate_bridge_data" output_enable_name="flash_ssram_tristate_bridge_data_outen" input_name="flash_ssram_tristate_bridge_data_in" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_tristate_conduit_pin_sharer"
   version="13.0"
   enabled="1"
   name="flash_ssram_tristate_bridge_pinSharer_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs0"><master name="ssram.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="begintransfer_n" width="1" type="Output" output_name="tcm_begintransfer_n_out" output_enable_name="" input_name="" /><pin role="address" width="20" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="byteenable_n" width="4" type="Output" output_name="tcm_byteenable_n_out" output_enable_name="" input_name="" /><pin role="data" width="32" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="reset_n" width="1" type="Output" output_name="tcm_reset_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave><slave name="tcs1"><master name="ext_flash.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="26" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="NUM_INTERFACES" value="2" />
  <parameter name="MODULE_ORIGIN_LIST">ext_flash.tcm,ext_flash.tcm,ext_flash.tcm,ext_flash.tcm,ext_flash.tcm,ssram.tcm,ssram.tcm,ssram.tcm,ssram.tcm,ssram.tcm,ssram.tcm,ssram.tcm,ssram.tcm</parameter>
  <parameter name="SIGNAL_ORIGIN_LIST">address,read_n,write_n,data,chipselect_n,chipselect_n,byteenable_n,outputenable_n,write_n,data,address,reset_n,begintransfer_n</parameter>
  <parameter name="SHARED_SIGNAL_LIST">flash_ssram_tristate_bridge_address,read_n_to_the_ext_flash,write_n_to_the_ext_flash,flash_ssram_tristate_bridge_data,select_n_to_the_ext_flash,chipenable1_n_to_the_ssram,bw_n_to_the_ssram,outputenable_n_to_the_ssram,bwe_n_to_the_ssram,flash_ssram_tristate_bridge_data,address_to_the_ssram,reset_n_to_the_ssram,adsc_n_to_the_ssram</parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="12" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="12" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS"><![CDATA[<info><slave name="tcs0"><master name="ssram.tcm"><port role="write_n_out" direction="output" width="1" /><port role="begintransfer_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="outputenable_n_out" direction="output" width="1" /><port role="reset_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="20" /><port role="byteenable_n_out" direction="output" width="4" /><port role="data_out" direction="output" width="32" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="32" /></master></slave><slave name="tcs1"><master name="ext_flash.tcm"><port role="write_n_out" direction="output" width="1" /><port role="read_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="26" /><port role="data_out" direction="output" width="16" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="16" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
  <parameter name="AUTO_DEVICE" value="EP3C120F780C7" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="13.0"
   enabled="1"
   name="ssram">
  <parameter name="TCM_ADDRESS_W" value="20" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="TCM_READ_WAIT" value="0" />
  <parameter name="TCM_WRITE_WAIT" value="0" />
  <parameter name="TCM_SETUP_WAIT" value="0" />
  <parameter name="TCM_DATA_HOLD" value="0" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="TCM_READLATENCY" value="4" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="1" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,1,1048576,32,2,32,1,1,SIM_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="12" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="12" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
  <parameter name="AUTO_DEVICE" value="EP3C120F780C7" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="13.0"
   enabled="1"
   name="ext_flash">
  <parameter name="TCM_ADDRESS_W" value="26" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_READ_WAIT" value="40" />
  <parameter name="TCM_WRITE_WAIT" value="40" />
  <parameter name="TCM_SETUP_WAIT" value="80" />
  <parameter name="TCM_DATA_HOLD" value="20" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,80,40,20,"ns",67108864u,16,1,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="12" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="12" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
  <parameter name="AUTO_DEVICE" value="EP3C120F780C7" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="13.0"
   enabled="1"
   name="merged_resets">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
 </module>
 <module kind="altera_clock_bridge" version="13.0" enabled="1" name="c0">
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="altera_clock_bridge" version="13.0" enabled="1" name="c2">
  <parameter name="DERIVED_CLOCK_RATE" value="60000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="altera_clock_bridge" version="13.0" enabled="1" name="sysclk">
  <parameter name="DERIVED_CLOCK_RATE" value="153850000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="1" name="cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="1" />
  <parameter name="cpuID_stored" value="1" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="ddr_sdram.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="ddr_sdram.s1" />
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="32768" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="32768" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='ext_flash.uas' start='0x0' end='0x4000000' /><slave name='ssram.uas' start='0x4000000' end='0x4100000' /><slave name='ddr_sdram.s1' start='0xC000000' end='0x10000000' /><slave name='cpu.jtag_debug_module' start='0x11000800' end='0x11001000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='ext_flash.uas' start='0x0' end='0x4000000' /><slave name='ssram.uas' start='0x4000000' end='0x4100000' /><slave name='ddr_sdram.s1' start='0xC000000' end='0x10000000' /><slave name='high_res_timer.s1' start='0x10000000' end='0x10000020' /><slave name='pll.pll_slave' start='0x10000020' end='0x10000030' /><slave name='performance_counter.control_slave' start='0x10000040' end='0x10000060' /><slave name='jtag_uart.avalon_jtag_slave' start='0x10000080' end='0x10000088' /><slave name='sys_clk_timer.s1' start='0x10000180' end='0x100001A0' /><slave name='fir_dma.control' start='0x10000360' end='0x10000380' /><slave name='sysid.control_slave' start='0x10000390' end='0x10000398' /><slave name='cpu.jtag_debug_module' start='0x11000800' end='0x11001000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="deviceFamilyName" value="Cyclone III" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module kind="altpll" version="13.0" enabled="1" name="pll">
  <parameter name="HIDDEN_CUSTOM_ELABORATION">altpll_avalon_elaboration</parameter>
  <parameter name="HIDDEN_CUSTOM_POST_EDIT">altpll_avalon_post_edit</parameter>
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone III" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="6" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="5" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="HIDDEN_CONSTANTS">CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 6 CT#INTENDED_DEVICE_FAMILY {Cyclone III} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED</parameter>
  <parameter name="HIDDEN_PRIVATES">PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 60.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 7 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 60.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#INTENDED_DEVICE_FAMILY {Cyclone III} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1531926505148342.mif PT#ACTIVECLK_CHECK 0</parameter>
  <parameter name="HIDDEN_USED_PORTS">UP#locked used UP#c2 used UP#c0 used UP#areset used UP#inclk0 used</parameter>
  <parameter name="HIDDEN_IS_NUMERIC">IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1</parameter>
  <parameter name="HIDDEN_MF_PORTS">MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1</parameter>
  <parameter name="HIDDEN_IF_PORTS">IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}</parameter>
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <connection
   kind="clock"
   version="13.0"
   start="clk_125.clk"
   end="ddr_sdram.refclk" />
 <connection kind="clock" version="13.0" start="clk.clk" end="fir_dma.clock" />
 <connection
   kind="avalon"
   version="13.0"
   start="fir_dma.write_master"
   end="ddr_sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="fir_dma.read_master"
   end="flash_ssram_pipeline_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="ddr_sdram.sysclk"
   end="cpu_ddr_1_clock_bridge.m0_clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_ddr_1_clock_bridge.m0"
   end="ddr_sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="high_res_timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="sys_clk_timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0390" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="fir_dma.control">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0360" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="flash_ssram_tristate_bridge_pinSharer_0.tcm"
   end="flash_ssram_tristate_bridge_bridge_0.tcs" />
 <connection
   kind="avalon"
   version="13.0"
   start="flash_ssram_pipeline_bridge.m0"
   end="ssram.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="ssram.tcm"
   end="flash_ssram_tristate_bridge_pinSharer_0.tcs0" />
 <connection
   kind="avalon"
   version="13.0"
   start="flash_ssram_pipeline_bridge.m0"
   end="ext_flash.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="ext_flash.tcm"
   end="flash_ssram_tristate_bridge_pinSharer_0.tcs1" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="ddr_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="ddr_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="ddr_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="fir_dma.clock_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="fir_dma.clock_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="fir_dma.clock_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="flash_ssram_pipeline_bridge.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="flash_ssram_pipeline_bridge.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="flash_ssram_pipeline_bridge.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="slow_peripheral_bridge.s0_reset" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="sysid.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="flash_ssram_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="flash_ssram_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="flash_ssram_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="flash_ssram_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="flash_ssram_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="flash_ssram_tristate_bridge_pinSharer_0.reset" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="ssram.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="ssram.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="ssram.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="merged_resets.out_reset"
   end="clk.clk_in_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="merged_resets.out_reset"
   end="clk_125.clk_in_reset" />
 <connection
   kind="clock"
   version="13.0"
   start="ddr_sdram.sysclk"
   end="sysclk.in_clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11000800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="cpu.reset_n" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="cpu.reset_n" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="slow_peripheral_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="cpu_ddr_1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.instruction_master"
   end="cpu_ddr_1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="flash_ssram_pipeline_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.instruction_master"
   end="flash_ssram_pipeline_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="ddr_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="ddr_sdram.global_reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="fir_dma.clock_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="flash_ssram_pipeline_bridge.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="flash_ssram_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="flash_ssram_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="ssram.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="ext_flash.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x11000800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="pll.inclk_interface" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="pll.inclk_interface_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="ddr_sdram.reset_request_n"
   end="pll.inclk_interface_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_125.clk_reset"
   end="pll.inclk_interface_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="pll.inclk_interface_reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="slow_peripheral_bridge.m0"
   end="pll.pll_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="pll.c0"
   end="flash_ssram_pipeline_bridge.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="pll.c0"
   end="cpu_ddr_1_clock_bridge.s0_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="pll.c0"
   end="slow_peripheral_bridge.s0_clk" />
 <connection kind="clock" version="13.0" start="pll.c0" end="cpu.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="pll.c0"
   end="flash_ssram_tristate_bridge_bridge_0.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="pll.c0"
   end="flash_ssram_tristate_bridge_pinSharer_0.clk" />
 <connection kind="clock" version="13.0" start="pll.c0" end="ssram.clk" />
 <connection kind="clock" version="13.0" start="pll.c0" end="ext_flash.clk" />
 <connection kind="clock" version="13.0" start="pll.c0" end="c0.in_clk" />
 <connection kind="clock" version="13.0" start="pll.c2" end="sys_clk_timer.clk" />
 <connection kind="clock" version="13.0" start="pll.c2" end="high_res_timer.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="pll.c2"
   end="performance_counter.clk" />
 <connection kind="clock" version="13.0" start="pll.c2" end="jtag_uart.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="pll.c2"
   end="slow_peripheral_bridge.m0_clk" />
 <connection kind="clock" version="13.0" start="pll.c2" end="sysid.clk" />
 <connection kind="clock" version="13.0" start="pll.c2" end="c2.in_clk" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu.d_irq"
   end="sys_clk_timer.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu.d_irq"
   end="high_res_timer.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="interrupt" version="13.0" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection kind="interrupt" version="13.0" start="cpu.d_irq" end="fir_dma.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
